Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 14:31:54 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    8 uses
GTP_DFF                      47 uses
GTP_DFF_C                  3187 uses
GTP_DFF_CE                 1830 uses
GTP_DFF_E                    50 uses
GTP_DFF_P                   113 uses
GTP_DFF_PE                  216 uses
GTP_DFF_R                    87 uses
GTP_DFF_RE                  103 uses
GTP_DFF_S                     6 uses
GTP_DFF_SE                    2 uses
GTP_DLL                       1 use
GTP_DRM18K                   10 uses
GTP_DRM9K                    34 uses
GTP_GRS                       1 use
GTP_INV                      34 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                     54 uses
GTP_LUT2                    570 uses
GTP_LUT3                   1159 uses
GTP_LUT4                   1168 uses
GTP_LUT5                   1802 uses
GTP_LUT5CARRY              1198 uses
GTP_LUT5M                   555 uses
GTP_MUX2LUT6                 73 uses
GTP_MUX2LUT7                  7 uses
GTP_OSERDES                  70 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use

I/O ports: 163
GTP_INBUF                  47 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 43 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 6579 of 42800 (15.37%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 6506
Total Registers: 5641 of 64200 (8.79%)
Total Latches: 0

DRM18K:
Total DRM18K = 27.0 of 134 (20.15%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 168 of 296 (56.76%)


Overview of Control Sets:

Number of unique control sets : 238

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 9        | 4                 5
  [2, 4)      | 33       | 10                23
  [4, 6)      | 33       | 3                 30
  [6, 8)      | 26       | 5                 21
  [8, 10)     | 47       | 8                 39
  [10, 12)    | 7        | 0                 7
  [12, 14)    | 14       | 0                 14
  [14, 16)    | 17       | 0                 17
  [16, Inf)   | 52       | 7                 45
--------------------------------------------------------------
  The maximum fanout: 1632
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 47
  NO              NO                YES                3300
  NO              YES               NO                 93
  YES             NO                NO                 50
  YES             NO                YES                2046
  YES             YES               NO                 105
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file video_stitching_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                 | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| video_stitching                                                  | 6579     | 5641     | 73                  | 0       | 27      | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 168     | 1           | 0           | 3            | 0        | 1198          | 73           | 7            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_Camera_top                                                   | 143      | 82       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cam_data_converter                                         | 36       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ov5640_lut                                                 | 33       | 25       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sccb_driver                                                | 74       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_interface_top                                           | 5465     | 4606     | 73                  | 0       | 22      | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 977           | 53           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_AXI_rw_FIFO                                                | 520      | 494      | 0                   | 0       | 22      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 217           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_o                                               | 114      | 95       | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_o                                   | 114      | 95       | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 114      | 95       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video0                                          | 92       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video1                                          | 92       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 92       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 92       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video2                                          | 93       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 93       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 93       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_axi_fifo_video3                                          | 93       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_axi_fifo_video                               | 93       | 83       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                       | 93       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arbiter                                                    | 4        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_interface                                             | 4128     | 3950     | 73                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 667           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                               | 2568     | 2311     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                                         | 316      | 236      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                              | 23       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                                  | 104      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                                  | 2        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                               | 500      | 607      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                              | 98       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                                        | 75       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                                         | 1563     | 1329     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice                     | 476      | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 158      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 109      | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 105      | 76       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 160      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice                     | 388      | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 79       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 157      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[2].u_ddrphy_data_slice                     | 335      | 262      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 79       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 106      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 101      | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[3].u_ddrphy_data_slice                     | 334      | 262      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                              | 79       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                                | 30       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                                            | 49       | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                                     | 100      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                                        | 106      | 59       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                                   | 5        | 196      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                                     | 5        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                                           | 1558     | 1637     | 73                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 161           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                                             | 160      | 141      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                                            | 105      | 72       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                                     | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                                            | 55       | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                                             | 807      | 578      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                                     | 530      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                                  | 12       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                                     | 15       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                                           | 223      | 141      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo                             | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                                           | 54       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                                 | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_rdatapath                                           | 36       | 18       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_prefetch_fifo                                     | 36       | 18       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_fifo                               | 32       | 16       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32       | 16       | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1        | 0        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr                     | 31       | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                              | 193      | 298      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                                         | 51       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                                        | 25       | 94       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                                           | 288      | 475      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                                           | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                                         | 260      | 455      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_simplified_AXI                                             | 813      | 162      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 93            | 21           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Ethernet_top                                                 | 444      | 500      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 10            | 14           | 6            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                        | 442      | 473      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                   | 235      | 280      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                   | 153      | 161      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                                 | 54       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                              | 1        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                                 | 1        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pll_shift                                              | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                                 | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_HDMI_top                                                     | 433      | 290      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 108           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ms72xx_init                                                | 362      | 250      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                                 | 87       | 65       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                                 | 84       | 65       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7200_lut                                               | 100      | 54       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ms7210_lut                                               | 90       | 63       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                               | 51       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Video_processing_top                                         | 86       | 136      | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_bilinear_interpolation                                     | 86       | 136      | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_bilinear_calculator                                      | 69       | 103      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_image_2x2                                                | 17       | 31       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_s_d_ram_2048x24                                        | 0        | 0        | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_s_d_ram_2048x24                          | 0        | 0        | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                         
************************************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                                           
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                346           5  {sys_clk}                                                                
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)    4548           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT}           
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT}          
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT}          
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/CLKOUT}          
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/CLKOUT}            
 cam_pclk                 41.667       {0 20.834}     Declared                129           0  {cam_pclk}                                                               
 hdmi_rx_pix_clk          6.734        {0 3.367}      Declared                339           1  {hdmi_rx_pix_clk}                                                        
 eth_rxc                  8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                
   gmii_rx_clk            8.000        {0 4}          Generated (eth_rxc)     520           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0} 
========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     154.250 MHz         20.000          6.483         13.517
 cam_pclk                    24.000 MHz     218.293 MHz         41.667          4.581         37.086
 hdmi_rx_pix_clk            148.500 MHz     192.456 MHz          6.734          5.196          1.538
 ddrphy_clkin               100.000 MHz     128.717 MHz         10.000          7.769          2.231
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 gmii_rx_clk                125.000 MHz     183.419 MHz          8.000          5.452          2.548
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.517       0.000              0            725
 cam_pclk               cam_pclk                    37.086       0.000              0            362
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.538       0.000              0            730
 ddrphy_clkin           ddrphy_clkin                 2.158       0.000              0           7327
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  2.548       0.000              0            947
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            725
 cam_pclk               cam_pclk                     0.540       0.000              0            362
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.740       0.000              0            730
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           7327
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.740       0.000              0            947
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.742       0.000              0             79
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.096       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 1.867       0.000              0           2732
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             79
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              2.484       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2732
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            346
 cam_pclk                                           19.935       0.000              0            129
 hdmi_rx_pix_clk                                     2.469       0.000              0            339
 ddrphy_clkin                                        3.100       0.000              0           4548
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            520
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N69806
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70065
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.172       9.753 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.306         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.306         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  10.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N69806
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70065
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.172       9.753 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.306         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.306         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  10.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204       4.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.349         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [6]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/I0 (GTP_LUT3)
                                   td                    0.243       5.592 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.056         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N69806
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/I3 (GTP_LUT4)
                                   td                    0.185       6.241 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1383_5/Z (GTP_LUT4)
                                   net (fanout=17)       0.826       7.067         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N70065
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/I1 (GTP_LUT2)
                                   td                    0.185       7.252 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1873_1/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       7.965         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/I4 (GTP_LUT5)
                                   td                    0.185       8.150 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.791         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.976 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.581         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_n [1]
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/I4 (GTP_LUT5)
                                   td                    0.185       9.766 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.319         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N71
                                                                                   u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258      10.577 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.577         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N75048
                                                                           f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.577         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.481%), Route: 4.407ns(71.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      3.204      24.415         nt_sys_clk       
                                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Camera_top/u_cam_data_converter/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.865       5.609         u_Camera_top/u_cam_data_converter/frame_val_flag
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.287       5.896 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.896         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5435
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.926 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.926         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5436
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.956 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.956         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5437
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.986 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.986         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5438
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.016 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.016         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5439
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.046 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.046         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5440
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.076 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.076         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5441
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.106 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.106         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5442
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.136 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.136         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5443
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.372 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.013         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/I2 (GTP_LUT5)
                                   td                    0.185       7.198 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.662         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N78015
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.895 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.895         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [8]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.131 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.595         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185       8.780 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.780         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.780         Logic Levels: 14 
                                                                                   Logic: 1.931ns(44.238%), Route: 2.434ns(55.762%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204      46.082         nt_cam_pclk      
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                              0.034      45.866                          

 Data required time                                                 45.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.866                          
 Data arrival time                                                   8.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Camera_top/u_cam_data_converter/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.865       5.609         u_Camera_top/u_cam_data_converter/frame_val_flag
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.287       5.896 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.896         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5812
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.926 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.926         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5813
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.956 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.956         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5814
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.986 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.986         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5815
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.016 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.016         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5816
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.046 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.046         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5817
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.076 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.076         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5818
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.106 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.106         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5819
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.136 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.136         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5820
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.372 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.013         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/I2 (GTP_LUT5)
                                   td                    0.185       7.198 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.662         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N78014
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.895 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.895         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [8]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.131 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.595         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185       8.780 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.780         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N154
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.780         Logic Levels: 14 
                                                                                   Logic: 1.931ns(44.238%), Route: 2.434ns(55.762%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204      46.082         nt_cam_pclk      
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                              0.034      45.866                          

 Data required time                                                 45.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.866                          
 Data arrival time                                                   8.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Camera_top/u_cam_data_converter/frame_val_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.865       5.609         u_Camera_top/u_cam_data_converter/frame_val_flag
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.287       5.896 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.896         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5435
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.926 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.926         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5436
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.956 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.956         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5437
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.986 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.986         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5438
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.016 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.016         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5439
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.046 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.046         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5440
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.076 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.076         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5441
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.106 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.106         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5442
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.136 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.136         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5443
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.166 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.166         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5444
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.402 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.043         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [10]
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258       7.301 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.301         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   7.301         Logic Levels: 12 
                                                                                   Logic: 1.380ns(47.817%), Route: 1.506ns(52.183%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 cam_pclk                                                0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.000      41.667         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      42.878 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204      46.082         nt_cam_pclk      
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      46.082                          
 clock uncertainty                                      -0.250      45.832                          

 Setup time                                              0.034      45.866                          

 Data required time                                                 45.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.866                          
 Data arrival time                                                   7.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_cam_data[0]/CLK (GTP_DFF_C)
Endpoint    : u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/D (GTP_DFF_CE)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera_top/u_cam_data_converter/r0_cam_data [0]
                                                                           f       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_cam_data[1]/CLK (GTP_DFF_C)
Endpoint    : u_Camera_top/u_cam_data_converter/r_cam_data_temp[9]/D (GTP_DFF_CE)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r0_cam_data[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera_top/u_cam_data_converter/r0_cam_data[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera_top/u_cam_data_converter/r0_cam_data [1]
                                                                           f       u_Camera_top/u_cam_data_converter/r_cam_data_temp[9]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_cam_data[2]/CLK (GTP_DFF_C)
Endpoint    : u_Camera_top/u_cam_data_converter/r_cam_data_temp[10]/D (GTP_DFF_CE)
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r0_cam_data[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Camera_top/u_cam_data_converter/r0_cam_data[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Camera_top/u_cam_data_converter/r0_cam_data [2]
                                                                           f       u_Camera_top/u_cam_data_converter/r_cam_data_temp[10]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 cam_pclk                                                0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
                                                                                   cam_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cam_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=129)      3.204       4.415         nt_cam_pclk      
                                                                           r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CEB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.437         u_HDMI_top/u_video_driver/cnt_v [0]
                                                                                   u_HDMI_top/u_video_driver/N22_mux2/I1 (GTP_LUT3)
                                   td                    0.239       5.676 f       u_HDMI_top/u_video_driver/N22_mux2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.140         u_HDMI_top/u_video_driver/_N1182
                                                                                   u_HDMI_top/u_video_driver/N27_mux6_3/I4 (GTP_LUT5)
                                   td                    0.185       6.325 r       u_HDMI_top/u_video_driver/N27_mux6_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.789         u_HDMI_top/u_video_driver/_N1044
                                                                                   u_HDMI_top/u_video_driver/N29_5/I0 (GTP_LUT5M)
                                   td                    0.258       7.047 f       u_HDMI_top/u_video_driver/N29_5/Z (GTP_LUT5M)
                                   net (fanout=25)       0.876       7.923         u_HDMI_top/u_video_driver/N29
                                                                                   u_HDMI_top/u_video_driver/N64_3/I0 (GTP_LUT2)
                                   td                    0.209       8.132 r       u_HDMI_top/u_video_driver/N64_3/Z (GTP_LUT2)
                                   net (fanout=19)       1.355       9.487         pix_req          
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CEB (GTP_DRM18K)

 Data arrival time                                                   9.487         Logic Levels: 4  
                                                                                   Logic: 1.220ns(24.054%), Route: 3.852ns(75.946%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.074      11.025                          

 Data required time                                                 11.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.025                          
 Data arrival time                                                   9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CEB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.437         u_HDMI_top/u_video_driver/cnt_v [0]
                                                                                   u_HDMI_top/u_video_driver/N22_mux2/I1 (GTP_LUT3)
                                   td                    0.239       5.676 f       u_HDMI_top/u_video_driver/N22_mux2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.140         u_HDMI_top/u_video_driver/_N1182
                                                                                   u_HDMI_top/u_video_driver/N27_mux6_3/I4 (GTP_LUT5)
                                   td                    0.185       6.325 r       u_HDMI_top/u_video_driver/N27_mux6_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.789         u_HDMI_top/u_video_driver/_N1044
                                                                                   u_HDMI_top/u_video_driver/N29_5/I0 (GTP_LUT5M)
                                   td                    0.258       7.047 f       u_HDMI_top/u_video_driver/N29_5/Z (GTP_LUT5M)
                                   net (fanout=25)       0.876       7.923         u_HDMI_top/u_video_driver/N29
                                                                                   u_HDMI_top/u_video_driver/N64_3/I0 (GTP_LUT2)
                                   td                    0.209       8.132 r       u_HDMI_top/u_video_driver/N64_3/Z (GTP_LUT2)
                                   net (fanout=19)       1.355       9.487         pix_req          
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CEB (GTP_DRM18K)

 Data arrival time                                                   9.487         Logic Levels: 4  
                                                                                   Logic: 1.220ns(24.054%), Route: 3.852ns(75.946%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.074      11.025                          

 Data required time                                                 11.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.025                          
 Data arrival time                                                   9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CEB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_HDMI_top/u_video_driver/cnt_v[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_HDMI_top/u_video_driver/cnt_v[0]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       5.437         u_HDMI_top/u_video_driver/cnt_v [0]
                                                                                   u_HDMI_top/u_video_driver/N22_mux2/I1 (GTP_LUT3)
                                   td                    0.239       5.676 f       u_HDMI_top/u_video_driver/N22_mux2/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.140         u_HDMI_top/u_video_driver/_N1182
                                                                                   u_HDMI_top/u_video_driver/N27_mux6_3/I4 (GTP_LUT5)
                                   td                    0.185       6.325 r       u_HDMI_top/u_video_driver/N27_mux6_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.789         u_HDMI_top/u_video_driver/_N1044
                                                                                   u_HDMI_top/u_video_driver/N29_5/I0 (GTP_LUT5M)
                                   td                    0.258       7.047 f       u_HDMI_top/u_video_driver/N29_5/Z (GTP_LUT5M)
                                   net (fanout=25)       0.876       7.923         u_HDMI_top/u_video_driver/N29
                                                                                   u_HDMI_top/u_video_driver/N64_3/I0 (GTP_LUT2)
                                   td                    0.209       8.132 r       u_HDMI_top/u_video_driver/N64_3/Z (GTP_LUT2)
                                   net (fanout=19)       1.355       9.487         pix_req          
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CEB (GTP_DRM18K)

 Data arrival time                                                   9.487         Logic Levels: 4  
                                                                                   Logic: 1.220ns(24.054%), Route: 3.852ns(75.946%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.074      11.025                          

 Data required time                                                 11.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.025                          
 Data arrival time                                                   9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N734_23/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N70842
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[6]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[6]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N13164
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[6]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[6]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [6]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N734_23/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N70842
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[7]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N13165
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [7]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       7.953         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N734_23/I0 (GTP_LUT4)
                                   td                    0.290       8.243 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/Z (GTP_LUT4)
                                   net (fanout=43)       0.993       9.236         u_DDR3_interface_top/u_simplified_AXI/_N70842
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_35[8]/I1 (GTP_LUT5M)
                                   td                    0.300       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_35[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/_N13166
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N898_36[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.536 f       u_DDR3_interface_top/u_simplified_AXI/N898_36[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       9.536         u_DDR3_interface_top/u_simplified_AXI/N898 [8]
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/D (GTP_DFF_C)

 Data arrival time                                                   9.536         Logic Levels: 3  
                                                                                   Logic: 0.919ns(35.010%), Route: 1.706ns(64.990%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Setup time                                              0.034      11.694                          

 Data required time                                                 11.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.694                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/rlast
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[16]/CLK (GTP_DFF_CE)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/error_en/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       4.788         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [16]
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N412_45/I0 (GTP_LUT4)
                                   td                    0.290       5.078 f       u_Ethernet_top/u_arp/u_arp_rx/N412_45/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.542         u_Ethernet_top/u_arp/u_arp_rx/_N77629
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N412_49/I0 (GTP_LUT5)
                                   td                    0.243       5.785 f       u_Ethernet_top/u_arp/u_arp_rx/N412_49/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.338         u_Ethernet_top/u_arp/u_arp_rx/_N70672
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N413_29/I4 (GTP_LUT5)
                                   td                    0.185       6.523 r       u_Ethernet_top/u_arp/u_arp_rx/N413_29/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.987         u_Ethernet_top/u_arp/u_arp_rx/_N77661
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N413_35/I3 (GTP_LUT4)
                                   td                    0.185       7.172 r       u_Ethernet_top/u_arp/u_arp_rx/N413_35/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.636         u_Ethernet_top/u_arp/u_arp_rx/N413
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N542/I1 (GTP_LUT5M)
                                   td                    0.300       7.936 f       u_Ethernet_top/u_arp/u_arp_rx/N542/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.400         u_Ethernet_top/u_arp/u_arp_rx/N542
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N556_4/I4 (GTP_LUT5)
                                   td                    0.193       8.593 f       u_Ethernet_top/u_arp/u_arp_rx/N556_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.057         u_Ethernet_top/u_arp/u_arp_rx/N556
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/error_en_ce_mux/I3 (GTP_LUT4)
                                   td                    0.185       9.242 r       u_Ethernet_top/u_arp/u_arp_rx/error_en_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.242         u_Ethernet_top/u_arp/u_arp_rx/_N74877
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/error_en/D (GTP_DFF_C)

 Data arrival time                                                   9.242         Logic Levels: 7  
                                                                                   Logic: 1.910ns(35.795%), Route: 3.426ns(64.205%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/error_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                              0.034      11.790                          

 Data required time                                                 11.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.790                          
 Data arrival time                                                   9.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[0]/CE (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       4.980         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_29/I0 (GTP_LUT2)
                                   td                    0.213       5.193 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_29/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       5.657         u_Ethernet_top/u_arp/u_arp_rx/_N56980
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_24/I4 (GTP_LUT5)
                                   td                    0.185       5.842 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_24/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       6.572         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N367_5/I1 (GTP_LUT5M)
                                   td                    0.300       6.872 f       u_Ethernet_top/u_arp/u_arp_rx/N367_5/Z (GTP_LUT5M)
                                   net (fanout=13)       0.792       7.664         u_Ethernet_top/u_arp/u_arp_rx/N367
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N612_1/I2 (GTP_LUT3)
                                   td                    0.172       7.836 f       u_Ethernet_top/u_arp/u_arp_rx/N612_1/Z (GTP_LUT3)
                                   net (fanout=48)       0.782       8.618         u_Ethernet_top/u_arp/u_arp_rx/N612
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.618         Logic Levels: 4  
                                                                                   Logic: 1.199ns(25.446%), Route: 3.513ns(74.554%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                             -0.542      11.214                          

 Data required time                                                 11.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.214                          
 Data arrival time                                                   8.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[1]/CE (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/CLK (GTP_DFF_C)

                                   tco                   0.329       4.235 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745       4.980         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_2
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_29/I0 (GTP_LUT2)
                                   td                    0.213       5.193 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_29/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       5.657         u_Ethernet_top/u_arp/u_arp_rx/_N56980
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_24/I4 (GTP_LUT5)
                                   td                    0.185       5.842 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_24/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       6.572         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N367_5/I1 (GTP_LUT5M)
                                   td                    0.300       6.872 f       u_Ethernet_top/u_arp/u_arp_rx/N367_5/Z (GTP_LUT5M)
                                   net (fanout=13)       0.792       7.664         u_Ethernet_top/u_arp/u_arp_rx/N367
                                                                                   u_Ethernet_top/u_arp/u_arp_rx/N612_1/I2 (GTP_LUT3)
                                   td                    0.172       7.836 f       u_Ethernet_top/u_arp/u_arp_rx/N612_1/Z (GTP_LUT3)
                                   net (fanout=48)       0.782       8.618         u_Ethernet_top/u_arp/u_arp_rx/N612
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.618         Logic Levels: 4  
                                                                                   Logic: 1.199ns(25.446%), Route: 3.513ns(74.554%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      10.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510      11.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_mac[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.906                          
 clock uncertainty                                      -0.150      11.756                          

 Setup time                                             -0.542      11.214                          

 Data required time                                                 11.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.214                          
 Data arrival time                                                   8.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/CLK (GTP_DFF_C)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/D (GTP_DFF_C)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/CLK (GTP_DFF_C)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_rx_done/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_rx_done
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/D (GTP_DFF_C)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/arp_rx_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/CLK (GTP_DFF_CE)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[24]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_src_ip [24]
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/src_ip[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/CLK (GTP_DFF_CE)
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.906
  Launch Clock Delay      :  3.906
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.229 f       u_Ethernet_top/u_arp/u_arp_rx/r_src_ip[25]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       4.693         u_Ethernet_top/u_arp/u_arp_rx/r_src_ip [25]
                                                                           f       u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=521)      1.510       3.906         eth_rx_clk       
                                                                           r       u_Ethernet_top/u_arp/u_arp_rx/src_ip[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.906                          
 clock uncertainty                                       0.000       3.906                          

 Hold time                                               0.047       3.953                          

 Data required time                                                  3.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.953                          
 Data arrival time                                                   4.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1685)     2.337       7.081         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.081         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.341%), Route: 2.337ns(87.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.217       5.674 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.881         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.881         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.141%), Route: 1.920ns(77.859%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.122      10.977                          

 Data required time                                                 10.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.977                          
 Data arrival time                                                   6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.217       5.674 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.881         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.881         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.141%), Route: 1.920ns(77.859%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.122      10.977                          

 Data required time                                                 10.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.977                          
 Data arrival time                                                   6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.217       5.674 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.881         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.881         Logic Levels: 1  
                                                                                   Logic: 0.546ns(22.141%), Route: 1.920ns(77.859%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 hdmi_rx_pix_clk                                         0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       6.734         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204      11.149         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.122      10.977                          

 Data required time                                                 10.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.977                          
 Data arrival time                                                   6.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.451         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.215       5.666 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.873         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.873         Logic Levels: 1  
                                                                                   Logic: 0.538ns(21.888%), Route: 1.920ns(78.112%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.451         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.215       5.666 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.873         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.873         Logic Levels: 1  
                                                                                   Logic: 0.538ns(21.888%), Route: 1.920ns(78.112%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.451         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
                                                                                   u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/I0 (GTP_LUT3)
                                   td                    0.215       5.666 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/Z (GTP_LUT3)
                                   net (fanout=6)        1.207       6.873         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
                                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.873         Logic Levels: 1  
                                                                                   Logic: 0.538ns(21.888%), Route: 1.920ns(78.112%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 hdmi_rx_pix_clk                                         0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_pix_clk  
                                                                                   hdmi_rx_pix_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_pix_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=340)      3.204       4.415         nt_hdmi_rx_pix_clk
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.026       4.389                          

 Data required time                                                  4.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.389                          
 Data arrival time                                                   6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       8.011         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.183 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=229)      1.068       9.251         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/C (GTP_DFF_C)

 Data arrival time                                                   9.251         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.410%), Route: 1.839ns(78.590%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       8.011         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.183 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=229)      1.068       9.251         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/C (GTP_DFF_C)

 Data arrival time                                                   9.251         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.410%), Route: 1.839ns(78.590%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.010
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       8.011         nt_led2          
                                                                                   u_DDR3_interface_top/u_AXI_rw_FIFO/N25/I1 (GTP_LUT2)
                                   td                    0.172       8.183 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/Z (GTP_LUT2)
                                   net (fanout=229)      1.068       9.251         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
                                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/C (GTP_DFF_C)

 Data arrival time                                                   9.251         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.410%), Route: 1.839ns(78.590%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       7.320         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.320 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       8.167         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       8.259 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       8.864         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       8.864 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     0.000       8.864         u_DDR3_interface_top/ddrphy_clkin
                                                                                   u_DDR3_interface_top/u_simplified_AXI/N892/I (GTP_INV)
                                   td                    0.000       8.864 r       u_DDR3_interface_top/u_simplified_AXI/N892/Z (GTP_INV)
                                   net (fanout=21)       3.146      12.010         u_DDR3_interface_top/u_simplified_AXI/N892
                                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      12.010                          
 clock uncertainty                                      -0.350      11.660                          

 Recovery time                                          -0.542      11.118                          

 Data required time                                                 11.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.118                          
 Data arrival time                                                   9.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=508)      2.553       9.793         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172       9.965 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.056         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.859 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.859         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.859         Logic Levels: 2  
                                                                                   Logic: 3.304ns(47.553%), Route: 3.644ns(52.447%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=23)       1.503       8.737         nt_led7          
                                                                                   led7_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.540 f       led7_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.540         led7             
 led7                                                                      f       led7 (port)      

 Data arrival time                                                  11.540         Logic Levels: 1  
                                                                                   Logic: 3.126ns(67.531%), Route: 1.503ns(32.469%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=278)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
                                                                                   u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_interface_top/u_ddr3_interface/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4528)     3.146       6.911         u_DDR3_interface_top/ddrphy_clkin
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=11)       1.398       8.632         nt_led2          
                                                                                   led2_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.435 f       led2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.435         led2             
 led2                                                                      f       led2 (port)      

 Data arrival time                                                  11.435         Logic Levels: 1  
                                                                                   Logic: 3.126ns(69.098%), Route: 1.398ns(30.902%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[0] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[0]                                         0.000       0.000 r       hdmi_rx_data[0] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[0]  
                                                                                   hdmi_rx_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[0]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[1] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[1]                                         0.000       0.000 r       hdmi_rx_data[1] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[1]  
                                                                                   hdmi_rx_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[1]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_rx_data[8] (port)
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_rx_data[8]                                         0.000       0.000 r       hdmi_rx_data[8] (port)
                                   net (fanout=1)        0.000       0.000         hdmi_rx_data[8]  
                                                                                   hdmi_rx_data_ibuf[8]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hdmi_rx_data_ibuf[8]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_hdmi_rx_data[8]
                                                                           r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/CLKB
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.935      20.833          0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 19.935      20.833          0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
 19.935      20.833          0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width                          u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.469       3.367           0.898           Low Pulse Width                           u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 2.469       3.367           0.898           High Pulse Width                          u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                     
+-----------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/compile/video_stitching_comp.adf               
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/video_stitching.fdc                            
| Output     | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/synthesize/video_stitching_syn.adf             
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/synthesize/video_stitching_syn.vm              
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/synthesize/video_stitching_controlsets.txt     
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/synthesize/snr.db                              
|            | F:/18714/Documents/FPGA_pangu50k/video_stitching/pango_project/synthesize/video_stitching.snr                 
+-----------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -frequency {50} -selected_syn_tool_opt 2 
Peak memory: 454 MB
Total CPU  time to synthesize completion : 0h:0m:28s
Process Total CPU  time to synthesize completion : 0h:0m:28s
Total real time to synthesize completion : 0h:0m:45s
