Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.9.1.119
Thu Jan 18 18:38:41 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /d/jspc29/lattice/diamond/3.9_x64/ispfpga/bin/lin64/scuba -w -n fifo_64kx9 -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5m00 -type fifodc -addr_width 16 -data_width 9 -num_words 65536 -rdata_width 9 -no_enable -pe -1 -pf -1 
    Circuit name     : fifo_64kx9
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[8:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[8:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifo_64kx9.edn
    VHDL output      : fifo_64kx9.vhd
    VHDL template    : fifo_64kx9_tmpl.vhd
    VHDL testbench   : tb_fifo_64kx9_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_64kx9.srp
    Estimated Resource Usage:
            LUT : 379
            EBR : 32
            Reg : 177

END   SCUBA Module Synthesis

File: fifo_64kx9.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


