package Lab5

import chisel3 . _
import chisel3 . util . _

class IO_Interface(width:Int) extends Bundle {
    val alu_oper = Input(UInt(width.W))
    val arg_x = Input(UInt(width.W))
    val arg_y = Input(UInt(width.W))
    val alu_out = Output(UInt(width.W))
}
class ALU (width_parameter:Int) extends Module {
    val io = IO(new IO_Interface(width_parameter))
    val index = log2Ceil(width_parameter)
    io.alu_out := 0.U

    when (io.alu_oper === "b0000".U) {
        io.alu_out := io.arg_x & io.arg_y
    }.elsewhen(io.alu_oper === "b0001".U){
        io.alu_out := io.arg_x | io.arg_y
    }.elsewhen(io.alu_oper === "b0010".U){
        io.alu_out := io.arg_x + io.arg_y
    }.elsewhen(io.alu_oper === "b0011".U){
        io.alu_out := io.arg_x - io.arg_y
    }.elsewhen(io.alu_oper === "b0100".U){
        io.alu_out := io.arg_x ^ io.arg_y
    }.elsewhen(io.alu_oper === "b0101".U){
        io.alu_out := io.arg_x << io.arg_y(index -1, 0)
    }.elsewhen(io.alu_oper === "b0110".U){
        io.alu_out := io.arg_x >> io.arg_y(index -1, 0)
    }.elsewhen(io.alu_oper === "b0111".U){
        io.alu_out := (io.arg_x.asSInt >> io.arg_y(index -1, 0)).asUInt
    }.elsewhen(io.alu_oper === "b1000".U){
        io.alu_out := io.arg_x.asSInt < io.arg_y.asSInt
    }.elsewhen(io.alu_oper === "b1001".U){
        io.alu_out := io.arg_x < io.arg_y
    }.otherwise{
        io.alu_out := 0.U
    }
}