
*** Running vivado
    with args -log ELE_432_Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ELE_432_Top_Module.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ELE_432_Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 511.668 ; gain = 215.512
Command: read_checkpoint -auto_incremental -incremental C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/utils_1/imports/synth_1/ELE_432_Top_Module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/utils_1/imports/synth_1/ELE_432_Top_Module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ELE_432_Top_Module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.609 ; gain = 440.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ELE_432_Top_Module' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divided_Clock' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Divided_Clock' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6157] synthesizing module 'pdm_microphone' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pdm_clk_gen' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
	Parameter INPUT_FREQ bound to: 25000000 - type: integer 
	Parameter OUTPUT_FREQ bound to: 2400000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_clk_gen' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cic_compiler_0' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.runs/synth_1/.Xil/Vivado-14696-DESKTOP-T0BPI3M/realtime/cic_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cic_compiler_0' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.runs/synth_1/.Xil/Vivado-14696-DESKTOP-T0BPI3M/realtime/cic_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'm_axis_data_tdata' does not match port width (16) of module 'cic_compiler_0' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'pdm_microphone' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Inverter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Inverter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
INFO: [Synth 8-3876] $readmem data file 'font_1.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:132]
INFO: [Synth 8-3876] $readmem data file 'font_2.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:133]
INFO: [Synth 8-3876] $readmem data file 'font_3.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:134]
INFO: [Synth 8-3876] $readmem data file 'font_4.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:135]
INFO: [Synth 8-3876] $readmem data file 'font_5.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:136]
INFO: [Synth 8-6157] synthesizing module 'horizantal_counter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizantal_counter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:243]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:287]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'input_converter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:79]
INFO: [Synth 8-6155] done synthesizing module 'input_converter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
INFO: [Synth 8-6157] synthesizing module 'FFT_Module' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:245]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Module' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ELE_432_Top_Module' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
WARNING: [Synth 8-6014] Unused sequential element font_counter_4_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:125]
WARNING: [Synth 8-6014] Unused sequential element font_counter_5_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:126]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:60]
WARNING: [Synth 8-6014] Unused sequential element index0_MultiplyReg_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:187]
WARNING: [Synth 8-6014] Unused sequential element index0_regN_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:188]
WARNING: [Synth 8-6014] Unused sequential element first_ok_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element second_first_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Mic'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FFT'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:214]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:186]
WARNING: [Synth 8-7129] Port rst in module Divided_Clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1837.953 ; gain = 910.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1837.953 ; gain = 910.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1837.953 ; gain = 910.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.646 . Memory (MB): peak = 1837.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.gen/sources_1/ip/cic_compiler_0/cic_compiler_0/cic_compiler_0_in_context.xdc] for cell 'Mic/cic_compiler'
Finished Parsing XDC File [c:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.gen/sources_1/ip/cic_compiler_0/cic_compiler_0/cic_compiler_0_in_context.xdc] for cell 'Mic/cic_compiler'
Parsing XDC File [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
Finished Parsing XDC File [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ELE_432_Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ELE_432_Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1944.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1944.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
ELE_432_Top_Module__GC0FFT_Module__GB7FFT_Module__GB6FFT_Module__GB5FFT_Module__GB4FFT_Module__GB3FFT_Module__GB2FFT_Module__GB1FFT_Module__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : unchanged


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |VGA_Controller  |           1|     41587|   14.7127|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 282661
   Resynthesis Design Size (number of cells) : 41587
   Resynth % : 14.7127,  Reuse % : 85.2873

3. Reference Checkpoint Information

+-----------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/utils_1/imports/synth_1/ELE_432_Top_Module.dcp |
+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |VGA_Controller__1__GB0          |           1|     22380|
|2     |VGA_Controller__1__GB1          |           1|     19207|
|3     |FFT_Module__GB0_#REUSE#         |           1|         0|
|4     |FFT_Module__GB1_#REUSE#         |           1|         0|
|5     |FFT_Module__GB2_#REUSE#         |           1|         0|
|6     |FFT_Module__GB3_#REUSE#         |           1|         0|
|7     |FFT_Module__GB4_#REUSE#         |           1|         0|
|8     |FFT_Module__GB5_#REUSE#         |           1|         0|
|9     |FFT_Module__GB6_#REUSE#         |           1|         0|
|10    |FFT_Module__GB7_#REUSE#         |           1|         0|
|11    |ELE_432_Top_Module__GC0_#REUSE# |           1|         0|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 256   
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	 129 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 726   
	 129 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	 685 Input    1 Bit        Muxes := 1     
	 129 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[9]' (FDRE) to 'font_counter_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[0]' (FDRE) to 'font_counter_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[1]' (FDRE) to 'font_counter_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[3]' (FDRE) to 'font_counter_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[5]' (FDRE) to 'font_counter_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[7]' (FDRE) to 'font_counter_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[8]' (FDRE) to 'font_counter_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[6]' (FDRE) to 'font_counter_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[4]' (FDRE) to 'font_counter_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'font_counter_2_reg_rep[2]' (FDRE) to 'font_counter_2_reg[2]'
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O1 driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O2 driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O4 driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O5 driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O7 driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[15] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[14] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[13] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[12] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[11] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port v_counter[10] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__1__GB1 has port O8 driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:44 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:45 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
INFO: [Synth 8-7052] The timing for the instance VGA/i_0/font_counter_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/i_0/font_counter_3_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:47 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:23 ; elapsed = 00:01:48 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VGA/font_counter_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA/font_counter_3_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:02:02 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:02:02 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:04 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:04 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:14 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:15 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |cic_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |cic_compiler |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |  1863|
|4     |DSP48E1      |    12|
|5     |LUT1         |  3604|
|6     |LUT2         |   879|
|7     |LUT3         |   408|
|8     |LUT4         |  5749|
|9     |LUT5         |  7775|
|10    |LUT6         | 27404|
|11    |MUXF7        |  3695|
|12    |MUXF8        |  1805|
|13    |RAMB18E1     |     1|
|14    |RAMB36E1     |     1|
|15    |FDRE         | 14932|
|16    |IBUF         |     3|
|17    |OBUF         |    16|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:02:15 . Memory (MB): peak = 1944.035 ; gain = 1016.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:02:07 . Memory (MB): peak = 1944.035 ; gain = 910.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:15 . Memory (MB): peak = 1944.035 ; gain = 1016.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1944.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1944.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 35a5f6a8
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 1944.035 ; gain = 1422.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1944.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.runs/synth_1/ELE_432_Top_Module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ELE_432_Top_Module_utilization_synth.rpt -pb ELE_432_Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 18:53:34 2024...
