#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdcd15152d0 .scope module, "test_Risc_8_bit" "test_Risc_8_bit" 2 9;
 .timescale -9 -12;
v0x7fdcd152c360_0 .var "clk", 0 0;
S_0x7fdcd15146d0 .scope module, "uut" "Risc_8_bit" 2 15, 3 11 0, S_0x7fdcd15152d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
v0x7fdcd152bad0_0 .net "alu_op", 1 0, v0x7fdcd152b130_0;  1 drivers
v0x7fdcd152bb60_0 .net "alu_src", 0 0, v0x7fdcd152b220_0;  1 drivers
v0x7fdcd152bc00_0 .net "beq", 0 0, v0x7fdcd152b2c0_0;  1 drivers
v0x7fdcd152bcd0_0 .net "bne", 0 0, v0x7fdcd152b390_0;  1 drivers
v0x7fdcd152bda0_0 .net "clk", 0 0, v0x7fdcd152c360_0;  1 drivers
v0x7fdcd152be70_0 .net "jump", 0 0, v0x7fdcd152b510_0;  1 drivers
v0x7fdcd152bf40_0 .net "mem_read", 0 0, v0x7fdcd152b5a0_0;  1 drivers
v0x7fdcd152bfd0_0 .net "mem_to_reg", 0 0, v0x7fdcd152b670_0;  1 drivers
v0x7fdcd152c0a0_0 .net "mem_write", 0 0, v0x7fdcd152b700_0;  1 drivers
v0x7fdcd152c1b0_0 .net "opcode", 3 0, L_0x7fdcd1530790;  1 drivers
v0x7fdcd152c240_0 .net "reg_dst", 0 0, v0x7fdcd152b8a0_0;  1 drivers
v0x7fdcd152c2d0_0 .net "reg_write", 0 0, v0x7fdcd152b950_0;  1 drivers
S_0x7fdcd1513eb0 .scope module, "DU" "Datapath_Unit" 3 18, 4 16 0, S_0x7fdcd15146d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "beq"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
    .port_info 5 /INPUT 1 "alu_src"
    .port_info 6 /INPUT 1 "reg_dst"
    .port_info 7 /INPUT 1 "mem_to_reg"
    .port_info 8 /INPUT 1 "reg_write"
    .port_info 9 /INPUT 1 "bne"
    .port_info 10 /INPUT 2 "alu_op"
    .port_info 11 /OUTPUT 4 "opcode"
L_0x10f4150e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152cae0 .functor XNOR 1, v0x7fdcd152b8a0_0, L_0x10f4150e0, C4<0>, C4<0>;
L_0x10f415248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152e140 .functor XNOR 1, v0x7fdcd152b220_0, L_0x10f415248, C4<0>, C4<0>;
L_0x7fdcd152ed70 .functor AND 1, v0x7fdcd152b2c0_0, L_0x7fdcd152e580, C4<1>, C4<1>;
L_0x7fdcd152f180 .functor NOT 1, L_0x7fdcd152e580, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152f270 .functor AND 1, v0x7fdcd152b390_0, L_0x7fdcd152f180, C4<1>, C4<1>;
L_0x10f415488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152f410 .functor XNOR 1, L_0x7fdcd152ed70, L_0x10f415488, C4<0>, C4<0>;
L_0x10f4154d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152f600 .functor XNOR 1, L_0x7fdcd152f270, L_0x10f4154d0, C4<0>, C4<0>;
L_0x10f415518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152fac0 .functor XNOR 1, v0x7fdcd152b510_0, L_0x10f415518, C4<0>, C4<0>;
L_0x10f415680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd15304d0 .functor XNOR 1, v0x7fdcd152b670_0, L_0x10f415680, C4<0>, C4<0>;
v0x7fdcd1528010_0 .net "ALU_Control", 2 0, v0x7fdcd1524e20_0;  1 drivers
v0x7fdcd15280a0_0 .net "ALU_out", 15 0, L_0x7fdcd152e9a0;  1 drivers
v0x7fdcd1528130_0 .net "PC_2beq", 15 0, L_0x7fdcd152f480;  1 drivers
v0x7fdcd15281c0_0 .net "PC_2bne", 15 0, L_0x7fdcd152f730;  1 drivers
v0x7fdcd1528250_0 .net "PC_beq", 15 0, L_0x7fdcd152ec30;  1 drivers
v0x7fdcd1528330_0 .net "PC_bne", 15 0, L_0x7fdcd152f080;  1 drivers
v0x7fdcd15283e0_0 .net "PC_j", 15 0, L_0x7fdcd152fa20;  1 drivers
L_0x10f415008 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1528490_0 .net/2u *"_s0", 15 0, L_0x10f415008;  1 drivers
v0x7fdcd1528540_0 .net/2u *"_s10", 0 0, L_0x10f4150e0;  1 drivers
v0x7fdcd1528650_0 .net *"_s101", 0 0, L_0x7fdcd152fac0;  1 drivers
L_0x10f415638 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd15286f0_0 .net *"_s112", 7 0, L_0x10f415638;  1 drivers
v0x7fdcd15287a0_0 .net/2u *"_s114", 0 0, L_0x10f415680;  1 drivers
v0x7fdcd1528850_0 .net *"_s116", 0 0, L_0x7fdcd15304d0;  1 drivers
v0x7fdcd15288f0_0 .net *"_s12", 0 0, L_0x7fdcd152cae0;  1 drivers
v0x7fdcd1528990_0 .net *"_s15", 2 0, L_0x7fdcd152cbd0;  1 drivers
v0x7fdcd1528a40_0 .net *"_s17", 2 0, L_0x7fdcd152ccf0;  1 drivers
L_0x10f4151b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1528af0_0 .net *"_s29", 7 0, L_0x10f4151b8;  1 drivers
L_0x10f415200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1528c80_0 .net *"_s34", 7 0, L_0x10f415200;  1 drivers
v0x7fdcd1528d10_0 .net *"_s37", 0 0, L_0x7fdcd152d9a0;  1 drivers
v0x7fdcd1528dc0_0 .net *"_s38", 9 0, L_0x7fdcd152db40;  1 drivers
v0x7fdcd1528e70_0 .net *"_s41", 5 0, L_0x7fdcd152ddc0;  1 drivers
v0x7fdcd1528f20_0 .net/2u *"_s46", 0 0, L_0x10f415248;  1 drivers
v0x7fdcd1528fd0_0 .net *"_s48", 0 0, L_0x7fdcd152e140;  1 drivers
v0x7fdcd1529070_0 .net *"_s5", 11 0, L_0x7fdcd152c900;  1 drivers
L_0x10f4153b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1529120_0 .net *"_s59", 7 0, L_0x10f4153b0;  1 drivers
L_0x10f415098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcd15291d0_0 .net/2u *"_s6", 0 0, L_0x10f415098;  1 drivers
v0x7fdcd1529280_0 .net *"_s62", 14 0, L_0x7fdcd152ea40;  1 drivers
L_0x10f4153f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1529330_0 .net/2u *"_s63", 0 0, L_0x10f4153f8;  1 drivers
v0x7fdcd15293e0_0 .net *"_s65", 15 0, L_0x7fdcd152e900;  1 drivers
v0x7fdcd1529490_0 .net *"_s70", 14 0, L_0x7fdcd152ee30;  1 drivers
L_0x10f415440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1529540_0 .net/2u *"_s71", 0 0, L_0x10f415440;  1 drivers
v0x7fdcd15295f0_0 .net *"_s73", 15 0, L_0x7fdcd152eed0;  1 drivers
v0x7fdcd15296a0_0 .net *"_s79", 0 0, L_0x7fdcd152f180;  1 drivers
v0x7fdcd1528ba0_0 .net/2u *"_s83", 0 0, L_0x10f415488;  1 drivers
v0x7fdcd1529930_0 .net *"_s85", 0 0, L_0x7fdcd152f410;  1 drivers
v0x7fdcd15299c0_0 .net/2u *"_s89", 0 0, L_0x10f4154d0;  1 drivers
v0x7fdcd1529a50_0 .net *"_s91", 0 0, L_0x7fdcd152f600;  1 drivers
v0x7fdcd1529af0_0 .net *"_s96", 2 0, L_0x7fdcd152f890;  1 drivers
v0x7fdcd1529ba0_0 .net/2u *"_s99", 0 0, L_0x10f415518;  1 drivers
v0x7fdcd1529c50_0 .net "alu_op", 1 0, v0x7fdcd152b130_0;  alias, 1 drivers
v0x7fdcd1529d10_0 .net "alu_src", 0 0, v0x7fdcd152b220_0;  alias, 1 drivers
v0x7fdcd1529da0_0 .net "beq", 0 0, v0x7fdcd152b2c0_0;  alias, 1 drivers
v0x7fdcd1529e30_0 .net "beq_control", 0 0, L_0x7fdcd152ed70;  1 drivers
v0x7fdcd1529ec0_0 .net "bne", 0 0, v0x7fdcd152b390_0;  alias, 1 drivers
v0x7fdcd1529f50_0 .net "bne_control", 0 0, L_0x7fdcd152f270;  1 drivers
v0x7fdcd1529fe0_0 .net "clk", 0 0, v0x7fdcd152c360_0;  alias, 1 drivers
v0x7fdcd152a070_0 .net "ext_im", 15 0, L_0x7fdcd152de60;  1 drivers
v0x7fdcd152a120_0 .net "instr", 15 0, L_0x7fdcd152c810;  1 drivers
v0x7fdcd152a1c0_0 .net "jump", 0 0, v0x7fdcd152b510_0;  alias, 1 drivers
v0x7fdcd152a250_0 .net "jump_shift", 12 0, L_0x7fdcd152c9a0;  1 drivers
v0x7fdcd152a300_0 .net "mem_read", 0 0, v0x7fdcd152b5a0_0;  alias, 1 drivers
v0x7fdcd152a3b0_0 .net "mem_read_data", 15 0, L_0x7fdcd152fbd0;  1 drivers
v0x7fdcd152a450_0 .net "mem_to_reg", 0 0, v0x7fdcd152b670_0;  alias, 1 drivers
v0x7fdcd152a4f0_0 .net "mem_write", 0 0, v0x7fdcd152b700_0;  alias, 1 drivers
v0x7fdcd152a5a0_0 .net "opcode", 3 0, L_0x7fdcd1530790;  alias, 1 drivers
v0x7fdcd152a640_0 .net "pc2", 15 0, L_0x7fdcd152c470;  1 drivers
v0x7fdcd152a6f0_0 .var "pc_current", 15 0;
v0x7fdcd152a7b0_0 .net "pc_next", 15 0, L_0x7fdcd152fb30;  1 drivers
v0x7fdcd152a850_0 .net "read_data2", 15 0, L_0x7fdcd152e1d0;  1 drivers
v0x7fdcd152a900_0 .net "reg_dst", 0 0, v0x7fdcd152b8a0_0;  alias, 1 drivers
v0x7fdcd152a9a0_0 .net "reg_read_addr_1", 2 0, L_0x7fdcd152cf50;  1 drivers
v0x7fdcd152aa60_0 .net "reg_read_addr_2", 2 0, L_0x7fdcd152d030;  1 drivers
v0x7fdcd152ab10_0 .net "reg_read_data_1", 15 0, L_0x7fdcd152d720;  1 drivers
v0x7fdcd152abb0_0 .net "reg_read_data_2", 15 0, L_0x7fdcd152d800;  1 drivers
v0x7fdcd152ac60_0 .net "reg_write", 0 0, v0x7fdcd152b950_0;  alias, 1 drivers
v0x7fdcd1529750_0 .net "reg_write_data", 15 0, L_0x7fdcd15305d0;  1 drivers
v0x7fdcd15297f0_0 .net "reg_write_dest", 2 0, L_0x7fdcd152cdb0;  1 drivers
v0x7fdcd152acf0_0 .net "zero_flag", 0 0, L_0x7fdcd152e580;  1 drivers
L_0x7fdcd152c470 .arith/sum 16, v0x7fdcd152a6f0_0, L_0x10f415008;
L_0x7fdcd152c900 .part L_0x7fdcd152c810, 0, 12;
L_0x7fdcd152c9a0 .concat [ 1 12 0 0], L_0x10f415098, L_0x7fdcd152c900;
L_0x7fdcd152cbd0 .part L_0x7fdcd152c810, 3, 3;
L_0x7fdcd152ccf0 .part L_0x7fdcd152c810, 6, 3;
L_0x7fdcd152cdb0 .functor MUXZ 3, L_0x7fdcd152ccf0, L_0x7fdcd152cbd0, L_0x7fdcd152cae0, C4<>;
L_0x7fdcd152cf50 .part L_0x7fdcd152c810, 9, 3;
L_0x7fdcd152d030 .part L_0x7fdcd152c810, 6, 3;
L_0x7fdcd152d630 .part L_0x7fdcd15305d0, 0, 8;
L_0x7fdcd152d720 .concat [ 8 8 0 0], L_0x7fdcd152d310, L_0x10f4151b8;
L_0x7fdcd152d800 .concat [ 8 8 0 0], L_0x7fdcd152d580, L_0x10f415200;
L_0x7fdcd152d9a0 .part L_0x7fdcd152c810, 5, 1;
LS_0x7fdcd152db40_0_0 .concat [ 1 1 1 1], L_0x7fdcd152d9a0, L_0x7fdcd152d9a0, L_0x7fdcd152d9a0, L_0x7fdcd152d9a0;
LS_0x7fdcd152db40_0_4 .concat [ 1 1 1 1], L_0x7fdcd152d9a0, L_0x7fdcd152d9a0, L_0x7fdcd152d9a0, L_0x7fdcd152d9a0;
LS_0x7fdcd152db40_0_8 .concat [ 1 1 0 0], L_0x7fdcd152d9a0, L_0x7fdcd152d9a0;
L_0x7fdcd152db40 .concat [ 4 4 2 0], LS_0x7fdcd152db40_0_0, LS_0x7fdcd152db40_0_4, LS_0x7fdcd152db40_0_8;
L_0x7fdcd152ddc0 .part L_0x7fdcd152c810, 0, 6;
L_0x7fdcd152de60 .concat [ 6 10 0 0], L_0x7fdcd152ddc0, L_0x7fdcd152db40;
L_0x7fdcd152e020 .part L_0x7fdcd152c810, 12, 4;
L_0x7fdcd152e1d0 .functor MUXZ 16, L_0x7fdcd152d800, L_0x7fdcd152de60, L_0x7fdcd152e140, C4<>;
L_0x7fdcd152e740 .part L_0x7fdcd152d720, 0, 8;
L_0x7fdcd152e820 .part L_0x7fdcd152e1d0, 0, 8;
L_0x7fdcd152e9a0 .concat [ 8 8 0 0], v0x7fdcd1525960_0, L_0x10f4153b0;
L_0x7fdcd152ea40 .part L_0x7fdcd152de60, 0, 15;
L_0x7fdcd152e900 .concat [ 1 15 0 0], L_0x10f4153f8, L_0x7fdcd152ea40;
L_0x7fdcd152ec30 .arith/sum 16, L_0x7fdcd152c470, L_0x7fdcd152e900;
L_0x7fdcd152ee30 .part L_0x7fdcd152de60, 0, 15;
L_0x7fdcd152eed0 .concat [ 1 15 0 0], L_0x10f415440, L_0x7fdcd152ee30;
L_0x7fdcd152f080 .arith/sum 16, L_0x7fdcd152c470, L_0x7fdcd152eed0;
L_0x7fdcd152f480 .functor MUXZ 16, L_0x7fdcd152c470, L_0x7fdcd152ec30, L_0x7fdcd152f410, C4<>;
L_0x7fdcd152f730 .functor MUXZ 16, L_0x7fdcd152f480, L_0x7fdcd152f080, L_0x7fdcd152f600, C4<>;
L_0x7fdcd152f890 .part L_0x7fdcd152c470, 13, 3;
L_0x7fdcd152fa20 .concat [ 13 3 0 0], L_0x7fdcd152c9a0, L_0x7fdcd152f890;
L_0x7fdcd152fb30 .functor MUXZ 16, L_0x7fdcd152f730, L_0x7fdcd152fa20, L_0x7fdcd152fac0, C4<>;
L_0x7fdcd15301c0 .part L_0x7fdcd152e9a0, 0, 8;
L_0x7fdcd15302e0 .part L_0x7fdcd152d800, 0, 8;
L_0x7fdcd152fbd0 .concat [ 8 8 0 0], L_0x7fdcd1530060, L_0x10f415638;
L_0x7fdcd15305d0 .functor MUXZ 16, L_0x7fdcd152e9a0, L_0x7fdcd152fbd0, L_0x7fdcd15304d0, C4<>;
L_0x7fdcd1530790 .part L_0x7fdcd152c810, 12, 4;
S_0x7fdcd1512130 .scope module, "ALU_Control_unit" "alu_control" 4 81, 5 10 0, S_0x7fdcd1513eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "ALU_Cnt"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /INPUT 4 "Opcode"
v0x7fdcd150fb70_0 .net "ALUControlIn", 5 0, L_0x7fdcd152df00;  1 drivers
v0x7fdcd1524d70_0 .net "ALUOp", 1 0, v0x7fdcd152b130_0;  alias, 1 drivers
v0x7fdcd1524e20_0 .var "ALU_Cnt", 2 0;
v0x7fdcd1524ee0_0 .net "Opcode", 3 0, L_0x7fdcd152e020;  1 drivers
E_0x7fdcd1511e60 .event edge, v0x7fdcd150fb70_0;
L_0x7fdcd152df00 .concat [ 4 2 0 0], L_0x7fdcd152e020, v0x7fdcd152b130_0;
S_0x7fdcd1524fe0 .scope module, "alu_unit" "ALU" 4 85, 6 3 0, S_0x7fdcd1513eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 8 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fdcd1525280_0 .net *"_s0", 15 0, L_0x7fdcd152e340;  1 drivers
L_0x10f415368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1525340_0 .net/2u *"_s10", 0 0, L_0x10f415368;  1 drivers
L_0x10f415290 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd15253f0_0 .net *"_s3", 7 0, L_0x10f415290;  1 drivers
L_0x10f4152d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd15254b0_0 .net/2u *"_s4", 15 0, L_0x10f4152d8;  1 drivers
v0x7fdcd1525560_0 .net *"_s6", 0 0, L_0x7fdcd152e440;  1 drivers
L_0x10f415320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1525640_0 .net/2u *"_s8", 0 0, L_0x10f415320;  1 drivers
v0x7fdcd15256f0_0 .net "a", 7 0, L_0x7fdcd152e740;  1 drivers
v0x7fdcd15257a0_0 .net "alu_control", 2 0, v0x7fdcd1524e20_0;  alias, 1 drivers
v0x7fdcd1525840_0 .net "b", 7 0, L_0x7fdcd152e820;  1 drivers
v0x7fdcd1525960_0 .var "result", 7 0;
v0x7fdcd1525a10_0 .net "zero", 0 0, L_0x7fdcd152e580;  alias, 1 drivers
E_0x7fdcd1525250 .event edge, v0x7fdcd1524e20_0, v0x7fdcd15256f0_0, v0x7fdcd1525840_0;
L_0x7fdcd152e340 .concat [ 8 8 0 0], v0x7fdcd1525960_0, L_0x10f415290;
L_0x7fdcd152e440 .cmp/eq 16, L_0x7fdcd152e340, L_0x10f4152d8;
L_0x7fdcd152e580 .functor MUXZ 1, L_0x10f415368, L_0x10f415320, L_0x7fdcd152e440, C4<>;
S_0x7fdcd1525b30 .scope module, "dm" "Data_Memory" 4 102, 7 16 0, S_0x7fdcd1513eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "mem_access_addr"
    .port_info 2 /INPUT 8 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /OUTPUT 8 "mem_read_data"
L_0x10f415560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fdcd152fd70 .functor XNOR 1, v0x7fdcd152b5a0_0, L_0x10f415560, C4<0>, C4<0>;
L_0x10f4155a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1525da0_0 .net *"_s11", 1 0, L_0x10f4155a8;  1 drivers
L_0x10f4155f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1525e50_0 .net/2u *"_s12", 7 0, L_0x10f4155f0;  1 drivers
v0x7fdcd1525f00_0 .net/2u *"_s2", 0 0, L_0x10f415560;  1 drivers
v0x7fdcd1525fc0_0 .net *"_s4", 0 0, L_0x7fdcd152fd70;  1 drivers
v0x7fdcd1526060_0 .net *"_s6", 7 0, L_0x7fdcd152fe60;  1 drivers
v0x7fdcd1526150_0 .net *"_s8", 4 0, L_0x7fdcd152ff00;  1 drivers
v0x7fdcd1526200_0 .net "clk", 0 0, v0x7fdcd152c360_0;  alias, 1 drivers
v0x7fdcd15262a0_0 .var/i "f", 31 0;
v0x7fdcd1526350_0 .net "mem_access_addr", 7 0, L_0x7fdcd15301c0;  1 drivers
v0x7fdcd1526460_0 .net "mem_read", 0 0, v0x7fdcd152b5a0_0;  alias, 1 drivers
v0x7fdcd1526500_0 .net "mem_read_data", 7 0, L_0x7fdcd1530060;  1 drivers
v0x7fdcd15265b0_0 .net "mem_write_data", 7 0, L_0x7fdcd15302e0;  1 drivers
v0x7fdcd1526660_0 .net "mem_write_en", 0 0, v0x7fdcd152b700_0;  alias, 1 drivers
v0x7fdcd1526700 .array "memory", 0 7, 7 0;
v0x7fdcd15267a0_0 .net "ram_addr", 2 0, L_0x7fdcd152fcd0;  1 drivers
E_0x7fdcd1525d70 .event posedge, v0x7fdcd1526200_0;
L_0x7fdcd152fcd0 .part L_0x7fdcd15301c0, 0, 3;
L_0x7fdcd152fe60 .array/port v0x7fdcd1526700, L_0x7fdcd152ff00;
L_0x7fdcd152ff00 .concat [ 3 2 0 0], L_0x7fdcd152fcd0, L_0x10f4155a8;
L_0x7fdcd1530060 .functor MUXZ 8, L_0x10f4155f0, L_0x7fdcd152fe60, L_0x7fdcd152fd70, C4<>;
S_0x7fdcd15268e0 .scope module, "im" "Instruction_Memory" 4 54, 8 14 0, S_0x7fdcd1513eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc"
    .port_info 1 /OUTPUT 16 "instruction"
L_0x7fdcd152c810 .functor BUFZ 16, L_0x7fdcd152c610, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fdcd1526a90_0 .net *"_s2", 15 0, L_0x7fdcd152c610;  1 drivers
v0x7fdcd1526b20_0 .net *"_s4", 5 0, L_0x7fdcd152c6b0;  1 drivers
L_0x10f415050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1526bd0_0 .net *"_s7", 1 0, L_0x10f415050;  1 drivers
v0x7fdcd1526c90_0 .net "instruction", 15 0, L_0x7fdcd152c810;  alias, 1 drivers
v0x7fdcd1526d40 .array "instruction_memory", 0 14, 15 0;
v0x7fdcd1526e20_0 .net "pc", 15 0, v0x7fdcd152a6f0_0;  1 drivers
v0x7fdcd1526ed0_0 .net "rom_addr", 3 0, L_0x7fdcd152c570;  1 drivers
L_0x7fdcd152c570 .part v0x7fdcd152a6f0_0, 1, 4;
L_0x7fdcd152c610 .array/port v0x7fdcd1526d40, L_0x7fdcd152c6b0;
L_0x7fdcd152c6b0 .concat [ 4 2 0 0], L_0x7fdcd152c570, L_0x10f415050;
S_0x7fdcd1526fb0 .scope module, "reg_file" "GPRs" 4 66, 9 18 0, S_0x7fdcd1513eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reg_write_en"
    .port_info 2 /INPUT 3 "reg_write_dest"
    .port_info 3 /INPUT 8 "reg_write_data"
    .port_info 4 /INPUT 3 "reg_read_addr_1"
    .port_info 5 /OUTPUT 8 "reg_read_data_1"
    .port_info 6 /INPUT 3 "reg_read_addr_2"
    .port_info 7 /OUTPUT 8 "reg_read_data_2"
L_0x7fdcd152d310 .functor BUFZ 8, L_0x7fdcd152d110, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdcd152d580 .functor BUFZ 8, L_0x7fdcd152d3c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdcd15272a0_0 .net *"_s0", 7 0, L_0x7fdcd152d110;  1 drivers
v0x7fdcd1527330_0 .net *"_s10", 4 0, L_0x7fdcd152d460;  1 drivers
L_0x10f415170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcd15273d0_0 .net *"_s13", 1 0, L_0x10f415170;  1 drivers
v0x7fdcd1527480_0 .net *"_s2", 4 0, L_0x7fdcd152d1b0;  1 drivers
L_0x10f415128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcd1527530_0 .net *"_s5", 1 0, L_0x10f415128;  1 drivers
v0x7fdcd1527620_0 .net *"_s8", 7 0, L_0x7fdcd152d3c0;  1 drivers
v0x7fdcd15276d0_0 .net "clk", 0 0, v0x7fdcd152c360_0;  alias, 1 drivers
v0x7fdcd1527760_0 .var/i "f", 31 0;
v0x7fdcd1527800_0 .var/i "i", 31 0;
v0x7fdcd1527930 .array "reg_array", 0 7, 7 0;
v0x7fdcd15279d0_0 .net "reg_read_addr_1", 2 0, L_0x7fdcd152cf50;  alias, 1 drivers
v0x7fdcd1527a80_0 .net "reg_read_addr_2", 2 0, L_0x7fdcd152d030;  alias, 1 drivers
v0x7fdcd1527b30_0 .net "reg_read_data_1", 7 0, L_0x7fdcd152d310;  1 drivers
v0x7fdcd1527be0_0 .net "reg_read_data_2", 7 0, L_0x7fdcd152d580;  1 drivers
v0x7fdcd1527c90_0 .net "reg_write_data", 7 0, L_0x7fdcd152d630;  1 drivers
v0x7fdcd1527d40_0 .net "reg_write_dest", 2 0, L_0x7fdcd152cdb0;  alias, 1 drivers
v0x7fdcd1527df0_0 .net "reg_write_en", 0 0, v0x7fdcd152b950_0;  alias, 1 drivers
L_0x7fdcd152d110 .array/port v0x7fdcd1527930, L_0x7fdcd152d1b0;
L_0x7fdcd152d1b0 .concat [ 3 2 0 0], L_0x7fdcd152cf50, L_0x10f415128;
L_0x7fdcd152d3c0 .array/port v0x7fdcd1527930, L_0x7fdcd152d460;
L_0x7fdcd152d460 .concat [ 3 2 0 0], L_0x7fdcd152d030, L_0x10f415170;
S_0x7fdcd152ae20 .scope module, "control" "Control_Unit" 3 34, 10 15 0, S_0x7fdcd15146d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 2 "alu_op"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "beq"
    .port_info 4 /OUTPUT 1 "bne"
    .port_info 5 /OUTPUT 1 "mem_read"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_dst"
    .port_info 9 /OUTPUT 1 "mem_to_reg"
    .port_info 10 /OUTPUT 1 "reg_write"
v0x7fdcd152b130_0 .var "alu_op", 1 0;
v0x7fdcd152b220_0 .var "alu_src", 0 0;
v0x7fdcd152b2c0_0 .var "beq", 0 0;
v0x7fdcd152b390_0 .var "bne", 0 0;
v0x7fdcd152b440_0 .var/i "f", 31 0;
v0x7fdcd152b510_0 .var "jump", 0 0;
v0x7fdcd152b5a0_0 .var "mem_read", 0 0;
v0x7fdcd152b670_0 .var "mem_to_reg", 0 0;
v0x7fdcd152b700_0 .var "mem_write", 0 0;
v0x7fdcd152b810_0 .net "opcode", 3 0, L_0x7fdcd1530790;  alias, 1 drivers
v0x7fdcd152b8a0_0 .var "reg_dst", 0 0;
v0x7fdcd152b950_0 .var "reg_write", 0 0;
E_0x7fdcd152b0f0 .event edge, v0x7fdcd152b440_0, v0x7fdcd152a5a0_0;
    .scope S_0x7fdcd15268e0;
T_0 ;
    %vpi_call 8 25 "$readmemb", "./demo/prog_2.txt", v0x7fdcd1526d40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001110 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fdcd1526fb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcd1527800_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fdcd1527800_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fdcd1527800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcd1527930, 0, 4;
    %load/vec4 v0x7fdcd1527800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcd1527800_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fdcd1526fb0;
T_2 ;
    %vpi_func 9 44 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fdcd1527760_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 9 46 "$fclose", v0x7fdcd1527760_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdcd1526fb0;
T_3 ;
    %wait E_0x7fdcd1525d70;
    %vpi_call 9 51 "$monitor", v0x7fdcd1527760_0, "time = %d\012", $time, "\011reg[0] = %b\012", &A<v0x7fdcd1527930, 0>, "\011reg[1] = %b\012", &A<v0x7fdcd1527930, 1>, "\011reg[2] = %b\012", &A<v0x7fdcd1527930, 2>, "\011reg[3] = %b\012", &A<v0x7fdcd1527930, 3>, "\011reg[4] = %b\012", &A<v0x7fdcd1527930, 4>, "\011reg[5] = %b\012", &A<v0x7fdcd1527930, 5>, "\011reg[6] = %b\012", &A<v0x7fdcd1527930, 6>, "\011reg[7] = %b\012", &A<v0x7fdcd1527930, 7> {0 0 0};
    %load/vec4 v0x7fdcd1527df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fdcd1527c90_0;
    %load/vec4 v0x7fdcd1527d40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcd1527930, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdcd1512130;
T_4 ;
    %wait E_0x7fdcd1511e60;
    %load/vec4 v0x7fdcd150fb70_0;
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdcd1524e20_0, 0, 3;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdcd1524fe0;
T_5 ;
    %wait E_0x7fdcd1525250;
    %load/vec4 v0x7fdcd15257a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %add;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %add;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %sub;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %inv;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %ix/getv 4, v0x7fdcd1525840_0;
    %shiftl 4;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %ix/getv 4, v0x7fdcd1525840_0;
    %shiftr 4;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %and;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %or;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x7fdcd15256f0_0;
    %load/vec4 v0x7fdcd1525840_0;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdcd1525960_0, 0, 8;
T_5.11 ;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdcd1525b30;
T_6 ;
    %vpi_call 7 35 "$readmemb", "./demo/data_2.txt", v0x7fdcd1526700 {0 0 0};
    %vpi_func 7 37 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fdcd15262a0_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 7 40 "$fclose", v0x7fdcd15262a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fdcd1525b30;
T_7 ;
    %wait E_0x7fdcd1525d70;
    %vpi_call 7 44 "$monitor", v0x7fdcd15262a0_0, "time = %d\012", $time, "\011memory[0] = %b\012", &A<v0x7fdcd1526700, 0>, "\011memory[1] = %b\012", &A<v0x7fdcd1526700, 1>, "\011memory[2] = %b\012", &A<v0x7fdcd1526700, 2>, "\011memory[3] = %b\012", &A<v0x7fdcd1526700, 3>, "\011memory[4] = %b\012", &A<v0x7fdcd1526700, 4>, "\011memory[5] = %b\012", &A<v0x7fdcd1526700, 5>, "\011memory[6] = %b\012", &A<v0x7fdcd1526700, 6>, "\011memory[7] = %b\012", &A<v0x7fdcd1526700, 7> {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdcd1525b30;
T_8 ;
    %wait E_0x7fdcd1525d70;
    %load/vec4 v0x7fdcd1526660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fdcd15265b0_0;
    %load/vec4 v0x7fdcd15267a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcd1526700, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdcd1513eb0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdcd152a6f0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fdcd1513eb0;
T_10 ;
    %wait E_0x7fdcd1525d70;
    %load/vec4 v0x7fdcd152a7b0_0;
    %assign/vec4 v0x7fdcd152a6f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdcd152ae20;
T_11 ;
    %vpi_func 10 23 "$fopen" 32, "./demo/1_11_17_16_44.o" {0 0 0};
    %store/vec4 v0x7fdcd152b440_0, 0, 32;
    %delay 300000, 0;
    %vpi_call 10 26 "$fclose", v0x7fdcd152b440_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fdcd152ae20;
T_12 ;
    %wait E_0x7fdcd152b0f0;
    %vpi_call 10 31 "$monitor", v0x7fdcd152b440_0, "time = %d\012", $time, "\012 Opcode = %d\012", v0x7fdcd152b810_0 {0 0 0};
    %load/vec4 v0x7fdcd152b810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcd152b390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcd152b130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcd152b510_0, 0, 1;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdcd15152d0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdcd152c360_0, 0;
    %delay 300000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fdcd15152d0;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x7fdcd152c360_0;
    %inv;
    %store/vec4 v0x7fdcd152c360_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_RISC.v";
    "./RISC.v";
    "./Datapath.v";
    "./ALU_control.v";
    "./ALU.v";
    "./DMEM.v";
    "./IMEM.v";
    "./Register.v";
    "./CU.v";
