Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jul 24 13:48:42 2017
| Host         : ACOZMA-L03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file system_top_drc_opted.rpt
| Design       : system_top
| Device       : xc7z035ifbg676-2L
| Speed File   : -2L
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 225

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#47 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#48 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#49 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#50 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#51 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#52 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#53 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#54 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#55 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#56 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#57 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#58 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#59 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#60 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#61 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#62 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#63 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#64 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#65 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#66 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#67 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#68 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#69 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#70 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#71 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#72 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#73 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#74 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#75 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#76 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#77 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#78 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#79 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#80 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#81 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#82 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#83 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#84 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#85 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#86 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#87 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#88 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#89 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#90 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#91 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#92 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#93 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#94 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#95 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#96 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#97 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#98 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#99 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#100 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#101 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#102 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#103 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#104 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#105 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#106 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#107 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#108 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#109 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#110 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#111 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#112 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#113 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#114 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#115 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#116 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#117 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#118 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#119 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#120 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#121 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#122 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#123 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#124 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#125 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#126 Warning
Asynchronous driver check  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 input pin i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 output i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp multiplier stage i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product1_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp multiplier stage i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_CalcMagnitude/Product_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1 multiplier stage i_system_wrapper/system_i/Detector_ip_0/inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/u_SyncAndControl/SamplesIn_next1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus gp_in[85:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gp_in[85], gp_in[84], gp_in[83], gp_in[82], gp_in[81], gp_in[80], gp_in[79], gp_in[78], gp_in[77], gp_in[76], gp_in[75], gp_in[74], gp_in[73], gp_in[72], gp_in[71] (the first 15 of 44 listed)); LVCMOS18 (gp_in[63], gp_in[62], gp_in[61], gp_in[60], gp_in[59], gp_in[58], gp_in[57], gp_in[56], gp_in[55], gp_in[54], gp_in[53], gp_in[52], gp_in[51], gp_in[50], gp_in[49] (the first 15 of 42 listed)); 
Related violations: <none>

PLIO-7#2 Warning
Placement Constraints Check for IO constraints  
An IO Bus gp_out[85:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gp_out[85], gp_out[84], gp_out[83], gp_out[82], gp_out[81], gp_out[80], gp_out[79], gp_out[78], gp_out[77], gp_out[76], gp_out[75], gp_out[74], gp_out[73], gp_out[72], gp_out[71] (the first 15 of 44 listed)); LVCMOS18 (gp_out[63], gp_out[62], gp_out[61], gp_out[60], gp_out[59], gp_out[58], gp_out[57], gp_out[56], gp_out[55], gp_out[54], gp_out[53], gp_out[52], gp_out[51], gp_out[50], gp_out[49] (the first 15 of 42 listed)); 
Related violations: <none>

PLIO-7#3 Warning
Placement Constraints Check for IO constraints  
An IO Bus gpio_bd[19:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); LVCMOS18 (gpio_bd[19], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[4], gpio_bd[3], gpio_bd[2], gpio_bd[1], gpio_bd[0]); 
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_gpreg/inst/i_up_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg has an input control pin i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/ram_reg/ENARDEN (net: i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/_m_axis_ready) which is driven by a register (i_system_wrapper/system_i/axi_pz_xcvrlb/inst/i_axi/up_axi_wready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[10] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][4]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[6] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[7] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][1]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[8] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][2]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ADDRBWRADDR[9] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/din_waddr_reg[4][3]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_data_cntrl_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENARDEN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg_ENARDEN_cooolgate_en_sig_1) which is driven by a register (i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/ENBWREN (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[0] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[1] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[2] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[3] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[4] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#21 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[5] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#22 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[6] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#23 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/dac_fifo/inst/i_mem/m_ram_reg/WEBWE[7] (net: i_system_wrapper/system_i/dac_fifo/inst/i_mem/WEBWE[0]) which is driven by a register (i_system_wrapper/system_i/dac_fifo/inst/din_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#24 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[6] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#25 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[7] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#26 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[8] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#27 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg has an input control pin i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/ADDRARDADDR[9] (net: i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#33 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#34 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#35 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#36 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#37 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#38 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#39 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#40 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#41 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#42 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#43 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#44 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#45 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#46 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#47 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#48 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#49 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#50 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#51 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#52 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#53 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#54 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#55 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#56 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


