{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":18
      , "name":"kernel_AFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":22
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"43"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":39
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"44"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"45"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":41
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"46"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":42
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"47"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"48"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":44
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"49"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":45
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"50"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":46
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"51"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":47
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"52"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":48
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"53"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":49
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"54"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":50
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"55"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":51
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"56"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":52
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":225
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"57"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":53
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":248
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_AFeeder_DB_0_ibuffer"
              , "Start Cycle":"58"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":58
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":59
              , "name":"_AFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/syrk_lab/s10/a.cl"
                    , "line":139
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":60
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":76
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":92
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":61
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":77
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":93
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":62
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":78
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":94
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":63
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":79
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":95
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":64
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":80
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":96
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":65
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":81
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":97
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":66
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":82
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":98
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":67
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":83
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":99
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":68
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":84
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":100
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":69
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":85
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":101
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":70
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":86
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":102
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":71
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":87
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":103
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":72
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":88
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":104
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":73
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":89
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":105
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":74
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":90
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":106
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":75
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":139
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":91
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":107
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"524288B requested\n524288B implemented"
                    }
                  ]
                  , "Requested size":"524288 bytes"
                  , "Implemented size":"524288 bytes"
                  , "Number of banks":"16"
                  , "Bank width":"512 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":123
      , "name":"kernel_BFeeder"
      , "children":
      [
        {
          "type":"inst"
          , "id":127
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"27"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"28"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"29"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"30"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"31"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"32"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"33"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"34"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":135
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"35"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":136
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"36"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":138
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"38"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":139
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"39"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":140
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"40"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":141
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":429
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"41"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":142
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/u146718/syrk_lab/s10/a.cl"
                , "line":451
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"_BFeeder_DB_0_ibuffer"
              , "Start Cycle":"42"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":147
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":148
              , "name":"_BFeeder_DB_0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"/home/u146718/syrk_lab/s10/a.cl"
                    , "line":343
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":149
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":157
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":165
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":150
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":158
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":166
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":151
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":159
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":167
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":152
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":160
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":168
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":153
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":161
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":169
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":154
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":162
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":170
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":155
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":163
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":171
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":156
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u146718/syrk_lab/s10/a.cl"
                        , "line":343
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":164
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":172
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"524288B requested\n524288B implemented"
                    }
                  ]
                  , "Requested size":"524288 bytes"
                  , "Implemented size":"524288 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"1024 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":76
      , "to":23
    }
    , {
      "from":77
      , "to":25
    }
    , {
      "from":78
      , "to":27
    }
    , {
      "from":79
      , "to":29
    }
    , {
      "from":80
      , "to":31
    }
    , {
      "from":81
      , "to":33
    }
    , {
      "from":82
      , "to":35
    }
    , {
      "from":83
      , "to":37
    }
    , {
      "from":84
      , "to":39
    }
    , {
      "from":85
      , "to":41
    }
    , {
      "from":86
      , "to":43
    }
    , {
      "from":87
      , "to":45
    }
    , {
      "from":88
      , "to":47
    }
    , {
      "from":89
      , "to":49
    }
    , {
      "from":90
      , "to":51
    }
    , {
      "from":91
      , "to":53
    }
    , {
      "from":22
      , "to":92
    }
    , {
      "from":24
      , "to":93
    }
    , {
      "from":26
      , "to":94
    }
    , {
      "from":28
      , "to":95
    }
    , {
      "from":30
      , "to":96
    }
    , {
      "from":32
      , "to":97
    }
    , {
      "from":34
      , "to":98
    }
    , {
      "from":36
      , "to":99
    }
    , {
      "from":38
      , "to":100
    }
    , {
      "from":40
      , "to":101
    }
    , {
      "from":42
      , "to":102
    }
    , {
      "from":44
      , "to":103
    }
    , {
      "from":46
      , "to":104
    }
    , {
      "from":48
      , "to":105
    }
    , {
      "from":50
      , "to":106
    }
    , {
      "from":52
      , "to":107
    }
    , {
      "from":157
      , "to":128
    }
    , {
      "from":158
      , "to":130
    }
    , {
      "from":159
      , "to":132
    }
    , {
      "from":160
      , "to":134
    }
    , {
      "from":161
      , "to":136
    }
    , {
      "from":162
      , "to":138
    }
    , {
      "from":163
      , "to":140
    }
    , {
      "from":164
      , "to":142
    }
    , {
      "from":127
      , "to":165
    }
    , {
      "from":129
      , "to":166
    }
    , {
      "from":131
      , "to":167
    }
    , {
      "from":133
      , "to":168
    }
    , {
      "from":135
      , "to":169
    }
    , {
      "from":137
      , "to":170
    }
    , {
      "from":139
      , "to":171
    }
    , {
      "from":141
      , "to":172
    }
  ]
}
