{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650026444840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650026444848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 20:40:44 2022 " "Processing started: Fri Apr 15 20:40:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650026444848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026444848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off auipc -c auipc " "Command: quartus_map --read_settings_files=on --write_settings_files=off auipc -c auipc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026444848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650026446349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650026446349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650026456698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650026456714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650026456833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(53) " "Verilog HDL or VHDL warning at id.v(53): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650026456847 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(400) " "Verilog HDL Case Statement warning at id.v(400): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 400 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456851 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(489) " "Verilog HDL Case Statement warning at id.v(489): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 489 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456851 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(556) " "Verilog HDL Case Statement warning at id.v(556): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 556 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456851 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(655) " "Verilog HDL Always Construct warning at id.v(655): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456857 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(681) " "Verilog HDL Always Construct warning at id.v(681): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456857 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(681) " "Inferred latch for \"reg2_o\[0\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(681) " "Inferred latch for \"reg2_o\[1\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(681) " "Inferred latch for \"reg2_o\[2\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(681) " "Inferred latch for \"reg2_o\[3\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(681) " "Inferred latch for \"reg2_o\[4\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(681) " "Inferred latch for \"reg2_o\[5\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(681) " "Inferred latch for \"reg2_o\[6\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(681) " "Inferred latch for \"reg2_o\[7\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(681) " "Inferred latch for \"reg2_o\[8\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(681) " "Inferred latch for \"reg2_o\[9\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(681) " "Inferred latch for \"reg2_o\[10\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456864 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(681) " "Inferred latch for \"reg2_o\[11\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(681) " "Inferred latch for \"reg2_o\[12\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(681) " "Inferred latch for \"reg2_o\[13\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(681) " "Inferred latch for \"reg2_o\[14\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(681) " "Inferred latch for \"reg2_o\[15\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(681) " "Inferred latch for \"reg2_o\[16\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(681) " "Inferred latch for \"reg2_o\[17\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(681) " "Inferred latch for \"reg2_o\[18\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(681) " "Inferred latch for \"reg2_o\[19\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(681) " "Inferred latch for \"reg2_o\[20\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(681) " "Inferred latch for \"reg2_o\[21\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(681) " "Inferred latch for \"reg2_o\[22\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(681) " "Inferred latch for \"reg2_o\[23\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(681) " "Inferred latch for \"reg2_o\[24\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456865 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(681) " "Inferred latch for \"reg2_o\[25\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(681) " "Inferred latch for \"reg2_o\[26\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(681) " "Inferred latch for \"reg2_o\[27\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(681) " "Inferred latch for \"reg2_o\[28\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(681) " "Inferred latch for \"reg2_o\[29\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(681) " "Inferred latch for \"reg2_o\[30\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(681) " "Inferred latch for \"reg2_o\[31\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(655) " "Inferred latch for \"reg1_o\[0\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(655) " "Inferred latch for \"reg1_o\[1\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(655) " "Inferred latch for \"reg1_o\[2\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(655) " "Inferred latch for \"reg1_o\[3\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(655) " "Inferred latch for \"reg1_o\[4\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(655) " "Inferred latch for \"reg1_o\[5\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(655) " "Inferred latch for \"reg1_o\[6\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(655) " "Inferred latch for \"reg1_o\[7\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456866 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(655) " "Inferred latch for \"reg1_o\[8\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(655) " "Inferred latch for \"reg1_o\[9\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(655) " "Inferred latch for \"reg1_o\[10\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(655) " "Inferred latch for \"reg1_o\[11\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(655) " "Inferred latch for \"reg1_o\[12\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(655) " "Inferred latch for \"reg1_o\[13\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(655) " "Inferred latch for \"reg1_o\[14\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(655) " "Inferred latch for \"reg1_o\[15\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(655) " "Inferred latch for \"reg1_o\[16\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(655) " "Inferred latch for \"reg1_o\[17\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(655) " "Inferred latch for \"reg1_o\[18\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(655) " "Inferred latch for \"reg1_o\[19\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(655) " "Inferred latch for \"reg1_o\[20\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(655) " "Inferred latch for \"reg1_o\[21\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(655) " "Inferred latch for \"reg1_o\[22\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456867 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(655) " "Inferred latch for \"reg1_o\[23\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(655) " "Inferred latch for \"reg1_o\[24\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(655) " "Inferred latch for \"reg1_o\[25\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(655) " "Inferred latch for \"reg1_o\[26\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(655) " "Inferred latch for \"reg1_o\[27\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(655) " "Inferred latch for \"reg1_o\[28\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(655) " "Inferred latch for \"reg1_o\[29\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(655) " "Inferred latch for \"reg1_o\[30\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(655) " "Inferred latch for \"reg1_o\[31\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456868 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(44) " "Verilog HDL or VHDL warning at ex.v(44): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(46) " "Verilog HDL or VHDL warning at ex.v(46): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(89) " "Verilog HDL Always Construct warning at ex.v(89): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(89) " "Verilog HDL Always Construct warning at ex.v(89): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(233) " "Verilog HDL Case Statement warning at ex.v(233): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 233 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(243) " "Verilog HDL Case Statement warning at ex.v(243): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456908 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(220) " "Verilog HDL Always Construct warning at ex.v(220): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(220) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(220) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(220) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(220) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(220) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(220) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(220) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(220) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(220) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(220) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(220) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(220) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(220) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(220) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(220) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(220) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(220) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(220) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(220) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(220) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(220) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(220) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(220) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(220) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(220) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(220) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(220) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(220) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(220) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(220) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(220) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(220) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(89) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(89) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(89) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(89) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(89) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(89) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(89) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(89) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(89) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456909 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(89) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(89) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(89) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(89) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(89) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(89) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(89) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(89) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(89) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(89) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(89) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(89) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(89) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(89) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(89) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(89) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(89) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(89) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(89) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(89) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(89) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(89) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(89) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(89) " "Inferred latch for \"logicout\[0\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(89) " "Inferred latch for \"logicout\[1\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(89) " "Inferred latch for \"logicout\[2\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(89) " "Inferred latch for \"logicout\[3\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(89) " "Inferred latch for \"logicout\[4\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(89) " "Inferred latch for \"logicout\[5\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(89) " "Inferred latch for \"logicout\[6\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(89) " "Inferred latch for \"logicout\[7\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(89) " "Inferred latch for \"logicout\[8\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(89) " "Inferred latch for \"logicout\[9\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(89) " "Inferred latch for \"logicout\[10\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(89) " "Inferred latch for \"logicout\[11\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(89) " "Inferred latch for \"logicout\[12\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(89) " "Inferred latch for \"logicout\[13\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(89) " "Inferred latch for \"logicout\[14\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(89) " "Inferred latch for \"logicout\[15\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(89) " "Inferred latch for \"logicout\[16\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(89) " "Inferred latch for \"logicout\[17\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456910 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(89) " "Inferred latch for \"logicout\[18\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(89) " "Inferred latch for \"logicout\[19\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(89) " "Inferred latch for \"logicout\[20\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(89) " "Inferred latch for \"logicout\[21\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(89) " "Inferred latch for \"logicout\[22\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(89) " "Inferred latch for \"logicout\[23\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(89) " "Inferred latch for \"logicout\[24\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(89) " "Inferred latch for \"logicout\[25\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(89) " "Inferred latch for \"logicout\[26\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(89) " "Inferred latch for \"logicout\[27\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(89) " "Inferred latch for \"logicout\[28\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(89) " "Inferred latch for \"logicout\[29\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(89) " "Inferred latch for \"logicout\[30\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(89) " "Inferred latch for \"logicout\[31\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456911 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(31) " "Verilog HDL or VHDL warning at mem.v(31): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(57) " "Verilog HDL Case Statement warning at mem.v(57): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(39) " "Verilog HDL Always Construct warning at mem.v(39): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(39) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(39) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(39) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(39) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(39) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(39) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(39) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(39) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(39) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(39) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(39) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(39) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(39) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456917 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(39) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(39) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(39) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(39) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(39) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(39) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(39) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(39) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(39) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(39) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(39) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(39) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(39) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(39) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(39) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(39) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(39) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(39) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(39) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026456918 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(73) " "Verilog HDL assignment warning at div.v(73): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650026456927 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456928 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 131070 inst_rom.v(16) " "Verilog HDL warning at inst_rom.v(16): number of words (4) in memory file does not match the number of elements in the address range \[0:131070\]" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1650026456929 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom.v(14) " "Net \"inst_mem.data_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650026456929 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom.v(14) " "Net \"inst_mem.waddr_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650026456929 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom.v(14) " "Net \"inst_mem.we_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650026456929 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram0 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram0\"" {  } { { "openmips_min_sopc.v" "data_ram0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650026456931 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem3 " "RAM logic \"data_ram:data_ram0\|data_mem3\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem3" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650026458191 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem2 " "RAM logic \"data_ram:data_ram0\|data_mem2\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem2" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650026458191 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem1 " "RAM logic \"data_ram:data_ram0\|data_mem1\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem1" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650026458191 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem0 " "RAM logic \"data_ram:data_ram0\|data_mem0\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650026458191 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/regfile.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650026458191 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650026458191 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 131071 D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (131071) in the Memory Initialization File \"D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1650026459183 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1650026461036 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1650026500989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/7_auipc/output_files/auipc.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/7_auipc/output_files/auipc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026501071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650026501116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 15 20:41:41 2022 " "Processing ended: Fri Apr 15 20:41:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650026501116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650026501116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650026501116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026501116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650026501780 ""}
