[2025-09-17 13:25:46] START suite=qualcomm_srv trace=srv191_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv191_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2615451 heartbeat IPC: 3.823 cumulative IPC: 3.823 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5057848 heartbeat IPC: 4.094 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5057848 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5057848 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13538778 heartbeat IPC: 1.179 cumulative IPC: 1.179 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22087275 heartbeat IPC: 1.17 cumulative IPC: 1.174 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30661373 heartbeat IPC: 1.166 cumulative IPC: 1.172 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39087336 heartbeat IPC: 1.187 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 47659888 heartbeat IPC: 1.167 cumulative IPC: 1.174 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56310092 heartbeat IPC: 1.156 cumulative IPC: 1.171 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 64913658 heartbeat IPC: 1.162 cumulative IPC: 1.169 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73465713 heartbeat IPC: 1.169 cumulative IPC: 1.169 (Simulation time: 00 hr 10 min 24 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv191_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 81957425 heartbeat IPC: 1.178 cumulative IPC: 1.17 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85290226 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85290226 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv191_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000000 cycles: 85290226
CPU 0 Branch Prediction Accuracy: 91.5% MPKI: 15 Average ROB Occupancy at Mispredict: 27.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2919
BRANCH_INDIRECT: 0.4221
BRANCH_CONDITIONAL: 12.57
BRANCH_DIRECT_CALL: 0.7276
BRANCH_INDIRECT_CALL: 0.5201
BRANCH_RETURN: 0.4661


====Backend Stall Breakdown====
ROB_STALL: 106997
LQ_STALL: 0
SQ_STALL: 551733


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 117.621056
REPLAY_LOAD: 52.536587
NON_REPLAY_LOAD: 11.640094

== Total ==
ADDR_TRANS: 11174
REPLAY_LOAD: 6462
NON_REPLAY_LOAD: 89361

== Counts ==
ADDR_TRANS: 95
REPLAY_LOAD: 123
NON_REPLAY_LOAD: 7677

cpu0->cpu0_STLB TOTAL        ACCESS:    1755829 HIT:    1750181 MISS:       5648 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1755829 HIT:    1750181 MISS:       5648 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 172.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7668812 HIT:    6704661 MISS:     964151 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6211811 HIT:    5397363 MISS:     814448 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538458 HIT:     405325 MISS:     133133 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     908549 HIT:     900479 MISS:       8070 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9994 HIT:       1494 MISS:       8500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14404859 HIT:    8057549 MISS:    6347310 MSHR_MERGE:    1524810
cpu0->cpu0_L1I LOAD         ACCESS:   14404859 HIT:    8057549 MISS:    6347310 MSHR_MERGE:    1524810
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29901430 HIT:   26586484 MISS:    3314946 MSHR_MERGE:    1377147
cpu0->cpu0_L1D LOAD         ACCESS:   16879797 HIT:   15155495 MISS:    1724302 MSHR_MERGE:     334966
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13009993 HIT:   11429356 MISS:    1580637 MSHR_MERGE:    1042168
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11640 HIT:       1633 MISS:      10007 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.16 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12048163 HIT:   10328924 MISS:    1719239 MSHR_MERGE:     863948
cpu0->cpu0_ITLB LOAD         ACCESS:   12048163 HIT:   10328924 MISS:    1719239 MSHR_MERGE:     863948
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28271859 HIT:   27073996 MISS:    1197863 MSHR_MERGE:     297325
cpu0->cpu0_DTLB LOAD         ACCESS:   28271859 HIT:   27073996 MISS:    1197863 MSHR_MERGE:     297325
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.988 cycles
cpu0->LLC TOTAL        ACCESS:    1152247 HIT:    1086983 MISS:      65264 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     814448 HIT:     791022 MISS:      23426 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     133133 HIT:      95579 MISS:      37554 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     196166 HIT:     195871 MISS:        295 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8500 HIT:       4511 MISS:       3989 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3475
  ROW_BUFFER_MISS:      61494
  AVG DBUS CONGESTED CYCLE: 3.637
Channel 0 WQ ROW_BUFFER_HIT:       1527
  ROW_BUFFER_MISS:      31508
  FULL:          0
Channel 0 REFRESHES ISSUED:       7108

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       534754       390819        87152         4469
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          339          582          182
  STLB miss resolved @ L2C                0          445          344          632          156
  STLB miss resolved @ LLC                0          288          491         2406          882
  STLB miss resolved @ MEM                0            4          252         2004         2124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156304        49934      1126675       126751          520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          186          305           31
  STLB miss resolved @ L2C                0          284          186          238            5
  STLB miss resolved @ LLC                0          109          256          599           90
  STLB miss resolved @ MEM                0            1           73          238           89
[2025-09-17 13:38:25] END   suite=qualcomm_srv trace=srv191_ap (rc=0)
