// Seed: 1947614145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  assign module_1.id_9 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd65,
    parameter id_5 = 32'd77,
    parameter id_7 = 32'd66
) (
    _id_1,
    id_2,
    id_3
);
  output tri id_3;
  output wire id_2;
  input wire _id_1;
  assign id_3 = 1;
  wire [1  ==  -1 : id_1  -  id_1] id_4;
  wire _id_5;
  supply1 id_6 = 1, _id_7;
  wire id_8;
  logic id_9 = 1'h0 == 1'b0;
  wire [id_5 : id_7] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_6,
      id_10,
      id_8
  );
endmodule
