Flow report for top_module
<<<<<<< HEAD
Thu Sep 19 13:11:11 2024
=======
Thu Sep 19 12:48:15 2024
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
<<<<<<< HEAD
; Flow Status                        ; Flow Failed - Thu Sep 19 13:11:11 2024         ;
=======
; Flow Status                        ; Successful - Thu Sep 19 12:48:15 2024          ;
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; top_module                                     ;
; Top-level Entity Name              ; top_module                                     ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
<<<<<<< HEAD
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
=======
; Total logic elements               ; 3,108 / 6,272 ( 50 % )                         ;
;     Total combinational functions  ; 3,054 / 6,272 ( 49 % )                         ;
;     Dedicated logic registers      ; 462 / 6,272 ( 7 % )                            ;
; Total registers                    ; 462                                            ;
; Total pins                         ; 42 / 92 ( 46 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                            ;
; Embedded Multiplier 9-bit elements ; 9 / 30 ( 30 % )                                ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 09/19/2024 13:10:57 ;
=======
; Start date & time ; 09/19/2024 12:46:23 ;
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
; Main task         ; Compilation         ;
; Revision Name     ; top_module          ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
<<<<<<< HEAD
; COMPILER_SIGNATURE_ID               ; 255638739745582.172676945619044        ; --            ; --          ; --                                ;
=======
; COMPILER_SIGNATURE_ID               ; 71126642143518.172676798210204         ; --            ; --          ; --                                ;
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 4737 MB             ; 00:00:21                           ;
; Total                ; 00:00:15     ; --                      ; --                  ; 00:00:21                           ;
=======
; Analysis & Synthesis ; 00:00:41     ; 1.0                     ; 4862 MB             ; 00:01:08                           ;
; Fitter               ; 00:00:38     ; 1.2                     ; 5892 MB             ; 00:01:14                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4701 MB             ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:21     ; 3.4                     ; 4837 MB             ; 00:00:22                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4650 MB             ; 00:00:02                           ;
; Total                ; 00:01:44     ; --                      ; --                  ; 00:02:48                           ;
>>>>>>> c28ea7f1954b67b73999f4df313472ad1c51c50e
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-DSDKH66  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module



