vendor_name = ModelSim
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/LC3_instruction_mem_init.mif
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/PC/PC.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/IR/IR.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/LC3.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Waveform.vwf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/general_tb.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/BasicGeneralWaveform.vwf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/InDepthWaveform.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_67i2.tdf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf
design_name = LC3
instance = comp, \Bus[0]~output , Bus[0]~output, LC3, 1
instance = comp, \Bus[1]~output , Bus[1]~output, LC3, 1
instance = comp, \Bus[2]~output , Bus[2]~output, LC3, 1
instance = comp, \Bus[3]~output , Bus[3]~output, LC3, 1
instance = comp, \Bus[4]~output , Bus[4]~output, LC3, 1
instance = comp, \Bus[5]~output , Bus[5]~output, LC3, 1
instance = comp, \Bus[6]~output , Bus[6]~output, LC3, 1
instance = comp, \Bus[7]~output , Bus[7]~output, LC3, 1
instance = comp, \Bus[8]~output , Bus[8]~output, LC3, 1
instance = comp, \Bus[9]~output , Bus[9]~output, LC3, 1
instance = comp, \Bus[10]~output , Bus[10]~output, LC3, 1
instance = comp, \Bus[11]~output , Bus[11]~output, LC3, 1
instance = comp, \Bus[12]~output , Bus[12]~output, LC3, 1
instance = comp, \Bus[13]~output , Bus[13]~output, LC3, 1
instance = comp, \Bus[14]~output , Bus[14]~output, LC3, 1
instance = comp, \Bus[15]~output , Bus[15]~output, LC3, 1
instance = comp, \IR[0]~output , IR[0]~output, LC3, 1
instance = comp, \IR[1]~output , IR[1]~output, LC3, 1
instance = comp, \IR[2]~output , IR[2]~output, LC3, 1
instance = comp, \IR[3]~output , IR[3]~output, LC3, 1
instance = comp, \IR[4]~output , IR[4]~output, LC3, 1
instance = comp, \IR[5]~output , IR[5]~output, LC3, 1
instance = comp, \IR[6]~output , IR[6]~output, LC3, 1
instance = comp, \IR[7]~output , IR[7]~output, LC3, 1
instance = comp, \IR[8]~output , IR[8]~output, LC3, 1
instance = comp, \IR[9]~output , IR[9]~output, LC3, 1
instance = comp, \IR[10]~output , IR[10]~output, LC3, 1
instance = comp, \IR[11]~output , IR[11]~output, LC3, 1
instance = comp, \IR[12]~output , IR[12]~output, LC3, 1
instance = comp, \IR[13]~output , IR[13]~output, LC3, 1
instance = comp, \IR[14]~output , IR[14]~output, LC3, 1
instance = comp, \IR[15]~output , IR[15]~output, LC3, 1
instance = comp, \PC[0]~output , PC[0]~output, LC3, 1
instance = comp, \PC[1]~output , PC[1]~output, LC3, 1
instance = comp, \PC[2]~output , PC[2]~output, LC3, 1
instance = comp, \PC[3]~output , PC[3]~output, LC3, 1
instance = comp, \PC[4]~output , PC[4]~output, LC3, 1
instance = comp, \PC[5]~output , PC[5]~output, LC3, 1
instance = comp, \PC[6]~output , PC[6]~output, LC3, 1
instance = comp, \PC[7]~output , PC[7]~output, LC3, 1
instance = comp, \PC[8]~output , PC[8]~output, LC3, 1
instance = comp, \PC[9]~output , PC[9]~output, LC3, 1
instance = comp, \PC[10]~output , PC[10]~output, LC3, 1
instance = comp, \PC[11]~output , PC[11]~output, LC3, 1
instance = comp, \PC[12]~output , PC[12]~output, LC3, 1
instance = comp, \PC[13]~output , PC[13]~output, LC3, 1
instance = comp, \PC[14]~output , PC[14]~output, LC3, 1
instance = comp, \PC[15]~output , PC[15]~output, LC3, 1
instance = comp, \current_state[0]~output , current_state[0]~output, LC3, 1
instance = comp, \current_state[1]~output , current_state[1]~output, LC3, 1
instance = comp, \current_state[2]~output , current_state[2]~output, LC3, 1
instance = comp, \current_state[3]~output , current_state[3]~output, LC3, 1
instance = comp, \current_state[4]~output , current_state[4]~output, LC3, 1
instance = comp, \current_state[5]~output , current_state[5]~output, LC3, 1
instance = comp, \memOut[0]~output , memOut[0]~output, LC3, 1
instance = comp, \memOut[1]~output , memOut[1]~output, LC3, 1
instance = comp, \memOut[2]~output , memOut[2]~output, LC3, 1
instance = comp, \memOut[3]~output , memOut[3]~output, LC3, 1
instance = comp, \memOut[4]~output , memOut[4]~output, LC3, 1
instance = comp, \memOut[5]~output , memOut[5]~output, LC3, 1
instance = comp, \memOut[6]~output , memOut[6]~output, LC3, 1
instance = comp, \memOut[7]~output , memOut[7]~output, LC3, 1
instance = comp, \memOut[8]~output , memOut[8]~output, LC3, 1
instance = comp, \memOut[9]~output , memOut[9]~output, LC3, 1
instance = comp, \memOut[10]~output , memOut[10]~output, LC3, 1
instance = comp, \memOut[11]~output , memOut[11]~output, LC3, 1
instance = comp, \memOut[12]~output , memOut[12]~output, LC3, 1
instance = comp, \memOut[13]~output , memOut[13]~output, LC3, 1
instance = comp, \memOut[14]~output , memOut[14]~output, LC3, 1
instance = comp, \memOut[15]~output , memOut[15]~output, LC3, 1
instance = comp, \MAROut[0]~output , MAROut[0]~output, LC3, 1
instance = comp, \MAROut[1]~output , MAROut[1]~output, LC3, 1
instance = comp, \MAROut[2]~output , MAROut[2]~output, LC3, 1
instance = comp, \MAROut[3]~output , MAROut[3]~output, LC3, 1
instance = comp, \MAROut[4]~output , MAROut[4]~output, LC3, 1
instance = comp, \MAROut[5]~output , MAROut[5]~output, LC3, 1
instance = comp, \MAROut[6]~output , MAROut[6]~output, LC3, 1
instance = comp, \MAROut[7]~output , MAROut[7]~output, LC3, 1
instance = comp, \MAROut[8]~output , MAROut[8]~output, LC3, 1
instance = comp, \MAROut[9]~output , MAROut[9]~output, LC3, 1
instance = comp, \MAROut[10]~output , MAROut[10]~output, LC3, 1
instance = comp, \MAROut[11]~output , MAROut[11]~output, LC3, 1
instance = comp, \MAROut[12]~output , MAROut[12]~output, LC3, 1
instance = comp, \MAROut[13]~output , MAROut[13]~output, LC3, 1
instance = comp, \MAROut[14]~output , MAROut[14]~output, LC3, 1
instance = comp, \MAROut[15]~output , MAROut[15]~output, LC3, 1
instance = comp, \MDROut[0]~output , MDROut[0]~output, LC3, 1
instance = comp, \MDROut[1]~output , MDROut[1]~output, LC3, 1
instance = comp, \MDROut[2]~output , MDROut[2]~output, LC3, 1
instance = comp, \MDROut[3]~output , MDROut[3]~output, LC3, 1
instance = comp, \MDROut[4]~output , MDROut[4]~output, LC3, 1
instance = comp, \MDROut[5]~output , MDROut[5]~output, LC3, 1
instance = comp, \MDROut[6]~output , MDROut[6]~output, LC3, 1
instance = comp, \MDROut[7]~output , MDROut[7]~output, LC3, 1
instance = comp, \MDROut[8]~output , MDROut[8]~output, LC3, 1
instance = comp, \MDROut[9]~output , MDROut[9]~output, LC3, 1
instance = comp, \MDROut[10]~output , MDROut[10]~output, LC3, 1
instance = comp, \MDROut[11]~output , MDROut[11]~output, LC3, 1
instance = comp, \MDROut[12]~output , MDROut[12]~output, LC3, 1
instance = comp, \MDROut[13]~output , MDROut[13]~output, LC3, 1
instance = comp, \MDROut[14]~output , MDROut[14]~output, LC3, 1
instance = comp, \MDROut[15]~output , MDROut[15]~output, LC3, 1
instance = comp, \MDRIn[0]~output , MDRIn[0]~output, LC3, 1
instance = comp, \MDRIn[1]~output , MDRIn[1]~output, LC3, 1
instance = comp, \MDRIn[2]~output , MDRIn[2]~output, LC3, 1
instance = comp, \MDRIn[3]~output , MDRIn[3]~output, LC3, 1
instance = comp, \MDRIn[4]~output , MDRIn[4]~output, LC3, 1
instance = comp, \MDRIn[5]~output , MDRIn[5]~output, LC3, 1
instance = comp, \MDRIn[6]~output , MDRIn[6]~output, LC3, 1
instance = comp, \MDRIn[7]~output , MDRIn[7]~output, LC3, 1
instance = comp, \MDRIn[8]~output , MDRIn[8]~output, LC3, 1
instance = comp, \MDRIn[9]~output , MDRIn[9]~output, LC3, 1
instance = comp, \MDRIn[10]~output , MDRIn[10]~output, LC3, 1
instance = comp, \MDRIn[11]~output , MDRIn[11]~output, LC3, 1
instance = comp, \MDRIn[12]~output , MDRIn[12]~output, LC3, 1
instance = comp, \MDRIn[13]~output , MDRIn[13]~output, LC3, 1
instance = comp, \MDRIn[14]~output , MDRIn[14]~output, LC3, 1
instance = comp, \MDRIn[15]~output , MDRIn[15]~output, LC3, 1
instance = comp, \mem_out_direct[0]~output , mem_out_direct[0]~output, LC3, 1
instance = comp, \mem_out_direct[1]~output , mem_out_direct[1]~output, LC3, 1
instance = comp, \mem_out_direct[2]~output , mem_out_direct[2]~output, LC3, 1
instance = comp, \mem_out_direct[3]~output , mem_out_direct[3]~output, LC3, 1
instance = comp, \mem_out_direct[4]~output , mem_out_direct[4]~output, LC3, 1
instance = comp, \mem_out_direct[5]~output , mem_out_direct[5]~output, LC3, 1
instance = comp, \mem_out_direct[6]~output , mem_out_direct[6]~output, LC3, 1
instance = comp, \mem_out_direct[7]~output , mem_out_direct[7]~output, LC3, 1
instance = comp, \mem_out_direct[8]~output , mem_out_direct[8]~output, LC3, 1
instance = comp, \mem_out_direct[9]~output , mem_out_direct[9]~output, LC3, 1
instance = comp, \mem_out_direct[10]~output , mem_out_direct[10]~output, LC3, 1
instance = comp, \mem_out_direct[11]~output , mem_out_direct[11]~output, LC3, 1
instance = comp, \mem_out_direct[12]~output , mem_out_direct[12]~output, LC3, 1
instance = comp, \mem_out_direct[13]~output , mem_out_direct[13]~output, LC3, 1
instance = comp, \mem_out_direct[14]~output , mem_out_direct[14]~output, LC3, 1
instance = comp, \mem_out_direct[15]~output , mem_out_direct[15]~output, LC3, 1
instance = comp, \clk~input , clk~input, LC3, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, LC3, 1
instance = comp, \pc|PC_inc[0]~45 , pc|PC_inc[0]~45, LC3, 1
instance = comp, \FSM|Equal1~0 , FSM|Equal1~0, LC3, 1
instance = comp, \FSM|SR2[0]~3 , FSM|SR2[0]~3, LC3, 1
instance = comp, \~GND , ~GND, LC3, 1
instance = comp, \FSM|next_state[3]~4 , FSM|next_state[3]~4, LC3, 1
instance = comp, \FSM|enaMDR~3 , FSM|enaMDR~3, LC3, 1
instance = comp, \FSM|enaMDR~0 , FSM|enaMDR~0, LC3, 1
instance = comp, \FSM|enaMDR~1 , FSM|enaMDR~1, LC3, 1
instance = comp, \FSM|enaMDR~2 , FSM|enaMDR~2, LC3, 1
instance = comp, \FSM|enaMDR~4 , FSM|enaMDR~4, LC3, 1
instance = comp, \FSM|enaMDR , FSM|enaMDR, LC3, 1
instance = comp, \FSM|Selector3~0 , FSM|Selector3~0, LC3, 1
instance = comp, \FSM|enaPC , FSM|enaPC, LC3, 1
instance = comp, \FSM|Selector2~3 , FSM|Selector2~3, LC3, 1
instance = comp, \FSM|Selector2~4 , FSM|Selector2~4, LC3, 1
instance = comp, \FSM|Selector2~5 , FSM|Selector2~5, LC3, 1
instance = comp, \FSM|Selector2~6 , FSM|Selector2~6, LC3, 1
instance = comp, \FSM|Selector14~4 , FSM|Selector14~4, LC3, 1
instance = comp, \FSM|Selector2~2 , FSM|Selector2~2, LC3, 1
instance = comp, \FSM|Selector2~7 , FSM|Selector2~7, LC3, 1
instance = comp, \FSM|Selector2~0 , FSM|Selector2~0, LC3, 1
instance = comp, \FSM|Selector2~1 , FSM|Selector2~1, LC3, 1
instance = comp, \FSM|Selector2~8 , FSM|Selector2~8, LC3, 1
instance = comp, \FSM|enaALU , FSM|enaALU, LC3, 1
instance = comp, \FSM|Selector0~0 , FSM|Selector0~0, LC3, 1
instance = comp, \FSM|enaMARM~feeder , FSM|enaMARM~feeder, LC3, 1
instance = comp, \FSM|enaMARM , FSM|enaMARM, LC3, 1
instance = comp, \tsb|Bus[15]~23 , tsb|Bus[15]~23, LC3, 1
instance = comp, \pc|PC_inc[1]~15 , pc|PC_inc[1]~15, LC3, 1
instance = comp, \pc|PC_inc[1] , pc|PC_inc[1], LC3, 1
instance = comp, \pc|PC_inc[2]~17 , pc|PC_inc[2]~17, LC3, 1
instance = comp, \pc|PC_inc[2] , pc|PC_inc[2], LC3, 1
instance = comp, \pc|PC_inc[3]~19 , pc|PC_inc[3]~19, LC3, 1
instance = comp, \pc|PC_inc[3] , pc|PC_inc[3], LC3, 1
instance = comp, \pc|PC_inc[4]~21 , pc|PC_inc[4]~21, LC3, 1
instance = comp, \pc|PC_inc[4] , pc|PC_inc[4], LC3, 1
instance = comp, \pc|PC_inc[5]~23 , pc|PC_inc[5]~23, LC3, 1
instance = comp, \pc|PC_inc[5] , pc|PC_inc[5], LC3, 1
instance = comp, \pc|PC_inc[6]~25 , pc|PC_inc[6]~25, LC3, 1
instance = comp, \pc|PC_inc[6] , pc|PC_inc[6], LC3, 1
instance = comp, \pc|PC_inc[7]~27 , pc|PC_inc[7]~27, LC3, 1
instance = comp, \pc|PC_inc[7] , pc|PC_inc[7], LC3, 1
instance = comp, \pc|PC_inc[8]~29 , pc|PC_inc[8]~29, LC3, 1
instance = comp, \pc|PC_inc[8] , pc|PC_inc[8], LC3, 1
instance = comp, \pc|PC_inc[9]~31 , pc|PC_inc[9]~31, LC3, 1
instance = comp, \pc|PC_inc[9] , pc|PC_inc[9], LC3, 1
instance = comp, \pc|PC_inc[10]~33 , pc|PC_inc[10]~33, LC3, 1
instance = comp, \pc|PC_inc[10] , pc|PC_inc[10], LC3, 1
instance = comp, \pc|PC_inc[11]~35 , pc|PC_inc[11]~35, LC3, 1
instance = comp, \pc|PC_inc[11] , pc|PC_inc[11], LC3, 1
instance = comp, \pc|PC_inc[12]~37 , pc|PC_inc[12]~37, LC3, 1
instance = comp, \pc|PC_inc[12] , pc|PC_inc[12], LC3, 1
instance = comp, \pc|PC_inc[13]~39 , pc|PC_inc[13]~39, LC3, 1
instance = comp, \pc|PC_inc[13] , pc|PC_inc[13], LC3, 1
instance = comp, \pc|PC_inc[14]~41 , pc|PC_inc[14]~41, LC3, 1
instance = comp, \pc|PC_inc[14] , pc|PC_inc[14], LC3, 1
instance = comp, \pc|pc_reg|Q[14] , pc|pc_reg|Q[14], LC3, 1
instance = comp, \tsb|Bus[0]~17 , tsb|Bus[0]~17, LC3, 1
instance = comp, \tsb|Bus[0]~16 , tsb|Bus[0]~16, LC3, 1
instance = comp, \FSM|Selector13~0 , FSM|Selector13~0, LC3, 1
instance = comp, \FSM|selMDR[0]~0 , FSM|selMDR[0]~0, LC3, 1
instance = comp, \FSM|selMDR[0]~1 , FSM|selMDR[0]~1, LC3, 1
instance = comp, \FSM|selMDR[0] , FSM|selMDR[0], LC3, 1
instance = comp, \pc|pc_reg|Q[13] , pc|pc_reg|Q[13], LC3, 1
instance = comp, \pc|pc_reg|Q[8] , pc|pc_reg|Q[8], LC3, 1
instance = comp, \pc|pc_reg|Q[7] , pc|pc_reg|Q[7], LC3, 1
instance = comp, \pc|pc_reg|Q[6] , pc|pc_reg|Q[6], LC3, 1
instance = comp, \pc|pc_reg|Q[5] , pc|pc_reg|Q[5], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0], LC3, 1
instance = comp, \FSM|next_state~27 , FSM|next_state~27, LC3, 1
instance = comp, \FSM|memWE~1 , FSM|memWE~1, LC3, 1
instance = comp, \FSM|memWE~0 , FSM|memWE~0, LC3, 1
instance = comp, \FSM|memWE~2 , FSM|memWE~2, LC3, 1
instance = comp, \FSM|memWE , FSM|memWE, LC3, 1
instance = comp, \FSM|Selector14~6 , FSM|Selector14~6, LC3, 1
instance = comp, \FSM|Selector14~7 , FSM|Selector14~7, LC3, 1
instance = comp, \FSM|Selector14~8 , FSM|Selector14~8, LC3, 1
instance = comp, \FSM|ldMAR , FSM|ldMAR, LC3, 1
instance = comp, \memory|MAR_reg|Q[14] , memory|MAR_reg|Q[14], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3], LC3, 1
instance = comp, \address_in_direct[15]~input , address_in_direct[15]~input, LC3, 1
instance = comp, \address_in_direct[13]~input , address_in_direct[13]~input, LC3, 1
instance = comp, \address_in_direct[14]~input , address_in_direct[14]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode840w[3], LC3, 1
instance = comp, \clk_direct~input , clk_direct~input, LC3, 1
instance = comp, \clk_direct~inputclkctrl , clk_direct~inputclkctrl, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode929w[3]~0, LC3, 1
instance = comp, \tsb|Bus[0]~104 , tsb|Bus[0]~104, LC3, 1
instance = comp, \memory|MAR_reg|Q[0]~feeder , memory|MAR_reg|Q[0]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[0] , memory|MAR_reg|Q[0], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode860w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode951w[3]~0, LC3, 1
instance = comp, \FSM|Selector5~0 , FSM|Selector5~0, LC3, 1
instance = comp, \FSM|Selector5~1 , FSM|Selector5~1, LC3, 1
instance = comp, \FSM|ldIR , FSM|ldIR, LC3, 1
instance = comp, \ir|register|Q[2] , ir|register|Q[2], LC3, 1
instance = comp, \pc|pc_reg|Q[2] , pc|pc_reg|Q[2], LC3, 1
instance = comp, \ir|register|Q[1] , ir|register|Q[1], LC3, 1
instance = comp, \pc|pc_reg|Q[1] , pc|pc_reg|Q[1], LC3, 1
instance = comp, \ir|register|Q[0]~feeder , ir|register|Q[0]~feeder, LC3, 1
instance = comp, \ir|register|Q[0] , ir|register|Q[0], LC3, 1
instance = comp, \eab|eabOut[0]~0 , eab|eabOut[0]~0, LC3, 1
instance = comp, \eab|eabOut[1]~2 , eab|eabOut[1]~2, LC3, 1
instance = comp, \eab|eabOut[2]~4 , eab|eabOut[2]~4, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode900w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode995w[3]~0, LC3, 1
instance = comp, \pc|pc_reg|Q[3] , pc|pc_reg|Q[3], LC3, 1
instance = comp, \ir|register|Q[3] , ir|register|Q[3], LC3, 1
instance = comp, \eab|eabOut[3]~6 , eab|eabOut[3]~6, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode890w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode984w[3]~0, LC3, 1
instance = comp, \ir|register|Q[4]~feeder , ir|register|Q[4]~feeder, LC3, 1
instance = comp, \ir|register|Q[4] , ir|register|Q[4], LC3, 1
instance = comp, \pc|pc_reg|Q[4] , pc|pc_reg|Q[4], LC3, 1
instance = comp, \eab|eabOut[4]~8 , eab|eabOut[4]~8, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1], LC3, 1
instance = comp, \memory|MAR_reg|Q[5]~feeder , memory|MAR_reg|Q[5]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[5] , memory|MAR_reg|Q[5], LC3, 1
instance = comp, \memory|MAR_reg|Q[6]~feeder , memory|MAR_reg|Q[6]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[6] , memory|MAR_reg|Q[6], LC3, 1
instance = comp, \memory|MAR_reg|Q[7]~feeder , memory|MAR_reg|Q[7]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[7] , memory|MAR_reg|Q[7], LC3, 1
instance = comp, \memory|MAR_reg|Q[8]~feeder , memory|MAR_reg|Q[8]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[8] , memory|MAR_reg|Q[8], LC3, 1
instance = comp, \pc|pc_reg|Q[10] , pc|pc_reg|Q[10], LC3, 1
instance = comp, \pc|pc_reg|Q[9] , pc|pc_reg|Q[9], LC3, 1
instance = comp, \eab|eabOut[8]~16 , eab|eabOut[8]~16, LC3, 1
instance = comp, \eab|eabOut[9]~18 , eab|eabOut[9]~18, LC3, 1
instance = comp, \eab|eabOut[10]~20 , eab|eabOut[10]~20, LC3, 1
instance = comp, \pc|pc_reg|Q[11] , pc|pc_reg|Q[11], LC3, 1
instance = comp, \eab|eabOut[11]~22 , eab|eabOut[11]~22, LC3, 1
instance = comp, \FSM|Selector27~0 , FSM|Selector27~0, LC3, 1
instance = comp, \FSM|aluControl[1]~0 , FSM|aluControl[1]~0, LC3, 1
instance = comp, \FSM|aluControl[1]~1 , FSM|aluControl[1]~1, LC3, 1
instance = comp, \FSM|aluControl[0] , FSM|aluControl[0], LC3, 1
instance = comp, \FSM|Selector26~0 , FSM|Selector26~0, LC3, 1
instance = comp, \FSM|aluControl[1]~feeder , FSM|aluControl[1]~feeder, LC3, 1
instance = comp, \FSM|aluControl[1] , FSM|aluControl[1], LC3, 1
instance = comp, \tsb|Bus[0]~44 , tsb|Bus[0]~44, LC3, 1
instance = comp, \reg_file|r2|Q[11]~feeder , reg_file|r2|Q[11]~feeder, LC3, 1
instance = comp, \FSM|DR[0]~4 , FSM|DR[0]~4, LC3, 1
instance = comp, \ir|register|Q[9]~feeder , ir|register|Q[9]~feeder, LC3, 1
instance = comp, \ir|register|Q[9] , ir|register|Q[9], LC3, 1
instance = comp, \FSM|Selector23~0 , FSM|Selector23~0, LC3, 1
instance = comp, \FSM|DR[0]~8 , FSM|DR[0]~8, LC3, 1
instance = comp, \FSM|DR[0]~5 , FSM|DR[0]~5, LC3, 1
instance = comp, \FSM|DR[0]~6 , FSM|DR[0]~6, LC3, 1
instance = comp, \FSM|DR[0]~7 , FSM|DR[0]~7, LC3, 1
instance = comp, \FSM|DR[0] , FSM|DR[0], LC3, 1
instance = comp, \ir|register|Q[11]~feeder , ir|register|Q[11]~feeder, LC3, 1
instance = comp, \ir|register|Q[11] , ir|register|Q[11], LC3, 1
instance = comp, \FSM|Selector21~0 , FSM|Selector21~0, LC3, 1
instance = comp, \FSM|DR[2] , FSM|DR[2], LC3, 1
instance = comp, \FSM|Selector24~2 , FSM|Selector24~2, LC3, 1
instance = comp, \FSM|Selector24~3 , FSM|Selector24~3, LC3, 1
instance = comp, \FSM|Selector24~4 , FSM|Selector24~4, LC3, 1
instance = comp, \FSM|Selector24~5 , FSM|Selector24~5, LC3, 1
instance = comp, \FSM|regWE~0 , FSM|regWE~0, LC3, 1
instance = comp, \FSM|regWE , FSM|regWE, LC3, 1
instance = comp, \ir|register|Q[10] , ir|register|Q[10], LC3, 1
instance = comp, \FSM|Selector22~0 , FSM|Selector22~0, LC3, 1
instance = comp, \FSM|DR[1] , FSM|DR[1], LC3, 1
instance = comp, \reg_file|comb~4 , reg_file|comb~4, LC3, 1
instance = comp, \reg_file|r2|Q[11] , reg_file|r2|Q[11], LC3, 1
instance = comp, \reg_file|comb~7 , reg_file|comb~7, LC3, 1
instance = comp, \reg_file|r6|Q[11] , reg_file|r6|Q[11], LC3, 1
instance = comp, \FSM|SR1[1]~0 , FSM|SR1[1]~0, LC3, 1
instance = comp, \FSM|Selector16~0 , FSM|Selector16~0, LC3, 1
instance = comp, \FSM|Selector16~1 , FSM|Selector16~1, LC3, 1
instance = comp, \FSM|SR1[1]~2 , FSM|SR1[1]~2, LC3, 1
instance = comp, \FSM|SR1[1]~1 , FSM|SR1[1]~1, LC3, 1
instance = comp, \FSM|SR1[1]~3 , FSM|SR1[1]~3, LC3, 1
instance = comp, \FSM|SR1[1] , FSM|SR1[1], LC3, 1
instance = comp, \reg_file|r0|Q[11]~feeder , reg_file|r0|Q[11]~feeder, LC3, 1
instance = comp, \reg_file|comb~6 , reg_file|comb~6, LC3, 1
instance = comp, \reg_file|r0|Q[11] , reg_file|r0|Q[11], LC3, 1
instance = comp, \reg_file|comb~5 , reg_file|comb~5, LC3, 1
instance = comp, \reg_file|r4|Q[11] , reg_file|r4|Q[11], LC3, 1
instance = comp, \FSM|Selector15~0 , FSM|Selector15~0, LC3, 1
instance = comp, \FSM|Selector15~1 , FSM|Selector15~1, LC3, 1
instance = comp, \FSM|SR1[2] , FSM|SR1[2], LC3, 1
instance = comp, \reg_file|mux0|out[11]~57 , reg_file|mux0|out[11]~57, LC3, 1
instance = comp, \reg_file|mux0|out[11]~58 , reg_file|mux0|out[11]~58, LC3, 1
instance = comp, \reg_file|r5|Q[11]~feeder , reg_file|r5|Q[11]~feeder, LC3, 1
instance = comp, \reg_file|comb~0 , reg_file|comb~0, LC3, 1
instance = comp, \reg_file|r5|Q[11] , reg_file|r5|Q[11], LC3, 1
instance = comp, \reg_file|comb~3 , reg_file|comb~3, LC3, 1
instance = comp, \reg_file|r7|Q[11] , reg_file|r7|Q[11], LC3, 1
instance = comp, \reg_file|comb~2 , reg_file|comb~2, LC3, 1
instance = comp, \reg_file|r1|Q[11] , reg_file|r1|Q[11], LC3, 1
instance = comp, \reg_file|r3|Q[11]~feeder , reg_file|r3|Q[11]~feeder, LC3, 1
instance = comp, \reg_file|comb~1 , reg_file|comb~1, LC3, 1
instance = comp, \reg_file|r3|Q[11] , reg_file|r3|Q[11], LC3, 1
instance = comp, \reg_file|mux0|out[11]~55 , reg_file|mux0|out[11]~55, LC3, 1
instance = comp, \reg_file|mux0|out[11]~56 , reg_file|mux0|out[11]~56, LC3, 1
instance = comp, \tsb|Bus[0]~42 , tsb|Bus[0]~42, LC3, 1
instance = comp, \FSM|Selector17~0 , FSM|Selector17~0, LC3, 1
instance = comp, \FSM|Selector17~1 , FSM|Selector17~1, LC3, 1
instance = comp, \FSM|SR1[0] , FSM|SR1[0], LC3, 1
instance = comp, \tsb|Bus[11]~74 , tsb|Bus[11]~74, LC3, 1
instance = comp, \reg_file|mux0|out[11]~59 , reg_file|mux0|out[11]~59, LC3, 1
instance = comp, \FSM|SR2[0]~2 , FSM|SR2[0]~2, LC3, 1
instance = comp, \FSM|Selector20~0 , FSM|Selector20~0, LC3, 1
instance = comp, \FSM|Selector14~5 , FSM|Selector14~5, LC3, 1
instance = comp, \FSM|Selector20~1 , FSM|Selector20~1, LC3, 1
instance = comp, \FSM|SR2[0]~6 , FSM|SR2[0]~6, LC3, 1
instance = comp, \FSM|SR2[0]~4 , FSM|SR2[0]~4, LC3, 1
instance = comp, \FSM|SR2[0]~5 , FSM|SR2[0]~5, LC3, 1
instance = comp, \FSM|SR2[0] , FSM|SR2[0], LC3, 1
instance = comp, \FSM|Selector18~0 , FSM|Selector18~0, LC3, 1
instance = comp, \FSM|Selector18~1 , FSM|Selector18~1, LC3, 1
instance = comp, \FSM|SR2[2] , FSM|SR2[2], LC3, 1
instance = comp, \FSM|Selector19~0 , FSM|Selector19~0, LC3, 1
instance = comp, \FSM|Selector19~1 , FSM|Selector19~1, LC3, 1
instance = comp, \FSM|SR2[1] , FSM|SR2[1], LC3, 1
instance = comp, \alu|adder_in_b[11]~68 , alu|adder_in_b[11]~68, LC3, 1
instance = comp, \alu|adder_in_b[11]~69 , alu|adder_in_b[11]~69, LC3, 1
instance = comp, \alu|adder_in_b[11]~70 , alu|adder_in_b[11]~70, LC3, 1
instance = comp, \alu|adder_in_b[11]~71 , alu|adder_in_b[11]~71, LC3, 1
instance = comp, \alu|adder_in_b[11]~72 , alu|adder_in_b[11]~72, LC3, 1
instance = comp, \alu|adder_in_b[11]~73 , alu|adder_in_b[11]~73, LC3, 1
instance = comp, \tsb|Bus[11]~73 , tsb|Bus[11]~73, LC3, 1
instance = comp, \reg_file|r2|Q[10] , reg_file|r2|Q[10], LC3, 1
instance = comp, \reg_file|r6|Q[10] , reg_file|r6|Q[10], LC3, 1
instance = comp, \reg_file|r0|Q[10] , reg_file|r0|Q[10], LC3, 1
instance = comp, \reg_file|r4|Q[10]~feeder , reg_file|r4|Q[10]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[10] , reg_file|r4|Q[10], LC3, 1
instance = comp, \reg_file|mux0|out[10]~52 , reg_file|mux0|out[10]~52, LC3, 1
instance = comp, \reg_file|mux0|out[10]~53 , reg_file|mux0|out[10]~53, LC3, 1
instance = comp, \reg_file|r7|Q[10] , reg_file|r7|Q[10], LC3, 1
instance = comp, \reg_file|r5|Q[10]~feeder , reg_file|r5|Q[10]~feeder, LC3, 1
instance = comp, \reg_file|r5|Q[10] , reg_file|r5|Q[10], LC3, 1
instance = comp, \reg_file|r3|Q[10]~feeder , reg_file|r3|Q[10]~feeder, LC3, 1
instance = comp, \reg_file|r3|Q[10] , reg_file|r3|Q[10], LC3, 1
instance = comp, \reg_file|r1|Q[10] , reg_file|r1|Q[10], LC3, 1
instance = comp, \reg_file|mux0|out[10]~50 , reg_file|mux0|out[10]~50, LC3, 1
instance = comp, \reg_file|mux0|out[10]~51 , reg_file|mux0|out[10]~51, LC3, 1
instance = comp, \reg_file|mux0|out[10]~54 , reg_file|mux0|out[10]~54, LC3, 1
instance = comp, \alu|adder_in_b[10]~62 , alu|adder_in_b[10]~62, LC3, 1
instance = comp, \alu|adder_in_b[10]~63 , alu|adder_in_b[10]~63, LC3, 1
instance = comp, \alu|adder_in_b[10]~64 , alu|adder_in_b[10]~64, LC3, 1
instance = comp, \alu|adder_in_b[10]~65 , alu|adder_in_b[10]~65, LC3, 1
instance = comp, \alu|adder_in_b[10]~66 , alu|adder_in_b[10]~66, LC3, 1
instance = comp, \alu|adder_in_b[10]~67 , alu|adder_in_b[10]~67, LC3, 1
instance = comp, \reg_file|r2|Q[9] , reg_file|r2|Q[9], LC3, 1
instance = comp, \reg_file|r6|Q[9] , reg_file|r6|Q[9], LC3, 1
instance = comp, \reg_file|r0|Q[9] , reg_file|r0|Q[9], LC3, 1
instance = comp, \reg_file|r4|Q[9] , reg_file|r4|Q[9], LC3, 1
instance = comp, \reg_file|mux0|out[9]~47 , reg_file|mux0|out[9]~47, LC3, 1
instance = comp, \reg_file|mux0|out[9]~48 , reg_file|mux0|out[9]~48, LC3, 1
instance = comp, \reg_file|r7|Q[9] , reg_file|r7|Q[9], LC3, 1
instance = comp, \reg_file|r5|Q[9] , reg_file|r5|Q[9], LC3, 1
instance = comp, \reg_file|r1|Q[9] , reg_file|r1|Q[9], LC3, 1
instance = comp, \reg_file|r3|Q[9] , reg_file|r3|Q[9], LC3, 1
instance = comp, \reg_file|mux0|out[9]~45 , reg_file|mux0|out[9]~45, LC3, 1
instance = comp, \reg_file|mux0|out[9]~46 , reg_file|mux0|out[9]~46, LC3, 1
instance = comp, \reg_file|mux0|out[9]~49 , reg_file|mux0|out[9]~49, LC3, 1
instance = comp, \alu|adder_in_b[9]~56 , alu|adder_in_b[9]~56, LC3, 1
instance = comp, \alu|adder_in_b[9]~57 , alu|adder_in_b[9]~57, LC3, 1
instance = comp, \alu|adder_in_b[9]~58 , alu|adder_in_b[9]~58, LC3, 1
instance = comp, \alu|adder_in_b[9]~59 , alu|adder_in_b[9]~59, LC3, 1
instance = comp, \alu|adder_in_b[9]~60 , alu|adder_in_b[9]~60, LC3, 1
instance = comp, \alu|adder_in_b[9]~61 , alu|adder_in_b[9]~61, LC3, 1
instance = comp, \reg_file|r5|Q[8] , reg_file|r5|Q[8], LC3, 1
instance = comp, \reg_file|r7|Q[8] , reg_file|r7|Q[8], LC3, 1
instance = comp, \reg_file|r3|Q[8]~feeder , reg_file|r3|Q[8]~feeder, LC3, 1
instance = comp, \reg_file|r3|Q[8] , reg_file|r3|Q[8], LC3, 1
instance = comp, \reg_file|r1|Q[8] , reg_file|r1|Q[8], LC3, 1
instance = comp, \alu|adder_in_b[8]~50 , alu|adder_in_b[8]~50, LC3, 1
instance = comp, \alu|adder_in_b[8]~51 , alu|adder_in_b[8]~51, LC3, 1
instance = comp, \reg_file|r2|Q[8] , reg_file|r2|Q[8], LC3, 1
instance = comp, \reg_file|r6|Q[8] , reg_file|r6|Q[8], LC3, 1
instance = comp, \reg_file|r4|Q[8] , reg_file|r4|Q[8], LC3, 1
instance = comp, \reg_file|r0|Q[8] , reg_file|r0|Q[8], LC3, 1
instance = comp, \alu|adder_in_b[8]~52 , alu|adder_in_b[8]~52, LC3, 1
instance = comp, \alu|adder_in_b[8]~53 , alu|adder_in_b[8]~53, LC3, 1
instance = comp, \alu|adder_in_b[8]~54 , alu|adder_in_b[8]~54, LC3, 1
instance = comp, \alu|adder_in_b[8]~55 , alu|adder_in_b[8]~55, LC3, 1
instance = comp, \reg_file|mux0|out[8]~40 , reg_file|mux0|out[8]~40, LC3, 1
instance = comp, \reg_file|mux0|out[8]~41 , reg_file|mux0|out[8]~41, LC3, 1
instance = comp, \reg_file|mux0|out[8]~42 , reg_file|mux0|out[8]~42, LC3, 1
instance = comp, \reg_file|mux0|out[8]~43 , reg_file|mux0|out[8]~43, LC3, 1
instance = comp, \reg_file|mux0|out[8]~44 , reg_file|mux0|out[8]~44, LC3, 1
instance = comp, \reg_file|r5|Q[7] , reg_file|r5|Q[7], LC3, 1
instance = comp, \reg_file|r7|Q[7] , reg_file|r7|Q[7], LC3, 1
instance = comp, \reg_file|r1|Q[7] , reg_file|r1|Q[7], LC3, 1
instance = comp, \reg_file|r3|Q[7] , reg_file|r3|Q[7], LC3, 1
instance = comp, \reg_file|mux0|out[7]~35 , reg_file|mux0|out[7]~35, LC3, 1
instance = comp, \reg_file|mux0|out[7]~36 , reg_file|mux0|out[7]~36, LC3, 1
instance = comp, \reg_file|r2|Q[7] , reg_file|r2|Q[7], LC3, 1
instance = comp, \reg_file|r0|Q[7] , reg_file|r0|Q[7], LC3, 1
instance = comp, \reg_file|r4|Q[7]~feeder , reg_file|r4|Q[7]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[7] , reg_file|r4|Q[7], LC3, 1
instance = comp, \reg_file|mux0|out[7]~37 , reg_file|mux0|out[7]~37, LC3, 1
instance = comp, \reg_file|r6|Q[7] , reg_file|r6|Q[7], LC3, 1
instance = comp, \reg_file|mux0|out[7]~38 , reg_file|mux0|out[7]~38, LC3, 1
instance = comp, \reg_file|mux0|out[7]~39 , reg_file|mux0|out[7]~39, LC3, 1
instance = comp, \alu|adder_in_b[7]~44 , alu|adder_in_b[7]~44, LC3, 1
instance = comp, \alu|adder_in_b[7]~45 , alu|adder_in_b[7]~45, LC3, 1
instance = comp, \alu|adder_in_b[7]~46 , alu|adder_in_b[7]~46, LC3, 1
instance = comp, \alu|adder_in_b[7]~47 , alu|adder_in_b[7]~47, LC3, 1
instance = comp, \alu|adder_in_b[7]~48 , alu|adder_in_b[7]~48, LC3, 1
instance = comp, \alu|adder_in_b[7]~49 , alu|adder_in_b[7]~49, LC3, 1
instance = comp, \reg_file|r2|Q[6] , reg_file|r2|Q[6], LC3, 1
instance = comp, \reg_file|r6|Q[6] , reg_file|r6|Q[6], LC3, 1
instance = comp, \reg_file|r0|Q[6] , reg_file|r0|Q[6], LC3, 1
instance = comp, \reg_file|r4|Q[6]~feeder , reg_file|r4|Q[6]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[6] , reg_file|r4|Q[6], LC3, 1
instance = comp, \reg_file|mux0|out[6]~32 , reg_file|mux0|out[6]~32, LC3, 1
instance = comp, \reg_file|mux0|out[6]~33 , reg_file|mux0|out[6]~33, LC3, 1
instance = comp, \reg_file|r7|Q[6] , reg_file|r7|Q[6], LC3, 1
instance = comp, \reg_file|r5|Q[6] , reg_file|r5|Q[6], LC3, 1
instance = comp, \reg_file|r1|Q[6] , reg_file|r1|Q[6], LC3, 1
instance = comp, \reg_file|r3|Q[6] , reg_file|r3|Q[6], LC3, 1
instance = comp, \reg_file|mux0|out[6]~30 , reg_file|mux0|out[6]~30, LC3, 1
instance = comp, \reg_file|mux0|out[6]~31 , reg_file|mux0|out[6]~31, LC3, 1
instance = comp, \reg_file|mux0|out[6]~34 , reg_file|mux0|out[6]~34, LC3, 1
instance = comp, \alu|adder_in_b[6]~40 , alu|adder_in_b[6]~40, LC3, 1
instance = comp, \alu|adder_in_b[6]~41 , alu|adder_in_b[6]~41, LC3, 1
instance = comp, \alu|adder_in_b[6]~38 , alu|adder_in_b[6]~38, LC3, 1
instance = comp, \alu|adder_in_b[6]~39 , alu|adder_in_b[6]~39, LC3, 1
instance = comp, \alu|adder_in_b[6]~42 , alu|adder_in_b[6]~42, LC3, 1
instance = comp, \alu|adder_in_b[6]~43 , alu|adder_in_b[6]~43, LC3, 1
instance = comp, \reg_file|r5|Q[5]~feeder , reg_file|r5|Q[5]~feeder, LC3, 1
instance = comp, \reg_file|r5|Q[5] , reg_file|r5|Q[5], LC3, 1
instance = comp, \reg_file|r7|Q[5] , reg_file|r7|Q[5], LC3, 1
instance = comp, \reg_file|r1|Q[5] , reg_file|r1|Q[5], LC3, 1
instance = comp, \reg_file|r3|Q[5] , reg_file|r3|Q[5], LC3, 1
instance = comp, \reg_file|mux0|out[5]~25 , reg_file|mux0|out[5]~25, LC3, 1
instance = comp, \reg_file|mux0|out[5]~26 , reg_file|mux0|out[5]~26, LC3, 1
instance = comp, \reg_file|r6|Q[5] , reg_file|r6|Q[5], LC3, 1
instance = comp, \reg_file|r2|Q[5] , reg_file|r2|Q[5], LC3, 1
instance = comp, \reg_file|r0|Q[5] , reg_file|r0|Q[5], LC3, 1
instance = comp, \reg_file|r4|Q[5]~feeder , reg_file|r4|Q[5]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[5] , reg_file|r4|Q[5], LC3, 1
instance = comp, \reg_file|mux0|out[5]~27 , reg_file|mux0|out[5]~27, LC3, 1
instance = comp, \reg_file|mux0|out[5]~28 , reg_file|mux0|out[5]~28, LC3, 1
instance = comp, \reg_file|mux0|out[5]~29 , reg_file|mux0|out[5]~29, LC3, 1
instance = comp, \alu|adder_in_b[5]~34 , alu|adder_in_b[5]~34, LC3, 1
instance = comp, \alu|adder_in_b[5]~35 , alu|adder_in_b[5]~35, LC3, 1
instance = comp, \alu|adder_in_b[5]~32 , alu|adder_in_b[5]~32, LC3, 1
instance = comp, \alu|adder_in_b[5]~33 , alu|adder_in_b[5]~33, LC3, 1
instance = comp, \alu|adder_in_b[5]~36 , alu|adder_in_b[5]~36, LC3, 1
instance = comp, \alu|adder_in_b[5]~37 , alu|adder_in_b[5]~37, LC3, 1
instance = comp, \reg_file|r5|Q[4] , reg_file|r5|Q[4], LC3, 1
instance = comp, \reg_file|r7|Q[4] , reg_file|r7|Q[4], LC3, 1
instance = comp, \reg_file|r1|Q[4] , reg_file|r1|Q[4], LC3, 1
instance = comp, \reg_file|r3|Q[4] , reg_file|r3|Q[4], LC3, 1
instance = comp, \alu|adder_in_b[4]~26 , alu|adder_in_b[4]~26, LC3, 1
instance = comp, \alu|adder_in_b[4]~27 , alu|adder_in_b[4]~27, LC3, 1
instance = comp, \reg_file|r6|Q[4] , reg_file|r6|Q[4], LC3, 1
instance = comp, \reg_file|r2|Q[4] , reg_file|r2|Q[4], LC3, 1
instance = comp, \reg_file|r4|Q[4]~feeder , reg_file|r4|Q[4]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[4] , reg_file|r4|Q[4], LC3, 1
instance = comp, \reg_file|r0|Q[4] , reg_file|r0|Q[4], LC3, 1
instance = comp, \alu|adder_in_b[4]~28 , alu|adder_in_b[4]~28, LC3, 1
instance = comp, \alu|adder_in_b[4]~29 , alu|adder_in_b[4]~29, LC3, 1
instance = comp, \alu|adder_in_b[4]~30 , alu|adder_in_b[4]~30, LC3, 1
instance = comp, \alu|adder_in_b[4]~31 , alu|adder_in_b[4]~31, LC3, 1
instance = comp, \reg_file|mux0|out[4]~20 , reg_file|mux0|out[4]~20, LC3, 1
instance = comp, \reg_file|mux0|out[4]~21 , reg_file|mux0|out[4]~21, LC3, 1
instance = comp, \reg_file|mux0|out[4]~22 , reg_file|mux0|out[4]~22, LC3, 1
instance = comp, \reg_file|mux0|out[4]~23 , reg_file|mux0|out[4]~23, LC3, 1
instance = comp, \reg_file|mux0|out[4]~24 , reg_file|mux0|out[4]~24, LC3, 1
instance = comp, \reg_file|r1|Q[3] , reg_file|r1|Q[3], LC3, 1
instance = comp, \reg_file|r3|Q[3] , reg_file|r3|Q[3], LC3, 1
instance = comp, \reg_file|mux0|out[3]~15 , reg_file|mux0|out[3]~15, LC3, 1
instance = comp, \reg_file|r5|Q[3] , reg_file|r5|Q[3], LC3, 1
instance = comp, \reg_file|r7|Q[3] , reg_file|r7|Q[3], LC3, 1
instance = comp, \reg_file|mux0|out[3]~16 , reg_file|mux0|out[3]~16, LC3, 1
instance = comp, \reg_file|r6|Q[3] , reg_file|r6|Q[3], LC3, 1
instance = comp, \reg_file|r2|Q[3] , reg_file|r2|Q[3], LC3, 1
instance = comp, \reg_file|r0|Q[3] , reg_file|r0|Q[3], LC3, 1
instance = comp, \reg_file|r4|Q[3] , reg_file|r4|Q[3], LC3, 1
instance = comp, \reg_file|mux0|out[3]~17 , reg_file|mux0|out[3]~17, LC3, 1
instance = comp, \reg_file|mux0|out[3]~18 , reg_file|mux0|out[3]~18, LC3, 1
instance = comp, \reg_file|mux0|out[3]~19 , reg_file|mux0|out[3]~19, LC3, 1
instance = comp, \alu|adder_in_b[3]~20 , alu|adder_in_b[3]~20, LC3, 1
instance = comp, \alu|adder_in_b[3]~21 , alu|adder_in_b[3]~21, LC3, 1
instance = comp, \alu|adder_in_b[3]~22 , alu|adder_in_b[3]~22, LC3, 1
instance = comp, \alu|adder_in_b[3]~23 , alu|adder_in_b[3]~23, LC3, 1
instance = comp, \alu|adder_in_b[3]~24 , alu|adder_in_b[3]~24, LC3, 1
instance = comp, \alu|adder_in_b[3]~25 , alu|adder_in_b[3]~25, LC3, 1
instance = comp, \reg_file|r7|Q[2] , reg_file|r7|Q[2], LC3, 1
instance = comp, \reg_file|r5|Q[2] , reg_file|r5|Q[2], LC3, 1
instance = comp, \reg_file|r3|Q[2] , reg_file|r3|Q[2], LC3, 1
instance = comp, \reg_file|r1|Q[2]~feeder , reg_file|r1|Q[2]~feeder, LC3, 1
instance = comp, \reg_file|r1|Q[2] , reg_file|r1|Q[2], LC3, 1
instance = comp, \alu|adder_in_b[2]~14 , alu|adder_in_b[2]~14, LC3, 1
instance = comp, \alu|adder_in_b[2]~15 , alu|adder_in_b[2]~15, LC3, 1
instance = comp, \reg_file|r2|Q[2]~feeder , reg_file|r2|Q[2]~feeder, LC3, 1
instance = comp, \reg_file|r2|Q[2] , reg_file|r2|Q[2], LC3, 1
instance = comp, \reg_file|r6|Q[2] , reg_file|r6|Q[2], LC3, 1
instance = comp, \reg_file|r4|Q[2]~feeder , reg_file|r4|Q[2]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[2] , reg_file|r4|Q[2], LC3, 1
instance = comp, \reg_file|r0|Q[2]~feeder , reg_file|r0|Q[2]~feeder, LC3, 1
instance = comp, \reg_file|r0|Q[2] , reg_file|r0|Q[2], LC3, 1
instance = comp, \alu|adder_in_b[2]~16 , alu|adder_in_b[2]~16, LC3, 1
instance = comp, \alu|adder_in_b[2]~17 , alu|adder_in_b[2]~17, LC3, 1
instance = comp, \alu|adder_in_b[2]~18 , alu|adder_in_b[2]~18, LC3, 1
instance = comp, \alu|adder_in_b[2]~19 , alu|adder_in_b[2]~19, LC3, 1
instance = comp, \reg_file|mux0|out[2]~10 , reg_file|mux0|out[2]~10, LC3, 1
instance = comp, \reg_file|mux0|out[2]~11 , reg_file|mux0|out[2]~11, LC3, 1
instance = comp, \reg_file|mux0|out[2]~12 , reg_file|mux0|out[2]~12, LC3, 1
instance = comp, \reg_file|mux0|out[2]~13 , reg_file|mux0|out[2]~13, LC3, 1
instance = comp, \reg_file|mux0|out[2]~14 , reg_file|mux0|out[2]~14, LC3, 1
instance = comp, \reg_file|r5|Q[1]~feeder , reg_file|r5|Q[1]~feeder, LC3, 1
instance = comp, \reg_file|r5|Q[1] , reg_file|r5|Q[1], LC3, 1
instance = comp, \reg_file|r7|Q[1] , reg_file|r7|Q[1], LC3, 1
instance = comp, \reg_file|r1|Q[1] , reg_file|r1|Q[1], LC3, 1
instance = comp, \reg_file|r3|Q[1] , reg_file|r3|Q[1], LC3, 1
instance = comp, \reg_file|mux0|out[1]~5 , reg_file|mux0|out[1]~5, LC3, 1
instance = comp, \reg_file|mux0|out[1]~6 , reg_file|mux0|out[1]~6, LC3, 1
instance = comp, \reg_file|r6|Q[1] , reg_file|r6|Q[1], LC3, 1
instance = comp, \reg_file|r2|Q[1] , reg_file|r2|Q[1], LC3, 1
instance = comp, \reg_file|r0|Q[1] , reg_file|r0|Q[1], LC3, 1
instance = comp, \reg_file|r4|Q[1] , reg_file|r4|Q[1], LC3, 1
instance = comp, \reg_file|mux0|out[1]~7 , reg_file|mux0|out[1]~7, LC3, 1
instance = comp, \reg_file|mux0|out[1]~8 , reg_file|mux0|out[1]~8, LC3, 1
instance = comp, \reg_file|mux0|out[1]~9 , reg_file|mux0|out[1]~9, LC3, 1
instance = comp, \alu|adder_in_b[1]~11 , alu|adder_in_b[1]~11, LC3, 1
instance = comp, \alu|adder_in_b[1]~7 , alu|adder_in_b[1]~7, LC3, 1
instance = comp, \alu|adder_in_b[1]~8 , alu|adder_in_b[1]~8, LC3, 1
instance = comp, \alu|adder_in_b[1]~9 , alu|adder_in_b[1]~9, LC3, 1
instance = comp, \alu|adder_in_b[1]~10 , alu|adder_in_b[1]~10, LC3, 1
instance = comp, \alu|adder_in_b[1]~12 , alu|adder_in_b[1]~12, LC3, 1
instance = comp, \reg_file|r6|Q[0] , reg_file|r6|Q[0], LC3, 1
instance = comp, \reg_file|r2|Q[0] , reg_file|r2|Q[0], LC3, 1
instance = comp, \reg_file|r0|Q[0] , reg_file|r0|Q[0], LC3, 1
instance = comp, \reg_file|r4|Q[0]~feeder , reg_file|r4|Q[0]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[0] , reg_file|r4|Q[0], LC3, 1
instance = comp, \reg_file|mux0|out[0]~2 , reg_file|mux0|out[0]~2, LC3, 1
instance = comp, \reg_file|mux0|out[0]~3 , reg_file|mux0|out[0]~3, LC3, 1
instance = comp, \reg_file|r5|Q[0] , reg_file|r5|Q[0], LC3, 1
instance = comp, \reg_file|r7|Q[0] , reg_file|r7|Q[0], LC3, 1
instance = comp, \reg_file|r3|Q[0] , reg_file|r3|Q[0], LC3, 1
instance = comp, \reg_file|r1|Q[0] , reg_file|r1|Q[0], LC3, 1
instance = comp, \reg_file|mux0|out[0]~0 , reg_file|mux0|out[0]~0, LC3, 1
instance = comp, \reg_file|mux0|out[0]~1 , reg_file|mux0|out[0]~1, LC3, 1
instance = comp, \reg_file|mux0|out[0]~4 , reg_file|mux0|out[0]~4, LC3, 1
instance = comp, \alu|adder_in_b[0]~4 , alu|adder_in_b[0]~4, LC3, 1
instance = comp, \alu|adder_in_b[0]~2 , alu|adder_in_b[0]~2, LC3, 1
instance = comp, \alu|adder_in_b[0]~3 , alu|adder_in_b[0]~3, LC3, 1
instance = comp, \alu|adder_in_b[0]~0 , alu|adder_in_b[0]~0, LC3, 1
instance = comp, \alu|adder_in_b[0]~1 , alu|adder_in_b[0]~1, LC3, 1
instance = comp, \alu|adder_in_b[0]~5 , alu|adder_in_b[0]~5, LC3, 1
instance = comp, \alu|Add0~0 , alu|Add0~0, LC3, 1
instance = comp, \alu|Add0~2 , alu|Add0~2, LC3, 1
instance = comp, \alu|Add0~4 , alu|Add0~4, LC3, 1
instance = comp, \alu|Add0~6 , alu|Add0~6, LC3, 1
instance = comp, \alu|Add0~8 , alu|Add0~8, LC3, 1
instance = comp, \alu|Add0~10 , alu|Add0~10, LC3, 1
instance = comp, \alu|Add0~12 , alu|Add0~12, LC3, 1
instance = comp, \alu|Add0~14 , alu|Add0~14, LC3, 1
instance = comp, \alu|Add0~16 , alu|Add0~16, LC3, 1
instance = comp, \alu|Add0~18 , alu|Add0~18, LC3, 1
instance = comp, \alu|Add0~20 , alu|Add0~20, LC3, 1
instance = comp, \alu|Add0~22 , alu|Add0~22, LC3, 1
instance = comp, \tsb|Bus[11]~75 , tsb|Bus[11]~75, LC3, 1
instance = comp, \tsb|Bus[11]~76 , tsb|Bus[11]~76, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode823w[3]~0, LC3, 1
instance = comp, \pc|pc_reg|Q[12] , pc|pc_reg|Q[12], LC3, 1
instance = comp, \eab|eabOut[12]~24 , eab|eabOut[12]~24, LC3, 1
instance = comp, \reg_file|r2|Q[12] , reg_file|r2|Q[12], LC3, 1
instance = comp, \reg_file|r6|Q[12] , reg_file|r6|Q[12], LC3, 1
instance = comp, \reg_file|r4|Q[12] , reg_file|r4|Q[12], LC3, 1
instance = comp, \reg_file|r0|Q[12] , reg_file|r0|Q[12], LC3, 1
instance = comp, \reg_file|mux0|out[12]~62 , reg_file|mux0|out[12]~62, LC3, 1
instance = comp, \reg_file|mux0|out[12]~63 , reg_file|mux0|out[12]~63, LC3, 1
instance = comp, \reg_file|r7|Q[12]~feeder , reg_file|r7|Q[12]~feeder, LC3, 1
instance = comp, \reg_file|r7|Q[12] , reg_file|r7|Q[12], LC3, 1
instance = comp, \reg_file|r5|Q[12] , reg_file|r5|Q[12], LC3, 1
instance = comp, \reg_file|r1|Q[12] , reg_file|r1|Q[12], LC3, 1
instance = comp, \reg_file|r3|Q[12]~feeder , reg_file|r3|Q[12]~feeder, LC3, 1
instance = comp, \reg_file|r3|Q[12] , reg_file|r3|Q[12], LC3, 1
instance = comp, \reg_file|mux0|out[12]~60 , reg_file|mux0|out[12]~60, LC3, 1
instance = comp, \reg_file|mux0|out[12]~61 , reg_file|mux0|out[12]~61, LC3, 1
instance = comp, \reg_file|mux0|out[12]~64 , reg_file|mux0|out[12]~64, LC3, 1
instance = comp, \data_in_direct[12]~input , data_in_direct[12]~input, LC3, 1
instance = comp, \address_in_direct[0]~input , address_in_direct[0]~input, LC3, 1
instance = comp, \address_in_direct[1]~input , address_in_direct[1]~input, LC3, 1
instance = comp, \address_in_direct[2]~input , address_in_direct[2]~input, LC3, 1
instance = comp, \address_in_direct[3]~input , address_in_direct[3]~input, LC3, 1
instance = comp, \address_in_direct[4]~input , address_in_direct[4]~input, LC3, 1
instance = comp, \address_in_direct[5]~input , address_in_direct[5]~input, LC3, 1
instance = comp, \address_in_direct[6]~input , address_in_direct[6]~input, LC3, 1
instance = comp, \address_in_direct[7]~input , address_in_direct[7]~input, LC3, 1
instance = comp, \address_in_direct[8]~input , address_in_direct[8]~input, LC3, 1
instance = comp, \address_in_direct[9]~input , address_in_direct[9]~input, LC3, 1
instance = comp, \address_in_direct[10]~input , address_in_direct[10]~input, LC3, 1
instance = comp, \address_in_direct[11]~input , address_in_direct[11]~input, LC3, 1
instance = comp, \address_in_direct[12]~input , address_in_direct[12]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode850w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode870w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode880w[3], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode973w[3]~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~64, LC3, 1
instance = comp, \memory|MDRIn[12]~12 , memory|MDRIn[12]~12, LC3, 1
instance = comp, \FSM|Selector6~0 , FSM|Selector6~0, LC3, 1
instance = comp, \FSM|Selector6~1 , FSM|Selector6~1, LC3, 1
instance = comp, \FSM|Selector6~2 , FSM|Selector6~2, LC3, 1
instance = comp, \FSM|ldMDR , FSM|ldMDR, LC3, 1
instance = comp, \memory|MDR_reg|Q[12] , memory|MDR_reg|Q[12], LC3, 1
instance = comp, \alu|adder_in_b[12]~76 , alu|adder_in_b[12]~76, LC3, 1
instance = comp, \alu|adder_in_b[12]~77 , alu|adder_in_b[12]~77, LC3, 1
instance = comp, \alu|adder_in_b[12]~74 , alu|adder_in_b[12]~74, LC3, 1
instance = comp, \alu|adder_in_b[12]~75 , alu|adder_in_b[12]~75, LC3, 1
instance = comp, \alu|adder_in_b[12]~78 , alu|adder_in_b[12]~78, LC3, 1
instance = comp, \alu|adder_in_b[12]~79 , alu|adder_in_b[12]~79, LC3, 1
instance = comp, \tsb|Bus[12]~79 , tsb|Bus[12]~79, LC3, 1
instance = comp, \tsb|Bus[12]~78 , tsb|Bus[12]~78, LC3, 1
instance = comp, \tsb|Bus[12]~80 , tsb|Bus[12]~80, LC3, 1
instance = comp, \tsb|Bus[12]~81 , tsb|Bus[12]~81, LC3, 1
instance = comp, \tsb|Bus[12]~82 , tsb|Bus[12]~82, LC3, 1
instance = comp, \tsb|Bus[12]~83 , tsb|Bus[12]~83, LC3, 1
instance = comp, \alu|Add0~24 , alu|Add0~24, LC3, 1
instance = comp, \tsb|Bus[12]~84 , tsb|Bus[12]~84, LC3, 1
instance = comp, \tsb|Bus[12]~85 , tsb|Bus[12]~85, LC3, 1
instance = comp, \tsb|Bus[12]~116 , tsb|Bus[12]~116, LC3, 1
instance = comp, \memory|MAR_reg|Q[12] , memory|MAR_reg|Q[12], LC3, 1
instance = comp, \data_in_direct[11]~input , data_in_direct[11]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59, LC3, 1
instance = comp, \memory|MDRIn[11]~11 , memory|MDRIn[11]~11, LC3, 1
instance = comp, \memory|MDR_reg|Q[11] , memory|MDR_reg|Q[11], LC3, 1
instance = comp, \tsb|Bus[11]~77 , tsb|Bus[11]~77, LC3, 1
instance = comp, \tsb|Bus[11]~115 , tsb|Bus[11]~115, LC3, 1
instance = comp, \memory|MAR_reg|Q[11] , memory|MAR_reg|Q[11], LC3, 1
instance = comp, \data_in_direct[10]~input , data_in_direct[10]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54, LC3, 1
instance = comp, \memory|MDRIn[10]~10 , memory|MDRIn[10]~10, LC3, 1
instance = comp, \memory|MDR_reg|Q[10] , memory|MDR_reg|Q[10], LC3, 1
instance = comp, \tsb|Bus[10]~69 , tsb|Bus[10]~69, LC3, 1
instance = comp, \tsb|Bus[10]~68 , tsb|Bus[10]~68, LC3, 1
instance = comp, \tsb|Bus[10]~70 , tsb|Bus[10]~70, LC3, 1
instance = comp, \tsb|Bus[10]~71 , tsb|Bus[10]~71, LC3, 1
instance = comp, \tsb|Bus[10]~72 , tsb|Bus[10]~72, LC3, 1
instance = comp, \tsb|Bus[10]~114 , tsb|Bus[10]~114, LC3, 1
instance = comp, \memory|MAR_reg|Q[10] , memory|MAR_reg|Q[10], LC3, 1
instance = comp, \data_in_direct[9]~input , data_in_direct[9]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49, LC3, 1
instance = comp, \memory|MDRIn[9]~9 , memory|MDRIn[9]~9, LC3, 1
instance = comp, \memory|MDR_reg|Q[9] , memory|MDR_reg|Q[9], LC3, 1
instance = comp, \tsb|Bus[9]~64 , tsb|Bus[9]~64, LC3, 1
instance = comp, \tsb|Bus[9]~63 , tsb|Bus[9]~63, LC3, 1
instance = comp, \tsb|Bus[9]~65 , tsb|Bus[9]~65, LC3, 1
instance = comp, \tsb|Bus[9]~66 , tsb|Bus[9]~66, LC3, 1
instance = comp, \tsb|Bus[9]~67 , tsb|Bus[9]~67, LC3, 1
instance = comp, \tsb|Bus[9]~113 , tsb|Bus[9]~113, LC3, 1
instance = comp, \memory|MAR_reg|Q[9]~feeder , memory|MAR_reg|Q[9]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[9] , memory|MAR_reg|Q[9], LC3, 1
instance = comp, \data_in_direct[4]~input , data_in_direct[4]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24, LC3, 1
instance = comp, \memory|MDRIn[4]~4 , memory|MDRIn[4]~4, LC3, 1
instance = comp, \memory|MDR_reg|Q[4] , memory|MDR_reg|Q[4], LC3, 1
instance = comp, \tsb|Bus[4]~37 , tsb|Bus[4]~37, LC3, 1
instance = comp, \tsb|Bus[4]~36 , tsb|Bus[4]~36, LC3, 1
instance = comp, \tsb|Bus[4]~38 , tsb|Bus[4]~38, LC3, 1
instance = comp, \tsb|Bus[4]~39 , tsb|Bus[4]~39, LC3, 1
instance = comp, \tsb|Bus[4]~40 , tsb|Bus[4]~40, LC3, 1
instance = comp, \tsb|Bus[4]~108 , tsb|Bus[4]~108, LC3, 1
instance = comp, \memory|MAR_reg|Q[4]~feeder , memory|MAR_reg|Q[4]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[4] , memory|MAR_reg|Q[4], LC3, 1
instance = comp, \data_in_direct[3]~input , data_in_direct[3]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19, LC3, 1
instance = comp, \memory|MDRIn[3]~3 , memory|MDRIn[3]~3, LC3, 1
instance = comp, \memory|MDR_reg|Q[3] , memory|MDR_reg|Q[3], LC3, 1
instance = comp, \tsb|Bus[3]~120 , tsb|Bus[3]~120, LC3, 1
instance = comp, \tsb|Bus[3]~121 , tsb|Bus[3]~121, LC3, 1
instance = comp, \tsb|Bus[3]~34 , tsb|Bus[3]~34, LC3, 1
instance = comp, \tsb|Bus[3]~35 , tsb|Bus[3]~35, LC3, 1
instance = comp, \tsb|Bus[3]~107 , tsb|Bus[3]~107, LC3, 1
instance = comp, \memory|MAR_reg|Q[3]~feeder , memory|MAR_reg|Q[3]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[3] , memory|MAR_reg|Q[3], LC3, 1
instance = comp, \data_in_direct[2]~input , data_in_direct[2]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14, LC3, 1
instance = comp, \memory|MDRIn[2]~2 , memory|MDRIn[2]~2, LC3, 1
instance = comp, \memory|MDR_reg|Q[2] , memory|MDR_reg|Q[2], LC3, 1
instance = comp, \tsb|Bus[2]~30 , tsb|Bus[2]~30, LC3, 1
instance = comp, \tsb|Bus[2]~29 , tsb|Bus[2]~29, LC3, 1
instance = comp, \tsb|Bus[2]~31 , tsb|Bus[2]~31, LC3, 1
instance = comp, \tsb|Bus[2]~32 , tsb|Bus[2]~32, LC3, 1
instance = comp, \tsb|Bus[2]~33 , tsb|Bus[2]~33, LC3, 1
instance = comp, \tsb|Bus[2]~106 , tsb|Bus[2]~106, LC3, 1
instance = comp, \memory|MAR_reg|Q[2]~feeder , memory|MAR_reg|Q[2]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[2] , memory|MAR_reg|Q[2], LC3, 1
instance = comp, \data_in_direct[1]~input , data_in_direct[1]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9, LC3, 1
instance = comp, \memory|MDRIn[1]~1 , memory|MDRIn[1]~1, LC3, 1
instance = comp, \memory|MDR_reg|Q[1] , memory|MDR_reg|Q[1], LC3, 1
instance = comp, \alu|adder_in_b[1]~13 , alu|adder_in_b[1]~13, LC3, 1
instance = comp, \tsb|Bus[1]~25 , tsb|Bus[1]~25, LC3, 1
instance = comp, \tsb|Bus[1]~24 , tsb|Bus[1]~24, LC3, 1
instance = comp, \tsb|Bus[1]~26 , tsb|Bus[1]~26, LC3, 1
instance = comp, \tsb|Bus[1]~27 , tsb|Bus[1]~27, LC3, 1
instance = comp, \tsb|Bus[1]~28 , tsb|Bus[1]~28, LC3, 1
instance = comp, \tsb|Bus[1]~105 , tsb|Bus[1]~105, LC3, 1
instance = comp, \memory|MAR_reg|Q[1]~feeder , memory|MAR_reg|Q[1]~feeder, LC3, 1
instance = comp, \memory|MAR_reg|Q[1] , memory|MAR_reg|Q[1], LC3, 1
instance = comp, \data_in_direct[5]~input , data_in_direct[5]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29, LC3, 1
instance = comp, \memory|MDRIn[5]~5 , memory|MDRIn[5]~5, LC3, 1
instance = comp, \memory|MDR_reg|Q[5] , memory|MDR_reg|Q[5], LC3, 1
instance = comp, \eab|eabOut[5]~10 , eab|eabOut[5]~10, LC3, 1
instance = comp, \tsb|Bus[5]~43 , tsb|Bus[5]~43, LC3, 1
instance = comp, \tsb|Bus[5]~41 , tsb|Bus[5]~41, LC3, 1
instance = comp, \tsb|Bus[5]~45 , tsb|Bus[5]~45, LC3, 1
instance = comp, \tsb|Bus[5]~46 , tsb|Bus[5]~46, LC3, 1
instance = comp, \tsb|Bus[5]~47 , tsb|Bus[5]~47, LC3, 1
instance = comp, \tsb|Bus[5]~109 , tsb|Bus[5]~109, LC3, 1
instance = comp, \ir|register|Q[5] , ir|register|Q[5], LC3, 1
instance = comp, \eab|eabOut[6]~12 , eab|eabOut[6]~12, LC3, 1
instance = comp, \data_in_direct[6]~input , data_in_direct[6]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34, LC3, 1
instance = comp, \memory|MDRIn[6]~6 , memory|MDRIn[6]~6, LC3, 1
instance = comp, \memory|MDR_reg|Q[6] , memory|MDR_reg|Q[6], LC3, 1
instance = comp, \tsb|Bus[6]~49 , tsb|Bus[6]~49, LC3, 1
instance = comp, \tsb|Bus[6]~48 , tsb|Bus[6]~48, LC3, 1
instance = comp, \tsb|Bus[6]~50 , tsb|Bus[6]~50, LC3, 1
instance = comp, \tsb|Bus[6]~51 , tsb|Bus[6]~51, LC3, 1
instance = comp, \tsb|Bus[6]~52 , tsb|Bus[6]~52, LC3, 1
instance = comp, \tsb|Bus[6]~110 , tsb|Bus[6]~110, LC3, 1
instance = comp, \ir|register|Q[6]~feeder , ir|register|Q[6]~feeder, LC3, 1
instance = comp, \ir|register|Q[6] , ir|register|Q[6], LC3, 1
instance = comp, \eab|eabOut[7]~14 , eab|eabOut[7]~14, LC3, 1
instance = comp, \data_in_direct[7]~input , data_in_direct[7]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39, LC3, 1
instance = comp, \memory|MDRIn[7]~7 , memory|MDRIn[7]~7, LC3, 1
instance = comp, \memory|MDR_reg|Q[7] , memory|MDR_reg|Q[7], LC3, 1
instance = comp, \tsb|Bus[7]~53 , tsb|Bus[7]~53, LC3, 1
instance = comp, \tsb|Bus[7]~54 , tsb|Bus[7]~54, LC3, 1
instance = comp, \tsb|Bus[7]~55 , tsb|Bus[7]~55, LC3, 1
instance = comp, \tsb|Bus[7]~56 , tsb|Bus[7]~56, LC3, 1
instance = comp, \tsb|Bus[7]~57 , tsb|Bus[7]~57, LC3, 1
instance = comp, \tsb|Bus[7]~111 , tsb|Bus[7]~111, LC3, 1
instance = comp, \ir|register|Q[7]~feeder , ir|register|Q[7]~feeder, LC3, 1
instance = comp, \ir|register|Q[7] , ir|register|Q[7], LC3, 1
instance = comp, \data_in_direct[8]~input , data_in_direct[8]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44, LC3, 1
instance = comp, \memory|MDRIn[8]~8 , memory|MDRIn[8]~8, LC3, 1
instance = comp, \memory|MDR_reg|Q[8] , memory|MDR_reg|Q[8], LC3, 1
instance = comp, \tsb|Bus[8]~59 , tsb|Bus[8]~59, LC3, 1
instance = comp, \tsb|Bus[8]~58 , tsb|Bus[8]~58, LC3, 1
instance = comp, \tsb|Bus[8]~60 , tsb|Bus[8]~60, LC3, 1
instance = comp, \tsb|Bus[8]~61 , tsb|Bus[8]~61, LC3, 1
instance = comp, \tsb|Bus[8]~62 , tsb|Bus[8]~62, LC3, 1
instance = comp, \tsb|Bus[8]~112 , tsb|Bus[8]~112, LC3, 1
instance = comp, \ir|register|Q[8]~feeder , ir|register|Q[8]~feeder, LC3, 1
instance = comp, \ir|register|Q[8] , ir|register|Q[8], LC3, 1
instance = comp, \eab|eabOut[13]~26 , eab|eabOut[13]~26, LC3, 1
instance = comp, \data_in_direct[13]~input , data_in_direct[13]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~67, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~68, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~65, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~66, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~69, LC3, 1
instance = comp, \memory|MDRIn[13]~13 , memory|MDRIn[13]~13, LC3, 1
instance = comp, \memory|MDR_reg|Q[13] , memory|MDR_reg|Q[13], LC3, 1
instance = comp, \reg_file|r5|Q[13] , reg_file|r5|Q[13], LC3, 1
instance = comp, \reg_file|r7|Q[13]~feeder , reg_file|r7|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r7|Q[13] , reg_file|r7|Q[13], LC3, 1
instance = comp, \reg_file|r3|Q[13]~feeder , reg_file|r3|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r3|Q[13] , reg_file|r3|Q[13], LC3, 1
instance = comp, \reg_file|r1|Q[13]~feeder , reg_file|r1|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r1|Q[13] , reg_file|r1|Q[13], LC3, 1
instance = comp, \alu|adder_in_b[13]~80 , alu|adder_in_b[13]~80, LC3, 1
instance = comp, \alu|adder_in_b[13]~81 , alu|adder_in_b[13]~81, LC3, 1
instance = comp, \reg_file|r2|Q[13]~feeder , reg_file|r2|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r2|Q[13] , reg_file|r2|Q[13], LC3, 1
instance = comp, \reg_file|r6|Q[13] , reg_file|r6|Q[13], LC3, 1
instance = comp, \reg_file|r4|Q[13]~feeder , reg_file|r4|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r4|Q[13] , reg_file|r4|Q[13], LC3, 1
instance = comp, \reg_file|r0|Q[13]~feeder , reg_file|r0|Q[13]~feeder, LC3, 1
instance = comp, \reg_file|r0|Q[13] , reg_file|r0|Q[13], LC3, 1
instance = comp, \alu|adder_in_b[13]~82 , alu|adder_in_b[13]~82, LC3, 1
instance = comp, \alu|adder_in_b[13]~83 , alu|adder_in_b[13]~83, LC3, 1
instance = comp, \alu|adder_in_b[13]~84 , alu|adder_in_b[13]~84, LC3, 1
instance = comp, \alu|adder_in_b[13]~85 , alu|adder_in_b[13]~85, LC3, 1
instance = comp, \tsb|Bus[13]~87 , tsb|Bus[13]~87, LC3, 1
instance = comp, \reg_file|mux0|out[13]~67 , reg_file|mux0|out[13]~67, LC3, 1
instance = comp, \reg_file|mux0|out[13]~68 , reg_file|mux0|out[13]~68, LC3, 1
instance = comp, \reg_file|mux0|out[13]~65 , reg_file|mux0|out[13]~65, LC3, 1
instance = comp, \reg_file|mux0|out[13]~66 , reg_file|mux0|out[13]~66, LC3, 1
instance = comp, \tsb|Bus[13]~86 , tsb|Bus[13]~86, LC3, 1
instance = comp, \reg_file|mux0|out[13]~69 , reg_file|mux0|out[13]~69, LC3, 1
instance = comp, \tsb|Bus[13]~88 , tsb|Bus[13]~88, LC3, 1
instance = comp, \tsb|Bus[13]~89 , tsb|Bus[13]~89, LC3, 1
instance = comp, \tsb|Bus[13]~90 , tsb|Bus[13]~90, LC3, 1
instance = comp, \tsb|Bus[13]~91 , tsb|Bus[13]~91, LC3, 1
instance = comp, \alu|Add0~26 , alu|Add0~26, LC3, 1
instance = comp, \tsb|Bus[13]~92 , tsb|Bus[13]~92, LC3, 1
instance = comp, \tsb|Bus[13]~93 , tsb|Bus[13]~93, LC3, 1
instance = comp, \tsb|Bus[13]~117 , tsb|Bus[13]~117, LC3, 1
instance = comp, \memory|MAR_reg|Q[13] , memory|MAR_reg|Q[13], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] , memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3], LC3, 1
instance = comp, \data_in_direct[15]~input , data_in_direct[15]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~75, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~76, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~77, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~78, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~79, LC3, 1
instance = comp, \memory|MDRIn[15]~15 , memory|MDRIn[15]~15, LC3, 1
instance = comp, \memory|MDR_reg|Q[15] , memory|MDR_reg|Q[15], LC3, 1
instance = comp, \pc|PC_inc[15]~43 , pc|PC_inc[15]~43, LC3, 1
instance = comp, \pc|PC_inc[15] , pc|PC_inc[15], LC3, 1
instance = comp, \pc|pc_reg|Q[15] , pc|pc_reg|Q[15], LC3, 1
instance = comp, \eab|eabOut[14]~28 , eab|eabOut[14]~28, LC3, 1
instance = comp, \eab|eabOut[15]~30 , eab|eabOut[15]~30, LC3, 1
instance = comp, \tsb|Bus[15]~102 , tsb|Bus[15]~102, LC3, 1
instance = comp, \reg_file|r7|Q[15] , reg_file|r7|Q[15], LC3, 1
instance = comp, \reg_file|r5|Q[15]~feeder , reg_file|r5|Q[15]~feeder, LC3, 1
instance = comp, \reg_file|r5|Q[15] , reg_file|r5|Q[15], LC3, 1
instance = comp, \reg_file|r3|Q[15] , reg_file|r3|Q[15], LC3, 1
instance = comp, \reg_file|r1|Q[15] , reg_file|r1|Q[15], LC3, 1
instance = comp, \reg_file|mux1|out[15]~0 , reg_file|mux1|out[15]~0, LC3, 1
instance = comp, \reg_file|mux1|out[15]~1 , reg_file|mux1|out[15]~1, LC3, 1
instance = comp, \reg_file|r2|Q[15]~feeder , reg_file|r2|Q[15]~feeder, LC3, 1
instance = comp, \reg_file|r2|Q[15] , reg_file|r2|Q[15], LC3, 1
instance = comp, \reg_file|r4|Q[15] , reg_file|r4|Q[15], LC3, 1
instance = comp, \reg_file|r0|Q[15] , reg_file|r0|Q[15], LC3, 1
instance = comp, \reg_file|mux1|out[15]~2 , reg_file|mux1|out[15]~2, LC3, 1
instance = comp, \reg_file|r6|Q[15]~feeder , reg_file|r6|Q[15]~feeder, LC3, 1
instance = comp, \reg_file|r6|Q[15] , reg_file|r6|Q[15], LC3, 1
instance = comp, \reg_file|mux1|out[15]~3 , reg_file|mux1|out[15]~3, LC3, 1
instance = comp, \alu|adder_in_b[15]~92 , alu|adder_in_b[15]~92, LC3, 1
instance = comp, \reg_file|mux0|out[15]~77 , reg_file|mux0|out[15]~77, LC3, 1
instance = comp, \reg_file|mux0|out[15]~78 , reg_file|mux0|out[15]~78, LC3, 1
instance = comp, \reg_file|mux0|out[15]~75 , reg_file|mux0|out[15]~75, LC3, 1
instance = comp, \reg_file|mux0|out[15]~76 , reg_file|mux0|out[15]~76, LC3, 1
instance = comp, \reg_file|mux0|out[15]~79 , reg_file|mux0|out[15]~79, LC3, 1
instance = comp, \tsb|Bus[15]~100 , tsb|Bus[15]~100, LC3, 1
instance = comp, \reg_file|r2|Q[14]~feeder , reg_file|r2|Q[14]~feeder, LC3, 1
instance = comp, \reg_file|r2|Q[14] , reg_file|r2|Q[14], LC3, 1
instance = comp, \reg_file|r6|Q[14]~feeder , reg_file|r6|Q[14]~feeder, LC3, 1
instance = comp, \reg_file|r6|Q[14] , reg_file|r6|Q[14], LC3, 1
instance = comp, \reg_file|r0|Q[14]~feeder , reg_file|r0|Q[14]~feeder, LC3, 1
instance = comp, \reg_file|r0|Q[14] , reg_file|r0|Q[14], LC3, 1
instance = comp, \reg_file|r4|Q[14] , reg_file|r4|Q[14], LC3, 1
instance = comp, \alu|adder_in_b[14]~88 , alu|adder_in_b[14]~88, LC3, 1
instance = comp, \alu|adder_in_b[14]~89 , alu|adder_in_b[14]~89, LC3, 1
instance = comp, \reg_file|r5|Q[14] , reg_file|r5|Q[14], LC3, 1
instance = comp, \reg_file|r7|Q[14] , reg_file|r7|Q[14], LC3, 1
instance = comp, \reg_file|r3|Q[14]~feeder , reg_file|r3|Q[14]~feeder, LC3, 1
instance = comp, \reg_file|r3|Q[14] , reg_file|r3|Q[14], LC3, 1
instance = comp, \reg_file|r1|Q[14] , reg_file|r1|Q[14], LC3, 1
instance = comp, \alu|adder_in_b[14]~86 , alu|adder_in_b[14]~86, LC3, 1
instance = comp, \alu|adder_in_b[14]~87 , alu|adder_in_b[14]~87, LC3, 1
instance = comp, \alu|adder_in_b[14]~90 , alu|adder_in_b[14]~90, LC3, 1
instance = comp, \alu|adder_in_b[14]~91 , alu|adder_in_b[14]~91, LC3, 1
instance = comp, \reg_file|mux0|out[14]~72 , reg_file|mux0|out[14]~72, LC3, 1
instance = comp, \reg_file|mux0|out[14]~73 , reg_file|mux0|out[14]~73, LC3, 1
instance = comp, \reg_file|mux0|out[14]~70 , reg_file|mux0|out[14]~70, LC3, 1
instance = comp, \reg_file|mux0|out[14]~71 , reg_file|mux0|out[14]~71, LC3, 1
instance = comp, \reg_file|mux0|out[14]~74 , reg_file|mux0|out[14]~74, LC3, 1
instance = comp, \alu|Add0~28 , alu|Add0~28, LC3, 1
instance = comp, \alu|Add0~30 , alu|Add0~30, LC3, 1
instance = comp, \tsb|Bus[15]~99 , tsb|Bus[15]~99, LC3, 1
instance = comp, \tsb|Bus[15]~101 , tsb|Bus[15]~101, LC3, 1
instance = comp, \tsb|Bus[15]~103 , tsb|Bus[15]~103, LC3, 1
instance = comp, \tsb|Bus[15]~119 , tsb|Bus[15]~119, LC3, 1
instance = comp, \memory|MAR_reg|Q[15] , memory|MAR_reg|Q[15], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2], LC3, 1
instance = comp, \data_in_direct[14]~input , data_in_direct[14]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~70, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~71, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~72, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~73, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~74, LC3, 1
instance = comp, \memory|MDRIn[14]~14 , memory|MDRIn[14]~14, LC3, 1
instance = comp, \memory|MDR_reg|Q[14] , memory|MDR_reg|Q[14], LC3, 1
instance = comp, \tsb|Bus[14]~97 , tsb|Bus[14]~97, LC3, 1
instance = comp, \tsb|Bus[14]~94 , tsb|Bus[14]~94, LC3, 1
instance = comp, \tsb|Bus[14]~95 , tsb|Bus[14]~95, LC3, 1
instance = comp, \tsb|Bus[14]~96 , tsb|Bus[14]~96, LC3, 1
instance = comp, \tsb|Bus[14]~98 , tsb|Bus[14]~98, LC3, 1
instance = comp, \tsb|Bus[14]~118 , tsb|Bus[14]~118, LC3, 1
instance = comp, \ir|register|Q[14] , ir|register|Q[14], LC3, 1
instance = comp, \FSM|next_state~21 , FSM|next_state~21, LC3, 1
instance = comp, \FSM|next_state~22 , FSM|next_state~22, LC3, 1
instance = comp, \FSM|next_state[3]~16 , FSM|next_state[3]~16, LC3, 1
instance = comp, \FSM|next_state~12 , FSM|next_state~12, LC3, 1
instance = comp, \FSM|next_state[3]~13 , FSM|next_state[3]~13, LC3, 1
instance = comp, \FSM|next_state[3]~14 , FSM|next_state[3]~14, LC3, 1
instance = comp, \FSM|next_state[3]~15 , FSM|next_state[3]~15, LC3, 1
instance = comp, \FSM|next_state[3]~17 , FSM|next_state[3]~17, LC3, 1
instance = comp, \FSM|next_state[2] , FSM|next_state[2], LC3, 1
instance = comp, \FSM|current_state[2]~2 , FSM|current_state[2]~2, LC3, 1
instance = comp, \FSM|current_state[2] , FSM|current_state[2], LC3, 1
instance = comp, \FSM|aluControl[1]~2 , FSM|aluControl[1]~2, LC3, 1
instance = comp, \ir|register|Q[15] , ir|register|Q[15], LC3, 1
instance = comp, \FSM|next_state~23 , FSM|next_state~23, LC3, 1
instance = comp, \FSM|next_state~24 , FSM|next_state~24, LC3, 1
instance = comp, \FSM|next_state~25 , FSM|next_state~25, LC3, 1
instance = comp, \FSM|next_state~7 , FSM|next_state~7, LC3, 1
instance = comp, \FSM|next_state~26 , FSM|next_state~26, LC3, 1
instance = comp, \FSM|next_state[3] , FSM|next_state[3], LC3, 1
instance = comp, \FSM|current_state[3]~3 , FSM|current_state[3]~3, LC3, 1
instance = comp, \FSM|current_state[3] , FSM|current_state[3], LC3, 1
instance = comp, \FSM|next_state~9 , FSM|next_state~9, LC3, 1
instance = comp, \FSM|next_state~8 , FSM|next_state~8, LC3, 1
instance = comp, \FSM|next_state~10 , FSM|next_state~10, LC3, 1
instance = comp, \ir|register|Q[12] , ir|register|Q[12], LC3, 1
instance = comp, \FSM|next_state~6 , FSM|next_state~6, LC3, 1
instance = comp, \FSM|next_state~11 , FSM|next_state~11, LC3, 1
instance = comp, \FSM|next_state[0] , FSM|next_state[0], LC3, 1
instance = comp, \FSM|current_state[0]~0 , FSM|current_state[0]~0, LC3, 1
instance = comp, \FSM|current_state[0] , FSM|current_state[0], LC3, 1
instance = comp, \FSM|next_state[3]~5 , FSM|next_state[3]~5, LC3, 1
instance = comp, \ir|register|Q[13]~feeder , ir|register|Q[13]~feeder, LC3, 1
instance = comp, \ir|register|Q[13] , ir|register|Q[13], LC3, 1
instance = comp, \FSM|next_state~19 , FSM|next_state~19, LC3, 1
instance = comp, \FSM|next_state~18 , FSM|next_state~18, LC3, 1
instance = comp, \FSM|next_state~35 , FSM|next_state~35, LC3, 1
instance = comp, \FSM|next_state~20 , FSM|next_state~20, LC3, 1
instance = comp, \FSM|next_state[1] , FSM|next_state[1], LC3, 1
instance = comp, \FSM|current_state[1]~1 , FSM|current_state[1]~1, LC3, 1
instance = comp, \FSM|current_state[1] , FSM|current_state[1], LC3, 1
instance = comp, \FSM|next_state~28 , FSM|next_state~28, LC3, 1
instance = comp, \FSM|Equal1~1 , FSM|Equal1~1, LC3, 1
instance = comp, \FSM|next_state~34 , FSM|next_state~34, LC3, 1
instance = comp, \FSM|next_state~36 , FSM|next_state~36, LC3, 1
instance = comp, \FSM|next_state[5]~31 , FSM|next_state[5]~31, LC3, 1
instance = comp, \FSM|next_state[5]~30 , FSM|next_state[5]~30, LC3, 1
instance = comp, \FSM|next_state[5]~32 , FSM|next_state[5]~32, LC3, 1
instance = comp, \FSM|next_state[5]~33 , FSM|next_state[5]~33, LC3, 1
instance = comp, \FSM|next_state[5] , FSM|next_state[5], LC3, 1
instance = comp, \FSM|current_state[5]~4 , FSM|current_state[5]~4, LC3, 1
instance = comp, \FSM|current_state[5] , FSM|current_state[5], LC3, 1
instance = comp, \FSM|next_state~29 , FSM|next_state~29, LC3, 1
instance = comp, \FSM|next_state[4] , FSM|next_state[4], LC3, 1
instance = comp, \FSM|current_state[4] , FSM|current_state[4], LC3, 1
instance = comp, \FSM|Selector4~3 , FSM|Selector4~3, LC3, 1
instance = comp, \FSM|Selector4~2 , FSM|Selector4~2, LC3, 1
instance = comp, \FSM|Selector4~1 , FSM|Selector4~1, LC3, 1
instance = comp, \FSM|Selector4~4 , FSM|Selector4~4, LC3, 1
instance = comp, \FSM|Selector4~5 , FSM|Selector4~5, LC3, 1
instance = comp, \FSM|Selector4~0 , FSM|Selector4~0, LC3, 1
instance = comp, \FSM|Selector4~6 , FSM|Selector4~6, LC3, 1
instance = comp, \FSM|ldPC , FSM|ldPC, LC3, 1
instance = comp, \pc|PC_inc[0] , pc|PC_inc[0], LC3, 1
instance = comp, \pc|pc_reg|Q[0] , pc|pc_reg|Q[0], LC3, 1
instance = comp, \data_in_direct[0]~input , data_in_direct[0]~input, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 , memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4, LC3, 1
instance = comp, \memory|MDRIn[0]~0 , memory|MDRIn[0]~0, LC3, 1
instance = comp, \memory|MDR_reg|Q[0] , memory|MDR_reg|Q[0], LC3, 1
instance = comp, \alu|adder_in_b[0]~6 , alu|adder_in_b[0]~6, LC3, 1
instance = comp, \tsb|Bus[0]~19 , tsb|Bus[0]~19, LC3, 1
instance = comp, \tsb|Bus[0]~18 , tsb|Bus[0]~18, LC3, 1
instance = comp, \tsb|Bus[0]~20 , tsb|Bus[0]~20, LC3, 1
instance = comp, \tsb|Bus[0]~21 , tsb|Bus[0]~21, LC3, 1
instance = comp, \tsb|Bus[0]~22 , tsb|Bus[0]~22, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2] , memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2], LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76, LC3, 1
instance = comp, \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79 , memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79, LC3, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
