// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2022 Rockchip Electronics Co., Ltd.
 */

/ {
	memory: memory {
		device_type = "memory";
		reg = <0x00000000 0x08000000>;
	};

	ramdisk: ramdisk {
		compatible = "rockchip,ramdisk";
		memory-region = <&ramdisk_r>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		ramdisk_r: ramdisk@a00000 {
			reg = <0x00a00000 (10 * 0x00100000)>;
		};

		ramdisk_c: ramdisk@1900000 {
			reg = <0x01900000 (5 * 0x00100000)>;
		};

		rkisp_thunderboot: rkisp@1e00000 {
			/*  NV12 (w*h*1.5*2) w and h 16 align, eg:1920x1088 */
			reg = <0x01e00000 0x0>;
		};
	};

	thunder_boot_rkisp: thunder-boot-rkisp {
		compatible = "rockchip,thunder-boot-rkisp";
		clocks = <&cru ACLK_ISP3P2>, <&cru HCLK_ISP3P2>,
			 <&cru CLK_CORE_ISP3P2>, <&cru ISP0CLK_VICAP>,
			 <&cru ACLK_VICAP>, <&cru HCLK_VICAP>,
			 <&cru DCLK_VICAP>, <&cru PCLK_VICAP>,
			 <&cru I0CLK_VICAP>, <&cru I1CLK_VICAP>,
			 <&cru RX0PCLK_VICAP>, <&cru RX1PCLK_VICAP>,
			 <&cru ISP0CLK_VICAP>, <&cru SCLK_VICAP_M0>,
			 <&cru SCLK_VICAP_M1>, <&cru PCLK_VICAP_VEPU>,
			 <&cru PCLK_CSIHOST0>, <&cru CLK_RXBYTECLKHS_0>,
			 <&cru PCLK_CSIHOST1>, <&cru CLK_RXBYTECLKHS_1>,
			 <&cru CLK_I2C4>, <&cru PCLK_I2C4>,
			 <&cru MCLK_REF_MIPI0>;
		clock-names = "aclk_isp", "hclk_isp",
			      "clk_isp_core", "clk_isp_core_vicap",
			      "aclk_cif","hclk_cif",
			      "dclk_cif", "pclk_cif",
			      "i0clk_cif", "i1clk_cif",
			      "rx0clk_cif", "rx1clk_cif",
			      "isp0clk_cif", "sclk_m0_cif",
			      "sclk_m1_cif", "pclk_vepu_cif",
			      "pclk_csi2host0", "clk_rxbyte_hs0",
			      "pclk_csi2host1", "clk_rxbyte_hs1",
			      "i2c", "pclk", "xvclk";
		status = "okay";
	};
};

&hw_decompress {
	status = "okay";
	memory-region = <&ramdisk_c>;
};

&rkisp_vir0 {
	memory-region-thunderboot = <&rkisp_thunderboot>;
};
