
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fincore_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401788 <.init>:
  401788:	stp	x29, x30, [sp, #-16]!
  40178c:	mov	x29, sp
  401790:	bl	4024b8 <ferror@plt+0x8d8>
  401794:	ldp	x29, x30, [sp], #16
  401798:	ret

Disassembly of section .plt:

00000000004017a0 <memcpy@plt-0x20>:
  4017a0:	stp	x16, x30, [sp, #-16]!
  4017a4:	adrp	x16, 415000 <ferror@plt+0x13420>
  4017a8:	ldr	x17, [x16, #4088]
  4017ac:	add	x16, x16, #0xff8
  4017b0:	br	x17
  4017b4:	nop
  4017b8:	nop
  4017bc:	nop

00000000004017c0 <memcpy@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017c4:	ldr	x17, [x16]
  4017c8:	add	x16, x16, #0x0
  4017cc:	br	x17

00000000004017d0 <scols_column_set_json_type@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017d4:	ldr	x17, [x16, #8]
  4017d8:	add	x16, x16, #0x8
  4017dc:	br	x17

00000000004017e0 <_exit@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017e4:	ldr	x17, [x16, #16]
  4017e8:	add	x16, x16, #0x10
  4017ec:	br	x17

00000000004017f0 <strtoul@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4017f4:	ldr	x17, [x16, #24]
  4017f8:	add	x16, x16, #0x18
  4017fc:	br	x17

0000000000401800 <strlen@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14420>
  401804:	ldr	x17, [x16, #32]
  401808:	add	x16, x16, #0x20
  40180c:	br	x17

0000000000401810 <fputs@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14420>
  401814:	ldr	x17, [x16, #40]
  401818:	add	x16, x16, #0x28
  40181c:	br	x17

0000000000401820 <scols_line_set_data@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14420>
  401824:	ldr	x17, [x16, #48]
  401828:	add	x16, x16, #0x30
  40182c:	br	x17

0000000000401830 <exit@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14420>
  401834:	ldr	x17, [x16, #56]
  401838:	add	x16, x16, #0x38
  40183c:	br	x17

0000000000401840 <dup@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14420>
  401844:	ldr	x17, [x16, #64]
  401848:	add	x16, x16, #0x40
  40184c:	br	x17

0000000000401850 <scols_line_refer_data@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14420>
  401854:	ldr	x17, [x16, #72]
  401858:	add	x16, x16, #0x48
  40185c:	br	x17

0000000000401860 <strtoimax@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14420>
  401864:	ldr	x17, [x16, #80]
  401868:	add	x16, x16, #0x50
  40186c:	br	x17

0000000000401870 <scols_table_set_name@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14420>
  401874:	ldr	x17, [x16, #88]
  401878:	add	x16, x16, #0x58
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14420>
  401884:	ldr	x17, [x16, #96]
  401888:	add	x16, x16, #0x60
  40188c:	br	x17

0000000000401890 <scols_table_enable_noheadings@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14420>
  401894:	ldr	x17, [x16, #104]
  401898:	add	x16, x16, #0x68
  40189c:	br	x17

00000000004018a0 <scols_table_new_column@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018a4:	ldr	x17, [x16, #112]
  4018a8:	add	x16, x16, #0x70
  4018ac:	br	x17

00000000004018b0 <__cxa_atexit@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018b4:	ldr	x17, [x16, #120]
  4018b8:	add	x16, x16, #0x78
  4018bc:	br	x17

00000000004018c0 <fputc@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018c4:	ldr	x17, [x16, #128]
  4018c8:	add	x16, x16, #0x80
  4018cc:	br	x17

00000000004018d0 <scols_table_enable_raw@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018d4:	ldr	x17, [x16, #136]
  4018d8:	add	x16, x16, #0x88
  4018dc:	br	x17

00000000004018e0 <snprintf@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018e4:	ldr	x17, [x16, #144]
  4018e8:	add	x16, x16, #0x90
  4018ec:	br	x17

00000000004018f0 <localeconv@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4018f4:	ldr	x17, [x16, #152]
  4018f8:	add	x16, x16, #0x98
  4018fc:	br	x17

0000000000401900 <fileno@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14420>
  401904:	ldr	x17, [x16, #160]
  401908:	add	x16, x16, #0xa0
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14420>
  401914:	ldr	x17, [x16, #168]
  401918:	add	x16, x16, #0xa8
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14420>
  401924:	ldr	x17, [x16, #176]
  401928:	add	x16, x16, #0xb0
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14420>
  401934:	ldr	x17, [x16, #184]
  401938:	add	x16, x16, #0xb8
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14420>
  401944:	ldr	x17, [x16, #192]
  401948:	add	x16, x16, #0xc0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14420>
  401954:	ldr	x17, [x16, #200]
  401958:	add	x16, x16, #0xc8
  40195c:	br	x17

0000000000401960 <fgetc@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14420>
  401964:	ldr	x17, [x16, #208]
  401968:	add	x16, x16, #0xd0
  40196c:	br	x17

0000000000401970 <scols_new_table@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14420>
  401974:	ldr	x17, [x16, #216]
  401978:	add	x16, x16, #0xd8
  40197c:	br	x17

0000000000401980 <mincore@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14420>
  401984:	ldr	x17, [x16, #224]
  401988:	add	x16, x16, #0xe0
  40198c:	br	x17

0000000000401990 <getpagesize@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14420>
  401994:	ldr	x17, [x16, #232]
  401998:	add	x16, x16, #0xe8
  40199c:	br	x17

00000000004019a0 <strdup@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019a4:	ldr	x17, [x16, #240]
  4019a8:	add	x16, x16, #0xf0
  4019ac:	br	x17

00000000004019b0 <scols_table_new_line@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019b4:	ldr	x17, [x16, #248]
  4019b8:	add	x16, x16, #0xf8
  4019bc:	br	x17

00000000004019c0 <scols_unref_table@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019c4:	ldr	x17, [x16, #256]
  4019c8:	add	x16, x16, #0x100
  4019cc:	br	x17

00000000004019d0 <close@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019d4:	ldr	x17, [x16, #264]
  4019d8:	add	x16, x16, #0x108
  4019dc:	br	x17

00000000004019e0 <__gmon_start__@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019e4:	ldr	x17, [x16, #272]
  4019e8:	add	x16, x16, #0x110
  4019ec:	br	x17

00000000004019f0 <strtoumax@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14420>
  4019f4:	ldr	x17, [x16, #280]
  4019f8:	add	x16, x16, #0x118
  4019fc:	br	x17

0000000000401a00 <abort@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a04:	ldr	x17, [x16, #288]
  401a08:	add	x16, x16, #0x120
  401a0c:	br	x17

0000000000401a10 <textdomain@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a14:	ldr	x17, [x16, #296]
  401a18:	add	x16, x16, #0x128
  401a1c:	br	x17

0000000000401a20 <getopt_long@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a24:	ldr	x17, [x16, #304]
  401a28:	add	x16, x16, #0x130
  401a2c:	br	x17

0000000000401a30 <strcmp@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a34:	ldr	x17, [x16, #312]
  401a38:	add	x16, x16, #0x138
  401a3c:	br	x17

0000000000401a40 <warn@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a44:	ldr	x17, [x16, #320]
  401a48:	add	x16, x16, #0x140
  401a4c:	br	x17

0000000000401a50 <__ctype_b_loc@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a54:	ldr	x17, [x16, #328]
  401a58:	add	x16, x16, #0x148
  401a5c:	br	x17

0000000000401a60 <mmap@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a64:	ldr	x17, [x16, #336]
  401a68:	add	x16, x16, #0x150
  401a6c:	br	x17

0000000000401a70 <strtol@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a74:	ldr	x17, [x16, #344]
  401a78:	add	x16, x16, #0x158
  401a7c:	br	x17

0000000000401a80 <free@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a84:	ldr	x17, [x16, #352]
  401a88:	add	x16, x16, #0x160
  401a8c:	br	x17

0000000000401a90 <scols_table_enable_json@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14420>
  401a94:	ldr	x17, [x16, #360]
  401a98:	add	x16, x16, #0x168
  401a9c:	br	x17

0000000000401aa0 <strncasecmp@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401aa4:	ldr	x17, [x16, #368]
  401aa8:	add	x16, x16, #0x170
  401aac:	br	x17

0000000000401ab0 <vasprintf@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ab4:	ldr	x17, [x16, #376]
  401ab8:	add	x16, x16, #0x178
  401abc:	br	x17

0000000000401ac0 <strndup@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ac4:	ldr	x17, [x16, #384]
  401ac8:	add	x16, x16, #0x180
  401acc:	br	x17

0000000000401ad0 <strspn@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ad4:	ldr	x17, [x16, #392]
  401ad8:	add	x16, x16, #0x188
  401adc:	br	x17

0000000000401ae0 <strchr@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ae4:	ldr	x17, [x16, #400]
  401ae8:	add	x16, x16, #0x190
  401aec:	br	x17

0000000000401af0 <munmap@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401af4:	ldr	x17, [x16, #408]
  401af8:	add	x16, x16, #0x198
  401afc:	br	x17

0000000000401b00 <fflush@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b04:	ldr	x17, [x16, #416]
  401b08:	add	x16, x16, #0x1a0
  401b0c:	br	x17

0000000000401b10 <scols_print_table@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b14:	ldr	x17, [x16, #424]
  401b18:	add	x16, x16, #0x1a8
  401b1c:	br	x17

0000000000401b20 <warnx@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b24:	ldr	x17, [x16, #432]
  401b28:	add	x16, x16, #0x1b0
  401b2c:	br	x17

0000000000401b30 <__fxstat@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b34:	ldr	x17, [x16, #440]
  401b38:	add	x16, x16, #0x1b8
  401b3c:	br	x17

0000000000401b40 <dcgettext@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b44:	ldr	x17, [x16, #448]
  401b48:	add	x16, x16, #0x1c0
  401b4c:	br	x17

0000000000401b50 <errx@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b54:	ldr	x17, [x16, #456]
  401b58:	add	x16, x16, #0x1c8
  401b5c:	br	x17

0000000000401b60 <strcspn@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b64:	ldr	x17, [x16, #464]
  401b68:	add	x16, x16, #0x1d0
  401b6c:	br	x17

0000000000401b70 <printf@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b74:	ldr	x17, [x16, #472]
  401b78:	add	x16, x16, #0x1d8
  401b7c:	br	x17

0000000000401b80 <__assert_fail@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b84:	ldr	x17, [x16, #480]
  401b88:	add	x16, x16, #0x1e0
  401b8c:	br	x17

0000000000401b90 <__errno_location@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14420>
  401b94:	ldr	x17, [x16, #488]
  401b98:	add	x16, x16, #0x1e8
  401b9c:	br	x17

0000000000401ba0 <fprintf@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401ba4:	ldr	x17, [x16, #496]
  401ba8:	add	x16, x16, #0x1f0
  401bac:	br	x17

0000000000401bb0 <scols_init_debug@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bb4:	ldr	x17, [x16, #504]
  401bb8:	add	x16, x16, #0x1f8
  401bbc:	br	x17

0000000000401bc0 <err@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bc4:	ldr	x17, [x16, #512]
  401bc8:	add	x16, x16, #0x200
  401bcc:	br	x17

0000000000401bd0 <setlocale@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401bd4:	ldr	x17, [x16, #520]
  401bd8:	add	x16, x16, #0x208
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14420>
  401be4:	ldr	x17, [x16, #528]
  401be8:	add	x16, x16, #0x210
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	stp	x29, x30, [sp, #-320]!
  401bf4:	mov	x29, sp
  401bf8:	stp	x19, x20, [sp, #16]
  401bfc:	adrp	x19, 404000 <ferror@plt+0x2420>
  401c00:	adrp	x20, 404000 <ferror@plt+0x2420>
  401c04:	stp	x21, x22, [sp, #32]
  401c08:	add	x19, x19, #0x12d
  401c0c:	add	x20, x20, #0x500
  401c10:	stp	x23, x24, [sp, #48]
  401c14:	adrp	x23, 404000 <ferror@plt+0x2420>
  401c18:	add	x23, x23, #0x346
  401c1c:	stp	x25, x26, [sp, #64]
  401c20:	mov	w25, w0
  401c24:	mov	w0, #0x6                   	// #6
  401c28:	stp	x27, x28, [sp, #80]
  401c2c:	adrp	x26, 404000 <ferror@plt+0x2420>
  401c30:	add	x28, x20, #0x90
  401c34:	str	x1, [sp, #128]
  401c38:	adrp	x1, 404000 <ferror@plt+0x2420>
  401c3c:	add	x1, x1, #0x175
  401c40:	stp	xzr, xzr, [sp, #176]
  401c44:	bl	401bd0 <setlocale@plt>
  401c48:	adrp	x1, 404000 <ferror@plt+0x2420>
  401c4c:	add	x1, x1, #0x11b
  401c50:	mov	x0, x19
  401c54:	add	x26, x26, #0x4e0
  401c58:	bl	401940 <bindtextdomain@plt>
  401c5c:	mov	w21, #0x0                   	// #0
  401c60:	mov	x0, x19
  401c64:	mov	w22, #0x0                   	// #0
  401c68:	mov	w24, #0x0                   	// #0
  401c6c:	mov	w27, #0x0                   	// #0
  401c70:	mov	x19, #0x0                   	// #0
  401c74:	bl	401a10 <textdomain@plt>
  401c78:	adrp	x0, 402000 <ferror@plt+0x420>
  401c7c:	add	x0, x0, #0x694
  401c80:	bl	404040 <ferror@plt+0x2460>
  401c84:	ldr	x1, [sp, #128]
  401c88:	mov	x3, x28
  401c8c:	mov	x2, x23
  401c90:	mov	w0, w25
  401c94:	mov	x4, #0x0                   	// #0
  401c98:	bl	401a20 <getopt_long@plt>
  401c9c:	cmn	w0, #0x1
  401ca0:	b.ne	401cd0 <ferror@plt+0xf0>  // b.any
  401ca4:	adrp	x23, 416000 <ferror@plt+0x14420>
  401ca8:	ldr	w0, [x23, #608]
  401cac:	cmp	w0, w25
  401cb0:	b.ne	401f80 <ferror@plt+0x3a0>  // b.any
  401cb4:	adrp	x1, 404000 <ferror@plt+0x2420>
  401cb8:	add	x1, x1, #0x34f
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	bl	401b40 <dcgettext@plt>
  401cc8:	bl	401b20 <warnx@plt>
  401ccc:	b	401cf8 <ferror@plt+0x118>
  401cd0:	cmp	w0, #0x72
  401cd4:	b.gt	401cf8 <ferror@plt+0x118>
  401cd8:	cmp	w0, #0x67
  401cdc:	b.gt	401d30 <ferror@plt+0x150>
  401ce0:	cmp	w0, #0x56
  401ce4:	b.eq	401d60 <ferror@plt+0x180>  // b.none
  401ce8:	cmp	w0, #0x62
  401cec:	b.eq	401f68 <ferror@plt+0x388>  // b.none
  401cf0:	cmp	w0, #0x4a
  401cf4:	b.eq	401f70 <ferror@plt+0x390>  // b.none
  401cf8:	adrp	x0, 416000 <ferror@plt+0x14420>
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	adrp	x1, 404000 <ferror@plt+0x2420>
  401d04:	add	x1, x1, #0x31f
  401d08:	ldr	x19, [x0, #592]
  401d0c:	mov	x0, #0x0                   	// #0
  401d10:	bl	401b40 <dcgettext@plt>
  401d14:	adrp	x1, 416000 <ferror@plt+0x14420>
  401d18:	ldr	x2, [x1, #624]
  401d1c:	mov	x1, x0
  401d20:	mov	x0, x19
  401d24:	bl	401ba0 <fprintf@plt>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	b	401d8c <ferror@plt+0x1ac>
  401d30:	sub	w0, w0, #0x68
  401d34:	cmp	w0, #0xa
  401d38:	b.hi	401cf8 <ferror@plt+0x118>  // b.pmore
  401d3c:	ldrh	w0, [x26, w0, uxtw #1]
  401d40:	adr	x1, 401d4c <ferror@plt+0x16c>
  401d44:	add	x0, x1, w0, sxth #2
  401d48:	br	x0
  401d4c:	mov	w24, #0x1                   	// #1
  401d50:	b	401c84 <ferror@plt+0xa4>
  401d54:	adrp	x0, 416000 <ferror@plt+0x14420>
  401d58:	ldr	x19, [x0, #600]
  401d5c:	b	401c84 <ferror@plt+0xa4>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 404000 <ferror@plt+0x2420>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0x138
  401d70:	bl	401b40 <dcgettext@plt>
  401d74:	adrp	x1, 416000 <ferror@plt+0x14420>
  401d78:	adrp	x2, 404000 <ferror@plt+0x2420>
  401d7c:	add	x2, x2, #0x144
  401d80:	ldr	x1, [x1, #624]
  401d84:	bl	401b70 <printf@plt>
  401d88:	mov	w0, #0x0                   	// #0
  401d8c:	bl	401830 <exit@plt>
  401d90:	adrp	x0, 416000 <ferror@plt+0x14420>
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	adrp	x1, 404000 <ferror@plt+0x2420>
  401d9c:	add	x1, x1, #0x156
  401da0:	ldr	x19, [x0, #616]
  401da4:	mov	x0, #0x0                   	// #0
  401da8:	bl	401b40 <dcgettext@plt>
  401dac:	adrp	x22, 404000 <ferror@plt+0x2420>
  401db0:	mov	x1, x19
  401db4:	bl	401810 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2420>
  401dc0:	mov	x0, #0x0                   	// #0
  401dc4:	add	x1, x1, #0x15f
  401dc8:	bl	401b40 <dcgettext@plt>
  401dcc:	add	x22, x22, #0x2ee
  401dd0:	adrp	x1, 416000 <ferror@plt+0x14420>
  401dd4:	ldr	x2, [x1, #624]
  401dd8:	mov	x1, x0
  401ddc:	mov	x0, x19
  401de0:	bl	401ba0 <fprintf@plt>
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 404000 <ferror@plt+0x2420>
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	add	x1, x1, #0x176
  401df4:	bl	401b40 <dcgettext@plt>
  401df8:	mov	x1, x19
  401dfc:	bl	401810 <fputs@plt>
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	adrp	x1, 404000 <ferror@plt+0x2420>
  401e08:	mov	x0, #0x0                   	// #0
  401e0c:	add	x1, x1, #0x181
  401e10:	bl	401b40 <dcgettext@plt>
  401e14:	mov	x1, x19
  401e18:	bl	401810 <fputs@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x2420>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0x1b0
  401e2c:	bl	401b40 <dcgettext@plt>
  401e30:	mov	x1, x19
  401e34:	bl	401810 <fputs@plt>
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 404000 <ferror@plt+0x2420>
  401e40:	mov	x0, #0x0                   	// #0
  401e44:	add	x1, x1, #0x202
  401e48:	bl	401b40 <dcgettext@plt>
  401e4c:	mov	x1, x19
  401e50:	bl	401810 <fputs@plt>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 404000 <ferror@plt+0x2420>
  401e5c:	mov	x0, #0x0                   	// #0
  401e60:	add	x1, x1, #0x22f
  401e64:	bl	401b40 <dcgettext@plt>
  401e68:	mov	x1, x19
  401e6c:	bl	401810 <fputs@plt>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	adrp	x1, 404000 <ferror@plt+0x2420>
  401e78:	mov	x0, #0x0                   	// #0
  401e7c:	add	x1, x1, #0x256
  401e80:	bl	401b40 <dcgettext@plt>
  401e84:	mov	x1, x19
  401e88:	bl	401810 <fputs@plt>
  401e8c:	mov	x1, x19
  401e90:	mov	w0, #0xa                   	// #10
  401e94:	bl	4018c0 <fputc@plt>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 404000 <ferror@plt+0x2420>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	add	x1, x1, #0x284
  401ea8:	bl	401b40 <dcgettext@plt>
  401eac:	mov	x21, x0
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	adrp	x1, 404000 <ferror@plt+0x2420>
  401eb8:	mov	x0, #0x0                   	// #0
  401ebc:	add	x1, x1, #0x296
  401ec0:	bl	401b40 <dcgettext@plt>
  401ec4:	mov	x4, x0
  401ec8:	adrp	x3, 404000 <ferror@plt+0x2420>
  401ecc:	add	x3, x3, #0x2a6
  401ed0:	mov	x2, x21
  401ed4:	adrp	x1, 404000 <ferror@plt+0x2420>
  401ed8:	adrp	x0, 404000 <ferror@plt+0x2420>
  401edc:	add	x1, x1, #0x2b5
  401ee0:	add	x0, x0, #0x2c1
  401ee4:	bl	401b70 <printf@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	mov	x21, #0x0                   	// #0
  401ef0:	adrp	x1, 404000 <ferror@plt+0x2420>
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	add	x1, x1, #0x2d2
  401efc:	bl	401b40 <dcgettext@plt>
  401f00:	mov	x1, x0
  401f04:	mov	x0, x19
  401f08:	bl	401ba0 <fprintf@plt>
  401f0c:	ldr	x1, [x20, #24]
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	ldr	x23, [x20]
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	bl	401b40 <dcgettext@plt>
  401f20:	add	x21, x21, #0x1
  401f24:	mov	x3, x0
  401f28:	mov	x2, x23
  401f2c:	mov	x1, x22
  401f30:	mov	x0, x19
  401f34:	bl	401ba0 <fprintf@plt>
  401f38:	add	x20, x20, #0x20
  401f3c:	cmp	x21, #0x4
  401f40:	b.ne	401f0c <ferror@plt+0x32c>  // b.any
  401f44:	mov	w2, #0x5                   	// #5
  401f48:	adrp	x1, 404000 <ferror@plt+0x2420>
  401f4c:	mov	x0, #0x0                   	// #0
  401f50:	add	x1, x1, #0x2f9
  401f54:	bl	401b40 <dcgettext@plt>
  401f58:	adrp	x1, 404000 <ferror@plt+0x2420>
  401f5c:	add	x1, x1, #0x314
  401f60:	bl	401b70 <printf@plt>
  401f64:	b	401d88 <ferror@plt+0x1a8>
  401f68:	mov	w27, #0x1                   	// #1
  401f6c:	b	401c84 <ferror@plt+0xa4>
  401f70:	mov	w21, #0x1                   	// #1
  401f74:	b	401c84 <ferror@plt+0xa4>
  401f78:	mov	w22, #0x1                   	// #1
  401f7c:	b	401c84 <ferror@plt+0xa4>
  401f80:	adrp	x0, 416000 <ferror@plt+0x14420>
  401f84:	ldr	x1, [x0, #640]
  401f88:	cbnz	x1, 401fb0 <ferror@plt+0x3d0>
  401f8c:	mov	x1, #0x4                   	// #4
  401f90:	str	x1, [x0, #640]
  401f94:	adrp	x0, 416000 <ferror@plt+0x14420>
  401f98:	add	x0, x0, #0x228
  401f9c:	mov	x1, #0x3                   	// #3
  401fa0:	str	x1, [x0]
  401fa4:	mov	x1, #0x1                   	// #1
  401fa8:	movk	x1, #0x2, lsl #32
  401fac:	str	x1, [x0, #8]
  401fb0:	adrp	x26, 416000 <ferror@plt+0x14420>
  401fb4:	add	x26, x26, #0x280
  401fb8:	cbnz	x19, 401fec <ferror@plt+0x40c>
  401fbc:	mov	w0, #0x0                   	// #0
  401fc0:	bl	401bb0 <scols_init_debug@plt>
  401fc4:	bl	401970 <scols_new_table@plt>
  401fc8:	mov	x19, x0
  401fcc:	cbnz	x0, 402018 <ferror@plt+0x438>
  401fd0:	adrp	x1, 404000 <ferror@plt+0x2420>
  401fd4:	add	x1, x1, #0x361
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	bl	401b40 <dcgettext@plt>
  401fe0:	mov	x1, x0
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	bl	401bc0 <err@plt>
  401fec:	adrp	x4, 402000 <ferror@plt+0x420>
  401ff0:	adrp	x1, 416000 <ferror@plt+0x14420>
  401ff4:	add	x4, x4, #0x594
  401ff8:	mov	x3, x26
  401ffc:	add	x1, x1, #0x228
  402000:	mov	x0, x19
  402004:	mov	x2, #0x8                   	// #8
  402008:	bl	4038a0 <ferror@plt+0x1cc0>
  40200c:	tbz	w0, #31, 401fbc <ferror@plt+0x3dc>
  402010:	mov	w27, #0x1                   	// #1
  402014:	b	402144 <ferror@plt+0x564>
  402018:	mov	w1, w24
  40201c:	bl	401890 <scols_table_enable_noheadings@plt>
  402020:	mov	w1, w22
  402024:	mov	x0, x19
  402028:	bl	4018d0 <scols_table_enable_raw@plt>
  40202c:	mov	w1, w21
  402030:	mov	x0, x19
  402034:	bl	401a90 <scols_table_enable_json@plt>
  402038:	ldrb	w0, [sp, #184]
  40203c:	bfxil	w0, w27, #0, #1
  402040:	bfi	w0, w24, #1, #1
  402044:	bfi	w0, w22, #2, #1
  402048:	bfi	w0, w21, #3, #1
  40204c:	strb	w0, [sp, #184]
  402050:	and	w1, w0, #0xff
  402054:	str	w1, [sp, #152]
  402058:	and	w22, w0, #0x8
  40205c:	tbz	w0, #3, 402070 <ferror@plt+0x490>
  402060:	adrp	x1, 404000 <ferror@plt+0x2420>
  402064:	mov	x0, x19
  402068:	add	x1, x1, #0x381
  40206c:	bl	401870 <scols_table_set_name@plt>
  402070:	ldr	w0, [sp, #152]
  402074:	mov	x21, #0x0                   	// #0
  402078:	and	w24, w0, #0x1
  40207c:	b	4020f8 <ferror@plt+0x518>
  402080:	mov	w0, w21
  402084:	bl	402790 <ferror@plt+0xbb0>
  402088:	sbfiz	x0, x0, #5, #32
  40208c:	add	x1, x20, x0
  402090:	ldr	w2, [x1, #16]
  402094:	ldr	d0, [x1, #8]
  402098:	ldr	x1, [x20, x0]
  40209c:	mov	x0, x19
  4020a0:	bl	4018a0 <scols_table_new_column@plt>
  4020a4:	mov	x27, x0
  4020a8:	cbnz	x0, 4020bc <ferror@plt+0x4dc>
  4020ac:	adrp	x1, 404000 <ferror@plt+0x2420>
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	add	x1, x1, #0x389
  4020b8:	b	401fdc <ferror@plt+0x3fc>
  4020bc:	cbz	w22, 4020f4 <ferror@plt+0x514>
  4020c0:	mov	w0, w21
  4020c4:	bl	402790 <ferror@plt+0xbb0>
  4020c8:	cmp	w0, #0x2
  4020cc:	b.eq	4020e8 <ferror@plt+0x508>  // b.none
  4020d0:	and	w0, w0, #0xfffffffd
  4020d4:	cmp	w0, #0x1
  4020d8:	b.ne	4020e0 <ferror@plt+0x500>  // b.any
  4020dc:	cbz	w24, 4020f4 <ferror@plt+0x514>
  4020e0:	mov	w1, #0x1                   	// #1
  4020e4:	b	4020ec <ferror@plt+0x50c>
  4020e8:	mov	w1, #0x0                   	// #0
  4020ec:	mov	x0, x27
  4020f0:	bl	4017d0 <scols_column_set_json_type@plt>
  4020f4:	add	x21, x21, #0x1
  4020f8:	ldr	x0, [x26]
  4020fc:	cmp	x0, x21
  402100:	b.hi	402080 <ferror@plt+0x4a0>  // b.pmore
  402104:	bl	401990 <getpagesize@plt>
  402108:	sxtw	x1, w0
  40210c:	sbfiz	x0, x0, #15, #32
  402110:	mov	w27, #0x0                   	// #0
  402114:	str	x1, [sp, #96]
  402118:	str	x0, [sp, #112]
  40211c:	adrp	x0, 416000 <ferror@plt+0x14420>
  402120:	add	x0, x0, #0x288
  402124:	str	x0, [sp, #136]
  402128:	ldr	w0, [x23, #608]
  40212c:	cmp	w0, w25
  402130:	b.lt	402164 <ferror@plt+0x584>  // b.tstop
  402134:	mov	x0, x19
  402138:	bl	401b10 <scols_print_table@plt>
  40213c:	mov	x0, x19
  402140:	bl	4019c0 <scols_unref_table@plt>
  402144:	mov	w0, w27
  402148:	ldp	x19, x20, [sp, #16]
  40214c:	ldp	x21, x22, [sp, #32]
  402150:	ldp	x23, x24, [sp, #48]
  402154:	ldp	x25, x26, [sp, #64]
  402158:	ldp	x27, x28, [sp, #80]
  40215c:	ldp	x29, x30, [sp], #320
  402160:	ret
  402164:	ldr	x1, [sp, #128]
  402168:	ldr	x24, [x1, w0, sxtw #3]
  40216c:	mov	w1, #0x0                   	// #0
  402170:	mov	x0, x24
  402174:	bl	401920 <open@plt>
  402178:	mov	w20, w0
  40217c:	tbz	w0, #31, 4021c8 <ferror@plt+0x5e8>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 404000 <ferror@plt+0x2420>
  402188:	mov	x0, #0x0                   	// #0
  40218c:	add	x1, x1, #0x3aa
  402190:	bl	401b40 <dcgettext@plt>
  402194:	mov	x1, x24
  402198:	bl	401a40 <warn@plt>
  40219c:	bl	401b90 <__errno_location@plt>
  4021a0:	ldr	w22, [x0]
  4021a4:	mov	x21, #0x0                   	// #0
  4021a8:	neg	w22, w22
  4021ac:	cbz	w22, 40234c <ferror@plt+0x76c>
  4021b0:	cmp	w22, #0x1
  4021b4:	csinc	w27, w27, wzr, eq  // eq = none
  4021b8:	ldr	w0, [x23, #608]
  4021bc:	add	w0, w0, #0x1
  4021c0:	str	w0, [x23, #608]
  4021c4:	b	402128 <ferror@plt+0x548>
  4021c8:	add	x1, sp, #0xc0
  4021cc:	bl	404050 <ferror@plt+0x2470>
  4021d0:	tbz	w0, #31, 4021fc <ferror@plt+0x61c>
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4021dc:	mov	x0, #0x0                   	// #0
  4021e0:	add	x1, x1, #0x3bd
  4021e4:	bl	401b40 <dcgettext@plt>
  4021e8:	mov	x1, x24
  4021ec:	bl	401a40 <warn@plt>
  4021f0:	mov	w0, w20
  4021f4:	bl	4019d0 <close@plt>
  4021f8:	b	40219c <ferror@plt+0x5bc>
  4021fc:	ldr	w0, [sp, #208]
  402200:	and	w0, w0, #0xf000
  402204:	cmp	w0, #0x4, lsl #12
  402208:	b.eq	402340 <ferror@plt+0x760>  // b.none
  40220c:	ldr	x0, [sp, #240]
  402210:	str	x0, [sp, #104]
  402214:	mov	x21, #0x0                   	// #0
  402218:	cbnz	x0, 40232c <ferror@plt+0x74c>
  40221c:	mov	w22, #0x0                   	// #0
  402220:	b	4022d8 <ferror@plt+0x6f8>
  402224:	ldr	x1, [sp, #96]
  402228:	ldr	x2, [sp, #136]
  40222c:	udiv	x3, x28, x1
  402230:	msub	x1, x3, x1, x28
  402234:	cmp	x1, #0x0
  402238:	mov	x1, x28
  40223c:	cinc	w3, w3, ne  // ne = any
  402240:	str	w3, [sp, #156]
  402244:	bl	401980 <mincore@plt>
  402248:	tbnz	w0, #31, 4022e4 <ferror@plt+0x704>
  40224c:	ldr	x0, [sp, #136]
  402250:	ldr	w3, [sp, #156]
  402254:	add	x0, x0, w3, sxtw
  402258:	cmp	w3, #0x0
  40225c:	b.gt	402310 <ferror@plt+0x730>
  402260:	ldr	x0, [sp, #120]
  402264:	mov	x1, x28
  402268:	add	x22, x22, x28
  40226c:	bl	401af0 <munmap@plt>
  402270:	ldr	x0, [sp, #104]
  402274:	cmp	x0, x22
  402278:	b.le	40221c <ferror@plt+0x63c>
  40227c:	ldr	x0, [sp, #104]
  402280:	mov	x5, x22
  402284:	mov	w4, w20
  402288:	mov	w3, #0x2                   	// #2
  40228c:	sub	x6, x0, x22
  402290:	mov	w2, #0x0                   	// #0
  402294:	ldr	x0, [sp, #112]
  402298:	cmp	x0, x6
  40229c:	csel	x28, x0, x6, le
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	mov	x1, x28
  4022a8:	bl	401a60 <mmap@plt>
  4022ac:	str	x0, [sp, #120]
  4022b0:	cmn	x0, #0x1
  4022b4:	b.ne	402224 <ferror@plt+0x644>  // b.any
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	w22, #0xffffffea            	// #-22
  4022c0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	add	x1, x1, #0x3d4
  4022cc:	bl	401b40 <dcgettext@plt>
  4022d0:	mov	x1, x24
  4022d4:	bl	401a40 <warn@plt>
  4022d8:	mov	w0, w20
  4022dc:	bl	4019d0 <close@plt>
  4022e0:	b	4021ac <ferror@plt+0x5cc>
  4022e4:	ldr	x1, [sp, #144]
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	mov	x0, #0x0                   	// #0
  4022f0:	bl	401b40 <dcgettext@plt>
  4022f4:	mov	x1, x24
  4022f8:	bl	401a40 <warn@plt>
  4022fc:	bl	401b90 <__errno_location@plt>
  402300:	ldr	w0, [x0]
  402304:	cbz	w0, 402260 <ferror@plt+0x680>
  402308:	neg	w22, w0
  40230c:	b	4022d8 <ferror@plt+0x6f8>
  402310:	ldurb	w1, [x0, #-1]
  402314:	sub	w3, w3, #0x1
  402318:	tbz	w1, #0, 402324 <ferror@plt+0x744>
  40231c:	add	x21, x21, #0x1
  402320:	sturb	wzr, [x0, #-1]
  402324:	sub	x0, x0, #0x1
  402328:	b	402258 <ferror@plt+0x678>
  40232c:	adrp	x0, 404000 <ferror@plt+0x2420>
  402330:	mov	x22, #0x0                   	// #0
  402334:	add	x0, x0, #0x3ea
  402338:	str	x0, [sp, #144]
  40233c:	b	402270 <ferror@plt+0x690>
  402340:	mov	x21, #0x0                   	// #0
  402344:	mov	w22, #0x1                   	// #1
  402348:	b	4022d8 <ferror@plt+0x6f8>
  40234c:	ldr	x0, [sp, #240]
  402350:	mov	x1, #0x0                   	// #0
  402354:	str	x0, [sp, #104]
  402358:	mov	x0, x19
  40235c:	bl	4019b0 <scols_table_new_line@plt>
  402360:	mov	x22, x0
  402364:	cbz	x0, 4023bc <ferror@plt+0x7dc>
  402368:	ldr	x0, [sp, #96]
  40236c:	mov	x20, #0x0                   	// #0
  402370:	mul	x28, x21, x0
  402374:	adrp	x0, 404000 <ferror@plt+0x2420>
  402378:	add	x0, x0, #0x4f8
  40237c:	str	x0, [sp, #144]
  402380:	ldr	w0, [sp, #152]
  402384:	and	w0, w0, #0x1
  402388:	str	w0, [sp, #120]
  40238c:	ldr	x0, [x26]
  402390:	cmp	x20, x0
  402394:	b.cs	4021b8 <ferror@plt+0x5d8>  // b.hs, b.nlast
  402398:	mov	w0, w20
  40239c:	bl	402790 <ferror@plt+0xbb0>
  4023a0:	cmp	w0, #0x3
  4023a4:	b.hi	4021b8 <ferror@plt+0x5d8>  // b.pmore
  4023a8:	ldr	x1, [sp, #144]
  4023ac:	ldrb	w0, [x1, w0, uxtw]
  4023b0:	adr	x1, 4023bc <ferror@plt+0x7dc>
  4023b4:	add	x0, x1, w0, sxtb #2
  4023b8:	br	x0
  4023bc:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023c0:	mov	w2, #0x5                   	// #5
  4023c4:	add	x1, x1, #0x403
  4023c8:	b	401fdc <ferror@plt+0x3fc>
  4023cc:	mov	x2, x24
  4023d0:	mov	x1, x20
  4023d4:	mov	x0, x22
  4023d8:	bl	401820 <scols_line_set_data@plt>
  4023dc:	cbz	w0, 402460 <ferror@plt+0x880>
  4023e0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	add	x1, x1, #0x42a
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	b	401fdc <ferror@plt+0x3fc>
  4023f4:	mov	x2, x21
  4023f8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4023fc:	add	x1, x1, #0x422
  402400:	b	402418 <ferror@plt+0x838>
  402404:	ldr	w0, [sp, #120]
  402408:	cbz	w0, 402434 <ferror@plt+0x854>
  40240c:	adrp	x1, 404000 <ferror@plt+0x2420>
  402410:	mov	x2, x28
  402414:	add	x1, x1, #0x426
  402418:	add	x0, sp, #0xa0
  40241c:	bl	402708 <ferror@plt+0xb28>
  402420:	ldr	x2, [sp, #160]
  402424:	mov	x1, x20
  402428:	mov	x0, x22
  40242c:	bl	401850 <scols_line_refer_data@plt>
  402430:	b	4023dc <ferror@plt+0x7fc>
  402434:	mov	x1, x28
  402438:	mov	w0, #0x0                   	// #0
  40243c:	bl	40363c <ferror@plt+0x1a5c>
  402440:	str	x0, [sp, #160]
  402444:	b	402420 <ferror@plt+0x840>
  402448:	ldr	w0, [sp, #120]
  40244c:	cbz	w0, 402458 <ferror@plt+0x878>
  402450:	ldr	x2, [sp, #104]
  402454:	b	4023f8 <ferror@plt+0x818>
  402458:	ldr	x1, [sp, #104]
  40245c:	b	402438 <ferror@plt+0x858>
  402460:	add	x20, x20, #0x1
  402464:	b	40238c <ferror@plt+0x7ac>
  402468:	mov	x29, #0x0                   	// #0
  40246c:	mov	x30, #0x0                   	// #0
  402470:	mov	x5, x0
  402474:	ldr	x1, [sp]
  402478:	add	x2, sp, #0x8
  40247c:	mov	x6, sp
  402480:	movz	x0, #0x0, lsl #48
  402484:	movk	x0, #0x0, lsl #32
  402488:	movk	x0, #0x40, lsl #16
  40248c:	movk	x0, #0x1bf0
  402490:	movz	x3, #0x0, lsl #48
  402494:	movk	x3, #0x0, lsl #32
  402498:	movk	x3, #0x40, lsl #16
  40249c:	movk	x3, #0x3fb8
  4024a0:	movz	x4, #0x0, lsl #48
  4024a4:	movk	x4, #0x0, lsl #32
  4024a8:	movk	x4, #0x40, lsl #16
  4024ac:	movk	x4, #0x4038
  4024b0:	bl	401950 <__libc_start_main@plt>
  4024b4:	bl	401a00 <abort@plt>
  4024b8:	adrp	x0, 415000 <ferror@plt+0x13420>
  4024bc:	ldr	x0, [x0, #4064]
  4024c0:	cbz	x0, 4024c8 <ferror@plt+0x8e8>
  4024c4:	b	4019e0 <__gmon_start__@plt>
  4024c8:	ret
  4024cc:	adrp	x0, 416000 <ferror@plt+0x14420>
  4024d0:	add	x1, x0, #0x250
  4024d4:	adrp	x0, 416000 <ferror@plt+0x14420>
  4024d8:	add	x0, x0, #0x250
  4024dc:	cmp	x1, x0
  4024e0:	b.eq	40250c <ferror@plt+0x92c>  // b.none
  4024e4:	sub	sp, sp, #0x10
  4024e8:	adrp	x1, 404000 <ferror@plt+0x2420>
  4024ec:	ldr	x1, [x1, #120]
  4024f0:	str	x1, [sp, #8]
  4024f4:	cbz	x1, 402504 <ferror@plt+0x924>
  4024f8:	mov	x16, x1
  4024fc:	add	sp, sp, #0x10
  402500:	br	x16
  402504:	add	sp, sp, #0x10
  402508:	ret
  40250c:	ret
  402510:	adrp	x0, 416000 <ferror@plt+0x14420>
  402514:	add	x1, x0, #0x250
  402518:	adrp	x0, 416000 <ferror@plt+0x14420>
  40251c:	add	x0, x0, #0x250
  402520:	sub	x1, x1, x0
  402524:	mov	x2, #0x2                   	// #2
  402528:	asr	x1, x1, #3
  40252c:	sdiv	x1, x1, x2
  402530:	cbz	x1, 40255c <ferror@plt+0x97c>
  402534:	sub	sp, sp, #0x10
  402538:	adrp	x2, 404000 <ferror@plt+0x2420>
  40253c:	ldr	x2, [x2, #128]
  402540:	str	x2, [sp, #8]
  402544:	cbz	x2, 402554 <ferror@plt+0x974>
  402548:	mov	x16, x2
  40254c:	add	sp, sp, #0x10
  402550:	br	x16
  402554:	add	sp, sp, #0x10
  402558:	ret
  40255c:	ret
  402560:	stp	x29, x30, [sp, #-32]!
  402564:	mov	x29, sp
  402568:	str	x19, [sp, #16]
  40256c:	adrp	x19, 416000 <ferror@plt+0x14420>
  402570:	ldrb	w0, [x19, #632]
  402574:	cbnz	w0, 402584 <ferror@plt+0x9a4>
  402578:	bl	4024cc <ferror@plt+0x8ec>
  40257c:	mov	w0, #0x1                   	// #1
  402580:	strb	w0, [x19, #632]
  402584:	ldr	x19, [sp, #16]
  402588:	ldp	x29, x30, [sp], #32
  40258c:	ret
  402590:	b	402510 <ferror@plt+0x930>
  402594:	stp	x29, x30, [sp, #-64]!
  402598:	mov	x29, sp
  40259c:	stp	x19, x20, [sp, #16]
  4025a0:	mov	x20, x0
  4025a4:	mov	x19, #0x0                   	// #0
  4025a8:	stp	x21, x22, [sp, #32]
  4025ac:	adrp	x22, 404000 <ferror@plt+0x2420>
  4025b0:	mov	x21, x1
  4025b4:	add	x22, x22, #0x500
  4025b8:	str	x23, [sp, #48]
  4025bc:	lsl	x0, x19, #5
  4025c0:	mov	x2, x21
  4025c4:	ldr	x23, [x0, x22]
  4025c8:	mov	x0, x20
  4025cc:	mov	x1, x23
  4025d0:	bl	401aa0 <strncasecmp@plt>
  4025d4:	cbnz	w0, 4025f8 <ferror@plt+0xa18>
  4025d8:	ldrsb	w0, [x23, x21]
  4025dc:	cbnz	w0, 4025f8 <ferror@plt+0xa18>
  4025e0:	mov	w0, w19
  4025e4:	ldp	x19, x20, [sp, #16]
  4025e8:	ldp	x21, x22, [sp, #32]
  4025ec:	ldr	x23, [sp, #48]
  4025f0:	ldp	x29, x30, [sp], #64
  4025f4:	ret
  4025f8:	add	x19, x19, #0x1
  4025fc:	cmp	x19, #0x4
  402600:	b.ne	4025bc <ferror@plt+0x9dc>  // b.any
  402604:	mov	w2, #0x5                   	// #5
  402608:	adrp	x1, 404000 <ferror@plt+0x2420>
  40260c:	mov	x0, #0x0                   	// #0
  402610:	add	x1, x1, #0x88
  402614:	bl	401b40 <dcgettext@plt>
  402618:	mov	x1, x20
  40261c:	bl	401b20 <warnx@plt>
  402620:	mov	w0, #0xffffffff            	// #-1
  402624:	b	4025e4 <ferror@plt+0xa04>
  402628:	stp	x29, x30, [sp, #-32]!
  40262c:	mov	x29, sp
  402630:	stp	x19, x20, [sp, #16]
  402634:	mov	x19, x0
  402638:	bl	401b90 <__errno_location@plt>
  40263c:	str	wzr, [x0]
  402640:	mov	x20, x0
  402644:	mov	x0, x19
  402648:	bl	401be0 <ferror@plt>
  40264c:	cbz	w0, 402668 <ferror@plt+0xa88>
  402650:	ldr	w0, [x20]
  402654:	cmp	w0, #0x9
  402658:	csetm	w0, ne  // ne = any
  40265c:	ldp	x19, x20, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	mov	x0, x19
  40266c:	bl	401b00 <fflush@plt>
  402670:	cbnz	w0, 402650 <ferror@plt+0xa70>
  402674:	mov	x0, x19
  402678:	bl	401900 <fileno@plt>
  40267c:	tbnz	w0, #31, 402650 <ferror@plt+0xa70>
  402680:	bl	401840 <dup@plt>
  402684:	tbnz	w0, #31, 402650 <ferror@plt+0xa70>
  402688:	bl	4019d0 <close@plt>
  40268c:	cbz	w0, 40265c <ferror@plt+0xa7c>
  402690:	b	402650 <ferror@plt+0xa70>
  402694:	stp	x29, x30, [sp, #-16]!
  402698:	adrp	x0, 416000 <ferror@plt+0x14420>
  40269c:	mov	x29, sp
  4026a0:	ldr	x0, [x0, #616]
  4026a4:	bl	402628 <ferror@plt+0xa48>
  4026a8:	cbz	w0, 4026f0 <ferror@plt+0xb10>
  4026ac:	bl	401b90 <__errno_location@plt>
  4026b0:	ldr	w0, [x0]
  4026b4:	cmp	w0, #0x20
  4026b8:	b.eq	4026f0 <ferror@plt+0xb10>  // b.none
  4026bc:	adrp	x1, 404000 <ferror@plt+0x2420>
  4026c0:	mov	w2, #0x5                   	// #5
  4026c4:	add	x1, x1, #0x9b
  4026c8:	cbz	w0, 4026e0 <ferror@plt+0xb00>
  4026cc:	mov	x0, #0x0                   	// #0
  4026d0:	bl	401b40 <dcgettext@plt>
  4026d4:	bl	401a40 <warn@plt>
  4026d8:	mov	w0, #0x1                   	// #1
  4026dc:	bl	4017e0 <_exit@plt>
  4026e0:	mov	x0, #0x0                   	// #0
  4026e4:	bl	401b40 <dcgettext@plt>
  4026e8:	bl	401b20 <warnx@plt>
  4026ec:	b	4026d8 <ferror@plt+0xaf8>
  4026f0:	adrp	x0, 416000 <ferror@plt+0x14420>
  4026f4:	ldr	x0, [x0, #592]
  4026f8:	bl	402628 <ferror@plt+0xa48>
  4026fc:	cbnz	w0, 4026d8 <ferror@plt+0xaf8>
  402700:	ldp	x29, x30, [sp], #16
  402704:	ret
  402708:	stp	x29, x30, [sp, #-256]!
  40270c:	mov	x29, sp
  402710:	stp	x2, x3, [sp, #208]
  402714:	add	x2, sp, #0x100
  402718:	stp	x2, x2, [sp, #48]
  40271c:	add	x2, sp, #0xd0
  402720:	str	x2, [sp, #64]
  402724:	mov	w2, #0xffffffd0            	// #-48
  402728:	str	w2, [sp, #72]
  40272c:	mov	w2, #0xffffff80            	// #-128
  402730:	str	w2, [sp, #76]
  402734:	ldp	x2, x3, [sp, #48]
  402738:	stp	x2, x3, [sp, #16]
  40273c:	ldp	x2, x3, [sp, #64]
  402740:	stp	x2, x3, [sp, #32]
  402744:	add	x2, sp, #0x10
  402748:	str	q0, [sp, #80]
  40274c:	str	q1, [sp, #96]
  402750:	str	q2, [sp, #112]
  402754:	str	q3, [sp, #128]
  402758:	str	q4, [sp, #144]
  40275c:	str	q5, [sp, #160]
  402760:	str	q6, [sp, #176]
  402764:	str	q7, [sp, #192]
  402768:	stp	x4, x5, [sp, #224]
  40276c:	stp	x6, x7, [sp, #240]
  402770:	bl	401ab0 <vasprintf@plt>
  402774:	tbz	w0, #31, 402788 <ferror@plt+0xba8>
  402778:	adrp	x1, 404000 <ferror@plt+0x2420>
  40277c:	mov	w0, #0x1                   	// #1
  402780:	add	x1, x1, #0xa7
  402784:	bl	401bc0 <err@plt>
  402788:	ldp	x29, x30, [sp], #256
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-16]!
  402794:	mov	x29, sp
  402798:	tbz	w0, #31, 4027c0 <ferror@plt+0xbe0>
  40279c:	adrp	x3, 404000 <ferror@plt+0x2420>
  4027a0:	add	x3, x3, #0x500
  4027a4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4027a8:	adrp	x0, 404000 <ferror@plt+0x2420>
  4027ac:	add	x3, x3, #0x80
  4027b0:	add	x1, x1, #0xbe
  4027b4:	add	x0, x0, #0xd3
  4027b8:	mov	w2, #0x62                  	// #98
  4027bc:	bl	401b80 <__assert_fail@plt>
  4027c0:	adrp	x2, 416000 <ferror@plt+0x14420>
  4027c4:	sxtw	x1, w0
  4027c8:	ldr	x2, [x2, #640]
  4027cc:	cmp	x2, w0, sxtw
  4027d0:	b.hi	4027f8 <ferror@plt+0xc18>  // b.pmore
  4027d4:	adrp	x3, 404000 <ferror@plt+0x2420>
  4027d8:	add	x3, x3, #0x500
  4027dc:	adrp	x1, 404000 <ferror@plt+0x2420>
  4027e0:	adrp	x0, 404000 <ferror@plt+0x2420>
  4027e4:	add	x3, x3, #0x80
  4027e8:	add	x1, x1, #0xbe
  4027ec:	add	x0, x0, #0xdc
  4027f0:	mov	w2, #0x63                  	// #99
  4027f4:	b	4027bc <ferror@plt+0xbdc>
  4027f8:	adrp	x0, 416000 <ferror@plt+0x14420>
  4027fc:	add	x0, x0, #0x228
  402800:	ldr	w0, [x0, x1, lsl #2]
  402804:	cmp	w0, #0x3
  402808:	b.le	402830 <ferror@plt+0xc50>
  40280c:	adrp	x3, 404000 <ferror@plt+0x2420>
  402810:	add	x3, x3, #0x500
  402814:	adrp	x1, 404000 <ferror@plt+0x2420>
  402818:	adrp	x0, 404000 <ferror@plt+0x2420>
  40281c:	add	x3, x3, #0x80
  402820:	add	x1, x1, #0xbe
  402824:	add	x0, x0, #0xf4
  402828:	mov	w2, #0x64                  	// #100
  40282c:	b	4027bc <ferror@plt+0xbdc>
  402830:	ldp	x29, x30, [sp], #16
  402834:	ret
  402838:	str	xzr, [x1]
  40283c:	cbz	x0, 402874 <ferror@plt+0xc94>
  402840:	ldrsb	w2, [x0]
  402844:	cmp	w2, #0x2f
  402848:	b.ne	402894 <ferror@plt+0xcb4>  // b.any
  40284c:	ldrsb	w2, [x0, #1]
  402850:	cmp	w2, #0x2f
  402854:	b.eq	402878 <ferror@plt+0xc98>  // b.none
  402858:	mov	x2, #0x1                   	// #1
  40285c:	str	x2, [x1]
  402860:	add	x2, x0, x2
  402864:	ldrsb	w3, [x2]
  402868:	cmp	w3, #0x2f
  40286c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402870:	b.ne	402880 <ferror@plt+0xca0>  // b.any
  402874:	ret
  402878:	add	x0, x0, #0x1
  40287c:	b	40283c <ferror@plt+0xc5c>
  402880:	ldr	x3, [x1]
  402884:	add	x2, x2, #0x1
  402888:	add	x3, x3, #0x1
  40288c:	str	x3, [x1]
  402890:	b	402864 <ferror@plt+0xc84>
  402894:	cbnz	w2, 402858 <ferror@plt+0xc78>
  402898:	mov	x0, #0x0                   	// #0
  40289c:	b	402874 <ferror@plt+0xc94>
  4028a0:	stp	x29, x30, [sp, #-64]!
  4028a4:	mov	x29, sp
  4028a8:	stp	x21, x22, [sp, #32]
  4028ac:	mov	x22, x0
  4028b0:	str	x23, [sp, #48]
  4028b4:	mov	x23, x1
  4028b8:	stp	x19, x20, [sp, #16]
  4028bc:	mov	x20, #0x0                   	// #0
  4028c0:	mov	w19, #0x0                   	// #0
  4028c4:	ldrsb	w1, [x22, x20]
  4028c8:	mov	w21, w20
  4028cc:	cbz	w1, 4028e8 <ferror@plt+0xd08>
  4028d0:	cbnz	w19, 402904 <ferror@plt+0xd24>
  4028d4:	cmp	w1, #0x5c
  4028d8:	b.eq	402910 <ferror@plt+0xd30>  // b.none
  4028dc:	mov	x0, x23
  4028e0:	bl	401ae0 <strchr@plt>
  4028e4:	cbz	x0, 402908 <ferror@plt+0xd28>
  4028e8:	sub	w0, w21, w19
  4028ec:	ldp	x19, x20, [sp, #16]
  4028f0:	sxtw	x0, w0
  4028f4:	ldp	x21, x22, [sp, #32]
  4028f8:	ldr	x23, [sp, #48]
  4028fc:	ldp	x29, x30, [sp], #64
  402900:	ret
  402904:	mov	w19, #0x0                   	// #0
  402908:	add	x20, x20, #0x1
  40290c:	b	4028c4 <ferror@plt+0xce4>
  402910:	mov	w19, #0x1                   	// #1
  402914:	b	402908 <ferror@plt+0xd28>
  402918:	stp	x29, x30, [sp, #-64]!
  40291c:	mov	x29, sp
  402920:	stp	x19, x20, [sp, #16]
  402924:	mov	x19, x0
  402928:	stp	x21, x22, [sp, #32]
  40292c:	mov	x21, x1
  402930:	mov	w22, w2
  402934:	str	xzr, [sp, #56]
  402938:	bl	401b90 <__errno_location@plt>
  40293c:	str	wzr, [x0]
  402940:	mov	x20, x0
  402944:	cbz	x19, 402980 <ferror@plt+0xda0>
  402948:	ldrsb	w0, [x19]
  40294c:	cbz	w0, 402980 <ferror@plt+0xda0>
  402950:	add	x1, sp, #0x38
  402954:	mov	w2, w22
  402958:	mov	x0, x19
  40295c:	bl	4019f0 <strtoumax@plt>
  402960:	ldr	w1, [x20]
  402964:	cbnz	w1, 402980 <ferror@plt+0xda0>
  402968:	ldr	x1, [sp, #56]
  40296c:	cmp	x1, x19
  402970:	b.eq	402980 <ferror@plt+0xda0>  // b.none
  402974:	cbz	x1, 4029ac <ferror@plt+0xdcc>
  402978:	ldrsb	w1, [x1]
  40297c:	cbz	w1, 4029ac <ferror@plt+0xdcc>
  402980:	ldr	w1, [x20]
  402984:	adrp	x0, 416000 <ferror@plt+0x14420>
  402988:	mov	x3, x19
  40298c:	mov	x2, x21
  402990:	cmp	w1, #0x22
  402994:	ldr	w0, [x0, #584]
  402998:	adrp	x1, 404000 <ferror@plt+0x2420>
  40299c:	add	x1, x1, #0x690
  4029a0:	b.ne	4029a8 <ferror@plt+0xdc8>  // b.any
  4029a4:	bl	401bc0 <err@plt>
  4029a8:	bl	401b50 <errx@plt>
  4029ac:	ldp	x19, x20, [sp, #16]
  4029b0:	ldp	x21, x22, [sp, #32]
  4029b4:	ldp	x29, x30, [sp], #64
  4029b8:	ret
  4029bc:	stp	x29, x30, [sp, #-32]!
  4029c0:	mov	x29, sp
  4029c4:	stp	x19, x20, [sp, #16]
  4029c8:	mov	x19, x1
  4029cc:	mov	x20, x0
  4029d0:	bl	401b90 <__errno_location@plt>
  4029d4:	mov	w1, #0x22                  	// #34
  4029d8:	str	w1, [x0]
  4029dc:	adrp	x0, 416000 <ferror@plt+0x14420>
  4029e0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4029e4:	mov	x3, x20
  4029e8:	mov	x2, x19
  4029ec:	ldr	w0, [x0, #584]
  4029f0:	add	x1, x1, #0x690
  4029f4:	bl	401bc0 <err@plt>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	mov	x20, x1
  402a08:	mov	x19, x0
  402a0c:	bl	402918 <ferror@plt+0xd38>
  402a10:	mov	x1, #0xffffffff            	// #4294967295
  402a14:	cmp	x0, x1
  402a18:	b.ls	402a28 <ferror@plt+0xe48>  // b.plast
  402a1c:	mov	x1, x20
  402a20:	mov	x0, x19
  402a24:	bl	4029bc <ferror@plt+0xddc>
  402a28:	ldp	x19, x20, [sp, #16]
  402a2c:	ldp	x29, x30, [sp], #32
  402a30:	ret
  402a34:	adrp	x1, 416000 <ferror@plt+0x14420>
  402a38:	str	w0, [x1, #584]
  402a3c:	ret
  402a40:	stp	x29, x30, [sp, #-128]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	stp	x21, x22, [sp, #32]
  402a50:	stp	x23, x24, [sp, #48]
  402a54:	stp	x25, x26, [sp, #64]
  402a58:	stp	x27, x28, [sp, #80]
  402a5c:	str	xzr, [x1]
  402a60:	cbnz	x0, 402a78 <ferror@plt+0xe98>
  402a64:	mov	w23, #0xffffffea            	// #-22
  402a68:	bl	401b90 <__errno_location@plt>
  402a6c:	neg	w1, w23
  402a70:	str	w1, [x0]
  402a74:	b	402d74 <ferror@plt+0x1194>
  402a78:	mov	x21, x0
  402a7c:	ldrsb	w0, [x0]
  402a80:	cbz	w0, 402a64 <ferror@plt+0xe84>
  402a84:	mov	x20, x1
  402a88:	mov	x22, x2
  402a8c:	bl	401a50 <__ctype_b_loc@plt>
  402a90:	mov	x25, x0
  402a94:	mov	x0, x21
  402a98:	ldr	x3, [x25]
  402a9c:	ldrb	w2, [x0]
  402aa0:	ldrsb	w1, [x0]
  402aa4:	ldrh	w2, [x3, x2, lsl #1]
  402aa8:	tbnz	w2, #13, 402b0c <ferror@plt+0xf2c>
  402aac:	cmp	w1, #0x2d
  402ab0:	b.eq	402a64 <ferror@plt+0xe84>  // b.none
  402ab4:	bl	401b90 <__errno_location@plt>
  402ab8:	mov	x24, x0
  402abc:	add	x26, sp, #0x78
  402ac0:	mov	x0, x21
  402ac4:	mov	x1, x26
  402ac8:	mov	w2, #0x0                   	// #0
  402acc:	str	wzr, [x24]
  402ad0:	str	xzr, [sp, #120]
  402ad4:	bl	4019f0 <strtoumax@plt>
  402ad8:	ldr	w23, [x24]
  402adc:	ldr	x28, [sp, #120]
  402ae0:	mov	x19, x0
  402ae4:	cmp	x28, x21
  402ae8:	b.eq	402afc <ferror@plt+0xf1c>  // b.none
  402aec:	cbz	w23, 402b14 <ferror@plt+0xf34>
  402af0:	sub	x0, x0, #0x1
  402af4:	cmn	x0, #0x3
  402af8:	b.ls	402b14 <ferror@plt+0xf34>  // b.plast
  402afc:	cbz	w23, 402a64 <ferror@plt+0xe84>
  402b00:	neg	w23, w23
  402b04:	tbnz	w23, #31, 402a68 <ferror@plt+0xe88>
  402b08:	b	402d74 <ferror@plt+0x1194>
  402b0c:	add	x0, x0, #0x1
  402b10:	b	402a9c <ferror@plt+0xebc>
  402b14:	cbz	x28, 402d6c <ferror@plt+0x118c>
  402b18:	ldrsb	w0, [x28]
  402b1c:	cbz	w0, 402d6c <ferror@plt+0x118c>
  402b20:	mov	w21, #0x0                   	// #0
  402b24:	mov	x27, #0x0                   	// #0
  402b28:	ldrsb	w0, [x28, #1]
  402b2c:	cmp	w0, #0x69
  402b30:	b.ne	402c08 <ferror@plt+0x1028>  // b.any
  402b34:	ldrsb	w0, [x28, #2]
  402b38:	and	w0, w0, #0xffffffdf
  402b3c:	cmp	w0, #0x42
  402b40:	b.ne	402b4c <ferror@plt+0xf6c>  // b.any
  402b44:	ldrsb	w0, [x28, #3]
  402b48:	cbz	w0, 402d14 <ferror@plt+0x1134>
  402b4c:	bl	4018f0 <localeconv@plt>
  402b50:	mov	x3, x0
  402b54:	cbz	x0, 402cf0 <ferror@plt+0x1110>
  402b58:	ldr	x3, [x0]
  402b5c:	cbz	x3, 402cf0 <ferror@plt+0x1110>
  402b60:	mov	x0, x3
  402b64:	str	x3, [sp, #104]
  402b68:	bl	401800 <strlen@plt>
  402b6c:	mov	x23, x0
  402b70:	ldr	x3, [sp, #104]
  402b74:	cbnz	x27, 402a64 <ferror@plt+0xe84>
  402b78:	ldrsb	w0, [x28]
  402b7c:	cbz	w0, 402a64 <ferror@plt+0xe84>
  402b80:	cbz	x3, 402a64 <ferror@plt+0xe84>
  402b84:	mov	x2, x23
  402b88:	mov	x1, x28
  402b8c:	mov	x0, x3
  402b90:	bl	401930 <strncmp@plt>
  402b94:	cbnz	w0, 402a64 <ferror@plt+0xe84>
  402b98:	add	x23, x28, x23
  402b9c:	sub	w1, w21, w23
  402ba0:	ldrsb	w0, [x23]
  402ba4:	add	w21, w1, w23
  402ba8:	cmp	w0, #0x30
  402bac:	b.eq	402cf8 <ferror@plt+0x1118>  // b.none
  402bb0:	ldr	x1, [x25]
  402bb4:	ldrh	w0, [x1, w0, sxtw #1]
  402bb8:	tbz	w0, #11, 402d00 <ferror@plt+0x1120>
  402bbc:	str	wzr, [x24]
  402bc0:	mov	x0, x23
  402bc4:	mov	x1, x26
  402bc8:	mov	w2, #0x0                   	// #0
  402bcc:	str	xzr, [sp, #120]
  402bd0:	bl	4019f0 <strtoumax@plt>
  402bd4:	mov	x27, x0
  402bd8:	ldr	x0, [sp, #120]
  402bdc:	cmp	x0, x23
  402be0:	ldr	w23, [x24]
  402be4:	b.eq	402afc <ferror@plt+0xf1c>  // b.none
  402be8:	cbz	w23, 402d0c <ferror@plt+0x112c>
  402bec:	sub	x1, x27, #0x1
  402bf0:	cmn	x1, #0x3
  402bf4:	b.hi	402afc <ferror@plt+0xf1c>  // b.pmore
  402bf8:	cbz	x0, 402a64 <ferror@plt+0xe84>
  402bfc:	ldrsb	w0, [x0]
  402c00:	cbnz	w0, 402d04 <ferror@plt+0x1124>
  402c04:	b	402a64 <ferror@plt+0xe84>
  402c08:	and	w1, w0, #0xffffffdf
  402c0c:	cmp	w1, #0x42
  402c10:	b.ne	402b48 <ferror@plt+0xf68>  // b.any
  402c14:	ldrsb	w0, [x28, #2]
  402c18:	cbnz	w0, 402b4c <ferror@plt+0xf6c>
  402c1c:	mov	w24, #0x3e8                 	// #1000
  402c20:	adrp	x3, 404000 <ferror@plt+0x2420>
  402c24:	ldrsb	w25, [x28]
  402c28:	add	x23, x3, #0x699
  402c2c:	mov	w1, w25
  402c30:	mov	x0, x23
  402c34:	bl	401ae0 <strchr@plt>
  402c38:	mov	x3, x0
  402c3c:	cbz	x0, 402d1c <ferror@plt+0x113c>
  402c40:	sub	x3, x3, x23
  402c44:	sxtw	x4, w24
  402c48:	add	w3, w3, #0x1
  402c4c:	mov	w1, w3
  402c50:	mov	w0, w3
  402c54:	cbnz	w0, 402d3c <ferror@plt+0x115c>
  402c58:	mov	w23, #0x0                   	// #0
  402c5c:	cbz	x22, 402c64 <ferror@plt+0x1084>
  402c60:	str	w3, [x22]
  402c64:	cmp	x27, #0x0
  402c68:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402c6c:	b.eq	402ce8 <ferror@plt+0x1108>  // b.none
  402c70:	sxtw	x0, w24
  402c74:	mov	x2, #0x1                   	// #1
  402c78:	umulh	x3, x2, x0
  402c7c:	sub	w1, w1, #0x1
  402c80:	cbnz	x3, 402c8c <ferror@plt+0x10ac>
  402c84:	mul	x2, x2, x0
  402c88:	cbnz	w1, 402c78 <ferror@plt+0x1098>
  402c8c:	mov	x0, #0xa                   	// #10
  402c90:	mov	x1, x0
  402c94:	cmp	x27, x0
  402c98:	b.hi	402d58 <ferror@plt+0x1178>  // b.pmore
  402c9c:	mov	w1, #0x0                   	// #0
  402ca0:	mov	x3, #0xa                   	// #10
  402ca4:	cmp	w21, w1
  402ca8:	b.ne	402d60 <ferror@plt+0x1180>  // b.any
  402cac:	mov	x3, #0x1                   	// #1
  402cb0:	mov	x4, #0xa                   	// #10
  402cb4:	udiv	x1, x27, x4
  402cb8:	mov	x6, x27
  402cbc:	msub	x5, x1, x4, x27
  402cc0:	mov	x27, x1
  402cc4:	mov	x1, x3
  402cc8:	mul	x3, x3, x4
  402ccc:	cbz	x5, 402ce0 <ferror@plt+0x1100>
  402cd0:	udiv	x1, x0, x1
  402cd4:	udiv	x1, x1, x5
  402cd8:	udiv	x1, x2, x1
  402cdc:	add	x19, x19, x1
  402ce0:	cmp	x6, #0x9
  402ce4:	b.hi	402cb4 <ferror@plt+0x10d4>  // b.pmore
  402ce8:	str	x19, [x20]
  402cec:	b	402b04 <ferror@plt+0xf24>
  402cf0:	mov	x23, #0x0                   	// #0
  402cf4:	b	402b74 <ferror@plt+0xf94>
  402cf8:	add	x23, x23, #0x1
  402cfc:	b	402ba0 <ferror@plt+0xfc0>
  402d00:	str	x23, [sp, #120]
  402d04:	ldr	x28, [sp, #120]
  402d08:	b	402b28 <ferror@plt+0xf48>
  402d0c:	cbnz	x27, 402bf8 <ferror@plt+0x1018>
  402d10:	b	402d04 <ferror@plt+0x1124>
  402d14:	mov	w24, #0x400                 	// #1024
  402d18:	b	402c20 <ferror@plt+0x1040>
  402d1c:	adrp	x3, 404000 <ferror@plt+0x2420>
  402d20:	add	x23, x3, #0x6a2
  402d24:	mov	w1, w25
  402d28:	mov	x0, x23
  402d2c:	bl	401ae0 <strchr@plt>
  402d30:	mov	x3, x0
  402d34:	cbnz	x0, 402c40 <ferror@plt+0x1060>
  402d38:	b	402a64 <ferror@plt+0xe84>
  402d3c:	umulh	x2, x19, x4
  402d40:	sub	w0, w0, #0x1
  402d44:	cbnz	x2, 402d50 <ferror@plt+0x1170>
  402d48:	mul	x19, x19, x4
  402d4c:	b	402c54 <ferror@plt+0x1074>
  402d50:	mov	w23, #0xffffffde            	// #-34
  402d54:	b	402c5c <ferror@plt+0x107c>
  402d58:	mul	x0, x0, x1
  402d5c:	b	402c94 <ferror@plt+0x10b4>
  402d60:	mul	x0, x0, x3
  402d64:	add	w1, w1, #0x1
  402d68:	b	402ca4 <ferror@plt+0x10c4>
  402d6c:	mov	w23, #0x0                   	// #0
  402d70:	str	x19, [x20]
  402d74:	mov	w0, w23
  402d78:	ldp	x19, x20, [sp, #16]
  402d7c:	ldp	x21, x22, [sp, #32]
  402d80:	ldp	x23, x24, [sp, #48]
  402d84:	ldp	x25, x26, [sp, #64]
  402d88:	ldp	x27, x28, [sp, #80]
  402d8c:	ldp	x29, x30, [sp], #128
  402d90:	ret
  402d94:	mov	x2, #0x0                   	// #0
  402d98:	b	402a40 <ferror@plt+0xe60>
  402d9c:	stp	x29, x30, [sp, #-48]!
  402da0:	mov	x29, sp
  402da4:	stp	x19, x20, [sp, #16]
  402da8:	mov	x20, x1
  402dac:	mov	x19, x0
  402db0:	stp	x21, x22, [sp, #32]
  402db4:	mov	x21, x0
  402db8:	cbz	x19, 402e14 <ferror@plt+0x1234>
  402dbc:	ldrsb	w22, [x19]
  402dc0:	cbnz	w22, 402df0 <ferror@plt+0x1210>
  402dc4:	cbnz	x20, 402e18 <ferror@plt+0x1238>
  402dc8:	cmp	x19, #0x0
  402dcc:	ccmp	x21, x19, #0x2, ne  // ne = any
  402dd0:	b.cs	402ddc <ferror@plt+0x11fc>  // b.hs, b.nlast
  402dd4:	ldrsb	w0, [x19]
  402dd8:	cbz	w0, 402e0c <ferror@plt+0x122c>
  402ddc:	mov	w0, #0x0                   	// #0
  402de0:	ldp	x19, x20, [sp, #16]
  402de4:	ldp	x21, x22, [sp, #32]
  402de8:	ldp	x29, x30, [sp], #48
  402dec:	ret
  402df0:	bl	401a50 <__ctype_b_loc@plt>
  402df4:	ubfiz	x22, x22, #1, #8
  402df8:	ldr	x0, [x0]
  402dfc:	ldrh	w0, [x0, x22]
  402e00:	tbz	w0, #11, 402dc4 <ferror@plt+0x11e4>
  402e04:	add	x19, x19, #0x1
  402e08:	b	402db8 <ferror@plt+0x11d8>
  402e0c:	mov	w0, #0x1                   	// #1
  402e10:	b	402de0 <ferror@plt+0x1200>
  402e14:	cbz	x20, 402ddc <ferror@plt+0x11fc>
  402e18:	str	x19, [x20]
  402e1c:	b	402dc8 <ferror@plt+0x11e8>
  402e20:	stp	x29, x30, [sp, #-48]!
  402e24:	mov	x29, sp
  402e28:	stp	x19, x20, [sp, #16]
  402e2c:	mov	x20, x1
  402e30:	mov	x19, x0
  402e34:	stp	x21, x22, [sp, #32]
  402e38:	mov	x21, x0
  402e3c:	cbz	x19, 402e98 <ferror@plt+0x12b8>
  402e40:	ldrsb	w22, [x19]
  402e44:	cbnz	w22, 402e74 <ferror@plt+0x1294>
  402e48:	cbnz	x20, 402e9c <ferror@plt+0x12bc>
  402e4c:	cmp	x19, #0x0
  402e50:	ccmp	x21, x19, #0x2, ne  // ne = any
  402e54:	b.cs	402e60 <ferror@plt+0x1280>  // b.hs, b.nlast
  402e58:	ldrsb	w0, [x19]
  402e5c:	cbz	w0, 402e90 <ferror@plt+0x12b0>
  402e60:	mov	w0, #0x0                   	// #0
  402e64:	ldp	x19, x20, [sp, #16]
  402e68:	ldp	x21, x22, [sp, #32]
  402e6c:	ldp	x29, x30, [sp], #48
  402e70:	ret
  402e74:	bl	401a50 <__ctype_b_loc@plt>
  402e78:	ubfiz	x22, x22, #1, #8
  402e7c:	ldr	x0, [x0]
  402e80:	ldrh	w0, [x0, x22]
  402e84:	tbz	w0, #12, 402e48 <ferror@plt+0x1268>
  402e88:	add	x19, x19, #0x1
  402e8c:	b	402e3c <ferror@plt+0x125c>
  402e90:	mov	w0, #0x1                   	// #1
  402e94:	b	402e64 <ferror@plt+0x1284>
  402e98:	cbz	x20, 402e60 <ferror@plt+0x1280>
  402e9c:	str	x19, [x20]
  402ea0:	b	402e4c <ferror@plt+0x126c>
  402ea4:	stp	x29, x30, [sp, #-128]!
  402ea8:	mov	x29, sp
  402eac:	stp	x19, x20, [sp, #16]
  402eb0:	mov	x19, x0
  402eb4:	add	x0, sp, #0x80
  402eb8:	mov	x20, x1
  402ebc:	stp	x21, x22, [sp, #32]
  402ec0:	add	x21, sp, #0x80
  402ec4:	stp	x0, x0, [sp, #48]
  402ec8:	add	x0, sp, #0x50
  402ecc:	str	x0, [sp, #64]
  402ed0:	mov	w0, #0xffffffd0            	// #-48
  402ed4:	str	w0, [sp, #72]
  402ed8:	str	wzr, [sp, #76]
  402edc:	stp	x2, x3, [sp, #80]
  402ee0:	stp	x4, x5, [sp, #96]
  402ee4:	stp	x6, x7, [sp, #112]
  402ee8:	ldr	w1, [sp, #72]
  402eec:	ldr	x0, [sp, #48]
  402ef0:	tbnz	w1, #31, 402f54 <ferror@plt+0x1374>
  402ef4:	add	x1, x0, #0xf
  402ef8:	and	x1, x1, #0xfffffffffffffff8
  402efc:	str	x1, [sp, #48]
  402f00:	ldr	x1, [x0]
  402f04:	cbz	x1, 402f84 <ferror@plt+0x13a4>
  402f08:	ldr	w2, [sp, #72]
  402f0c:	ldr	x0, [sp, #48]
  402f10:	tbnz	w2, #31, 402f6c <ferror@plt+0x138c>
  402f14:	add	x2, x0, #0xf
  402f18:	and	x2, x2, #0xfffffffffffffff8
  402f1c:	str	x2, [sp, #48]
  402f20:	ldr	x22, [x0]
  402f24:	cbz	x22, 402f84 <ferror@plt+0x13a4>
  402f28:	mov	x0, x19
  402f2c:	bl	401a30 <strcmp@plt>
  402f30:	cbz	w0, 402fa0 <ferror@plt+0x13c0>
  402f34:	mov	x1, x22
  402f38:	mov	x0, x19
  402f3c:	bl	401a30 <strcmp@plt>
  402f40:	cbnz	w0, 402ee8 <ferror@plt+0x1308>
  402f44:	ldp	x19, x20, [sp, #16]
  402f48:	ldp	x21, x22, [sp, #32]
  402f4c:	ldp	x29, x30, [sp], #128
  402f50:	ret
  402f54:	add	w2, w1, #0x8
  402f58:	str	w2, [sp, #72]
  402f5c:	cmp	w2, #0x0
  402f60:	b.gt	402ef4 <ferror@plt+0x1314>
  402f64:	add	x0, x21, w1, sxtw
  402f68:	b	402f00 <ferror@plt+0x1320>
  402f6c:	add	w3, w2, #0x8
  402f70:	str	w3, [sp, #72]
  402f74:	cmp	w3, #0x0
  402f78:	b.gt	402f14 <ferror@plt+0x1334>
  402f7c:	add	x0, x21, w2, sxtw
  402f80:	b	402f20 <ferror@plt+0x1340>
  402f84:	adrp	x0, 416000 <ferror@plt+0x14420>
  402f88:	adrp	x1, 404000 <ferror@plt+0x2420>
  402f8c:	mov	x3, x19
  402f90:	mov	x2, x20
  402f94:	ldr	w0, [x0, #584]
  402f98:	add	x1, x1, #0x690
  402f9c:	bl	401b50 <errx@plt>
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	b	402f44 <ferror@plt+0x1364>
  402fa8:	add	x1, x0, x1
  402fac:	sxtb	w2, w2
  402fb0:	cmp	x0, x1
  402fb4:	b.eq	402fc0 <ferror@plt+0x13e0>  // b.none
  402fb8:	ldrsb	w3, [x0]
  402fbc:	cbnz	w3, 402fc8 <ferror@plt+0x13e8>
  402fc0:	mov	x0, #0x0                   	// #0
  402fc4:	ret
  402fc8:	cmp	w2, w3
  402fcc:	b.eq	402fc4 <ferror@plt+0x13e4>  // b.none
  402fd0:	add	x0, x0, #0x1
  402fd4:	b	402fb0 <ferror@plt+0x13d0>
  402fd8:	stp	x29, x30, [sp, #-32]!
  402fdc:	mov	w2, #0xa                   	// #10
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	mov	x20, x1
  402fec:	mov	x19, x0
  402ff0:	bl	4029f8 <ferror@plt+0xe18>
  402ff4:	mov	w1, #0xffff                	// #65535
  402ff8:	cmp	w0, w1
  402ffc:	b.ls	40300c <ferror@plt+0x142c>  // b.plast
  403000:	mov	x1, x20
  403004:	mov	x0, x19
  403008:	bl	4029bc <ferror@plt+0xddc>
  40300c:	ldp	x19, x20, [sp, #16]
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	stp	x29, x30, [sp, #-32]!
  40301c:	mov	w2, #0x10                  	// #16
  403020:	mov	x29, sp
  403024:	stp	x19, x20, [sp, #16]
  403028:	mov	x20, x1
  40302c:	mov	x19, x0
  403030:	bl	4029f8 <ferror@plt+0xe18>
  403034:	mov	w1, #0xffff                	// #65535
  403038:	cmp	w0, w1
  40303c:	b.ls	40304c <ferror@plt+0x146c>  // b.plast
  403040:	mov	x1, x20
  403044:	mov	x0, x19
  403048:	bl	4029bc <ferror@plt+0xddc>
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	ldp	x29, x30, [sp], #32
  403054:	ret
  403058:	mov	w2, #0xa                   	// #10
  40305c:	b	4029f8 <ferror@plt+0xe18>
  403060:	mov	w2, #0x10                  	// #16
  403064:	b	4029f8 <ferror@plt+0xe18>
  403068:	stp	x29, x30, [sp, #-64]!
  40306c:	mov	x29, sp
  403070:	stp	x19, x20, [sp, #16]
  403074:	mov	x19, x0
  403078:	str	x21, [sp, #32]
  40307c:	mov	x21, x1
  403080:	str	xzr, [sp, #56]
  403084:	bl	401b90 <__errno_location@plt>
  403088:	str	wzr, [x0]
  40308c:	mov	x20, x0
  403090:	cbz	x19, 4030cc <ferror@plt+0x14ec>
  403094:	ldrsb	w0, [x19]
  403098:	cbz	w0, 4030cc <ferror@plt+0x14ec>
  40309c:	add	x1, sp, #0x38
  4030a0:	mov	x0, x19
  4030a4:	mov	w2, #0xa                   	// #10
  4030a8:	bl	401860 <strtoimax@plt>
  4030ac:	ldr	w1, [x20]
  4030b0:	cbnz	w1, 4030cc <ferror@plt+0x14ec>
  4030b4:	ldr	x1, [sp, #56]
  4030b8:	cmp	x1, x19
  4030bc:	b.eq	4030cc <ferror@plt+0x14ec>  // b.none
  4030c0:	cbz	x1, 4030f8 <ferror@plt+0x1518>
  4030c4:	ldrsb	w1, [x1]
  4030c8:	cbz	w1, 4030f8 <ferror@plt+0x1518>
  4030cc:	ldr	w1, [x20]
  4030d0:	adrp	x0, 416000 <ferror@plt+0x14420>
  4030d4:	mov	x3, x19
  4030d8:	mov	x2, x21
  4030dc:	cmp	w1, #0x22
  4030e0:	ldr	w0, [x0, #584]
  4030e4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4030e8:	add	x1, x1, #0x690
  4030ec:	b.ne	4030f4 <ferror@plt+0x1514>  // b.any
  4030f0:	bl	401bc0 <err@plt>
  4030f4:	bl	401b50 <errx@plt>
  4030f8:	ldp	x19, x20, [sp, #16]
  4030fc:	ldr	x21, [sp, #32]
  403100:	ldp	x29, x30, [sp], #64
  403104:	ret
  403108:	stp	x29, x30, [sp, #-32]!
  40310c:	mov	x29, sp
  403110:	stp	x19, x20, [sp, #16]
  403114:	mov	x19, x1
  403118:	mov	x20, x0
  40311c:	bl	403068 <ferror@plt+0x1488>
  403120:	mov	x1, #0x80000000            	// #2147483648
  403124:	add	x1, x0, x1
  403128:	mov	x2, #0xffffffff            	// #4294967295
  40312c:	cmp	x1, x2
  403130:	b.ls	40315c <ferror@plt+0x157c>  // b.plast
  403134:	bl	401b90 <__errno_location@plt>
  403138:	mov	w1, #0x22                  	// #34
  40313c:	str	w1, [x0]
  403140:	adrp	x0, 416000 <ferror@plt+0x14420>
  403144:	adrp	x1, 404000 <ferror@plt+0x2420>
  403148:	mov	x3, x20
  40314c:	mov	x2, x19
  403150:	ldr	w0, [x0, #584]
  403154:	add	x1, x1, #0x690
  403158:	bl	401bc0 <err@plt>
  40315c:	ldp	x19, x20, [sp, #16]
  403160:	ldp	x29, x30, [sp], #32
  403164:	ret
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	x29, sp
  403170:	stp	x19, x20, [sp, #16]
  403174:	mov	x19, x1
  403178:	mov	x20, x0
  40317c:	bl	403108 <ferror@plt+0x1528>
  403180:	add	w2, w0, #0x8, lsl #12
  403184:	mov	w1, #0xffff                	// #65535
  403188:	cmp	w2, w1
  40318c:	b.ls	4031b8 <ferror@plt+0x15d8>  // b.plast
  403190:	bl	401b90 <__errno_location@plt>
  403194:	mov	w1, #0x22                  	// #34
  403198:	str	w1, [x0]
  40319c:	adrp	x0, 416000 <ferror@plt+0x14420>
  4031a0:	adrp	x1, 404000 <ferror@plt+0x2420>
  4031a4:	mov	x3, x20
  4031a8:	mov	x2, x19
  4031ac:	ldr	w0, [x0, #584]
  4031b0:	add	x1, x1, #0x690
  4031b4:	bl	401bc0 <err@plt>
  4031b8:	ldp	x19, x20, [sp, #16]
  4031bc:	ldp	x29, x30, [sp], #32
  4031c0:	ret
  4031c4:	mov	w2, #0xa                   	// #10
  4031c8:	b	402918 <ferror@plt+0xd38>
  4031cc:	mov	w2, #0x10                  	// #16
  4031d0:	b	402918 <ferror@plt+0xd38>
  4031d4:	stp	x29, x30, [sp, #-64]!
  4031d8:	mov	x29, sp
  4031dc:	stp	x19, x20, [sp, #16]
  4031e0:	mov	x19, x0
  4031e4:	str	x21, [sp, #32]
  4031e8:	mov	x21, x1
  4031ec:	str	xzr, [sp, #56]
  4031f0:	bl	401b90 <__errno_location@plt>
  4031f4:	str	wzr, [x0]
  4031f8:	mov	x20, x0
  4031fc:	cbz	x19, 403234 <ferror@plt+0x1654>
  403200:	ldrsb	w0, [x19]
  403204:	cbz	w0, 403234 <ferror@plt+0x1654>
  403208:	mov	x0, x19
  40320c:	add	x1, sp, #0x38
  403210:	bl	401880 <strtod@plt>
  403214:	ldr	w0, [x20]
  403218:	cbnz	w0, 403234 <ferror@plt+0x1654>
  40321c:	ldr	x0, [sp, #56]
  403220:	cmp	x0, x19
  403224:	b.eq	403234 <ferror@plt+0x1654>  // b.none
  403228:	cbz	x0, 403260 <ferror@plt+0x1680>
  40322c:	ldrsb	w0, [x0]
  403230:	cbz	w0, 403260 <ferror@plt+0x1680>
  403234:	ldr	w1, [x20]
  403238:	adrp	x0, 416000 <ferror@plt+0x14420>
  40323c:	mov	x3, x19
  403240:	mov	x2, x21
  403244:	cmp	w1, #0x22
  403248:	ldr	w0, [x0, #584]
  40324c:	adrp	x1, 404000 <ferror@plt+0x2420>
  403250:	add	x1, x1, #0x690
  403254:	b.ne	40325c <ferror@plt+0x167c>  // b.any
  403258:	bl	401bc0 <err@plt>
  40325c:	bl	401b50 <errx@plt>
  403260:	ldp	x19, x20, [sp, #16]
  403264:	ldr	x21, [sp, #32]
  403268:	ldp	x29, x30, [sp], #64
  40326c:	ret
  403270:	stp	x29, x30, [sp, #-64]!
  403274:	mov	x29, sp
  403278:	stp	x19, x20, [sp, #16]
  40327c:	mov	x19, x0
  403280:	str	x21, [sp, #32]
  403284:	mov	x21, x1
  403288:	str	xzr, [sp, #56]
  40328c:	bl	401b90 <__errno_location@plt>
  403290:	str	wzr, [x0]
  403294:	mov	x20, x0
  403298:	cbz	x19, 4032d4 <ferror@plt+0x16f4>
  40329c:	ldrsb	w0, [x19]
  4032a0:	cbz	w0, 4032d4 <ferror@plt+0x16f4>
  4032a4:	add	x1, sp, #0x38
  4032a8:	mov	x0, x19
  4032ac:	mov	w2, #0xa                   	// #10
  4032b0:	bl	401a70 <strtol@plt>
  4032b4:	ldr	w1, [x20]
  4032b8:	cbnz	w1, 4032d4 <ferror@plt+0x16f4>
  4032bc:	ldr	x1, [sp, #56]
  4032c0:	cmp	x1, x19
  4032c4:	b.eq	4032d4 <ferror@plt+0x16f4>  // b.none
  4032c8:	cbz	x1, 403300 <ferror@plt+0x1720>
  4032cc:	ldrsb	w1, [x1]
  4032d0:	cbz	w1, 403300 <ferror@plt+0x1720>
  4032d4:	ldr	w1, [x20]
  4032d8:	adrp	x0, 416000 <ferror@plt+0x14420>
  4032dc:	mov	x3, x19
  4032e0:	mov	x2, x21
  4032e4:	cmp	w1, #0x22
  4032e8:	ldr	w0, [x0, #584]
  4032ec:	adrp	x1, 404000 <ferror@plt+0x2420>
  4032f0:	add	x1, x1, #0x690
  4032f4:	b.ne	4032fc <ferror@plt+0x171c>  // b.any
  4032f8:	bl	401bc0 <err@plt>
  4032fc:	bl	401b50 <errx@plt>
  403300:	ldp	x19, x20, [sp, #16]
  403304:	ldr	x21, [sp, #32]
  403308:	ldp	x29, x30, [sp], #64
  40330c:	ret
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	mov	x19, x0
  403320:	str	x21, [sp, #32]
  403324:	mov	x21, x1
  403328:	str	xzr, [sp, #56]
  40332c:	bl	401b90 <__errno_location@plt>
  403330:	str	wzr, [x0]
  403334:	mov	x20, x0
  403338:	cbz	x19, 403374 <ferror@plt+0x1794>
  40333c:	ldrsb	w0, [x19]
  403340:	cbz	w0, 403374 <ferror@plt+0x1794>
  403344:	add	x1, sp, #0x38
  403348:	mov	x0, x19
  40334c:	mov	w2, #0xa                   	// #10
  403350:	bl	4017f0 <strtoul@plt>
  403354:	ldr	w1, [x20]
  403358:	cbnz	w1, 403374 <ferror@plt+0x1794>
  40335c:	ldr	x1, [sp, #56]
  403360:	cmp	x1, x19
  403364:	b.eq	403374 <ferror@plt+0x1794>  // b.none
  403368:	cbz	x1, 4033a0 <ferror@plt+0x17c0>
  40336c:	ldrsb	w1, [x1]
  403370:	cbz	w1, 4033a0 <ferror@plt+0x17c0>
  403374:	ldr	w1, [x20]
  403378:	adrp	x0, 416000 <ferror@plt+0x14420>
  40337c:	mov	x3, x19
  403380:	mov	x2, x21
  403384:	cmp	w1, #0x22
  403388:	ldr	w0, [x0, #584]
  40338c:	adrp	x1, 404000 <ferror@plt+0x2420>
  403390:	add	x1, x1, #0x690
  403394:	b.ne	40339c <ferror@plt+0x17bc>  // b.any
  403398:	bl	401bc0 <err@plt>
  40339c:	bl	401b50 <errx@plt>
  4033a0:	ldp	x19, x20, [sp, #16]
  4033a4:	ldr	x21, [sp, #32]
  4033a8:	ldp	x29, x30, [sp], #64
  4033ac:	ret
  4033b0:	stp	x29, x30, [sp, #-48]!
  4033b4:	mov	x29, sp
  4033b8:	stp	x19, x20, [sp, #16]
  4033bc:	mov	x19, x1
  4033c0:	mov	x20, x0
  4033c4:	add	x1, sp, #0x28
  4033c8:	bl	402d94 <ferror@plt+0x11b4>
  4033cc:	cbnz	w0, 4033e0 <ferror@plt+0x1800>
  4033d0:	ldp	x19, x20, [sp, #16]
  4033d4:	ldr	x0, [sp, #40]
  4033d8:	ldp	x29, x30, [sp], #48
  4033dc:	ret
  4033e0:	bl	401b90 <__errno_location@plt>
  4033e4:	mov	x1, x0
  4033e8:	adrp	x0, 416000 <ferror@plt+0x14420>
  4033ec:	mov	x3, x20
  4033f0:	ldr	w2, [x1]
  4033f4:	adrp	x1, 404000 <ferror@plt+0x2420>
  4033f8:	ldr	w0, [x0, #584]
  4033fc:	cbz	w2, 40340c <ferror@plt+0x182c>
  403400:	mov	x2, x19
  403404:	add	x1, x1, #0x690
  403408:	bl	401bc0 <err@plt>
  40340c:	mov	x2, x19
  403410:	add	x1, x1, #0x690
  403414:	bl	401b50 <errx@plt>
  403418:	stp	x29, x30, [sp, #-32]!
  40341c:	mov	x29, sp
  403420:	str	x19, [sp, #16]
  403424:	mov	x19, x1
  403428:	mov	x1, x2
  40342c:	bl	4031d4 <ferror@plt+0x15f4>
  403430:	fcvtzs	d1, d0
  403434:	mov	x0, #0x848000000000        	// #145685290680320
  403438:	movk	x0, #0x412e, lsl #48
  40343c:	str	d1, [x19]
  403440:	scvtf	d1, d1
  403444:	fsub	d0, d0, d1
  403448:	fmov	d1, x0
  40344c:	fmul	d0, d0, d1
  403450:	fcvtzs	d0, d0
  403454:	str	d0, [x19, #8]
  403458:	ldr	x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	mov	w3, w0
  403468:	mov	x0, x1
  40346c:	and	w1, w3, #0xf000
  403470:	cmp	w1, #0x4, lsl #12
  403474:	b.ne	4035a4 <ferror@plt+0x19c4>  // b.any
  403478:	mov	w1, #0x64                  	// #100
  40347c:	mov	w2, #0x1                   	// #1
  403480:	strb	w1, [x0]
  403484:	and	x4, x2, #0xffff
  403488:	add	w5, w2, #0x1
  40348c:	and	x5, x5, #0x3
  403490:	tst	x3, #0x100
  403494:	mov	w6, #0x2d                  	// #45
  403498:	mov	w1, #0x72                  	// #114
  40349c:	csel	w1, w1, w6, ne  // ne = any
  4034a0:	tst	x3, #0x80
  4034a4:	strb	w1, [x0, x4]
  4034a8:	mov	w1, #0x77                  	// #119
  4034ac:	csel	w1, w1, w6, ne  // ne = any
  4034b0:	strb	w1, [x0, x5]
  4034b4:	add	w4, w2, #0x2
  4034b8:	and	w1, w3, #0x40
  4034bc:	and	w4, w4, #0xffff
  4034c0:	tbz	w3, #11, 40360c <ferror@plt+0x1a2c>
  4034c4:	cmp	w1, #0x0
  4034c8:	mov	w5, #0x53                  	// #83
  4034cc:	mov	w1, #0x73                  	// #115
  4034d0:	csel	w1, w1, w5, ne  // ne = any
  4034d4:	and	x4, x4, #0xffff
  4034d8:	add	w5, w2, #0x3
  4034dc:	and	x5, x5, #0x7
  4034e0:	tst	x3, #0x20
  4034e4:	mov	w6, #0x2d                  	// #45
  4034e8:	strb	w1, [x0, x4]
  4034ec:	add	w4, w2, #0x4
  4034f0:	and	x4, x4, #0xf
  4034f4:	mov	w1, #0x72                  	// #114
  4034f8:	csel	w1, w1, w6, ne  // ne = any
  4034fc:	tst	x3, #0x10
  403500:	strb	w1, [x0, x5]
  403504:	mov	w1, #0x77                  	// #119
  403508:	csel	w1, w1, w6, ne  // ne = any
  40350c:	strb	w1, [x0, x4]
  403510:	add	w5, w2, #0x5
  403514:	and	w1, w3, #0x8
  403518:	and	w5, w5, #0xffff
  40351c:	tbz	w3, #10, 40361c <ferror@plt+0x1a3c>
  403520:	cmp	w1, #0x0
  403524:	mov	w4, #0x53                  	// #83
  403528:	mov	w1, #0x73                  	// #115
  40352c:	csel	w1, w1, w4, ne  // ne = any
  403530:	and	x5, x5, #0xffff
  403534:	add	w4, w2, #0x6
  403538:	and	x4, x4, #0xf
  40353c:	tst	x3, #0x4
  403540:	mov	w6, #0x2d                  	// #45
  403544:	strb	w1, [x0, x5]
  403548:	add	w5, w2, #0x7
  40354c:	and	x5, x5, #0xf
  403550:	mov	w1, #0x72                  	// #114
  403554:	csel	w1, w1, w6, ne  // ne = any
  403558:	tst	x3, #0x2
  40355c:	strb	w1, [x0, x4]
  403560:	mov	w1, #0x77                  	// #119
  403564:	csel	w1, w1, w6, ne  // ne = any
  403568:	strb	w1, [x0, x5]
  40356c:	add	w4, w2, #0x8
  403570:	and	w1, w3, #0x1
  403574:	and	w4, w4, #0xffff
  403578:	tbz	w3, #9, 40362c <ferror@plt+0x1a4c>
  40357c:	cmp	w1, #0x0
  403580:	mov	w3, #0x54                  	// #84
  403584:	mov	w1, #0x74                  	// #116
  403588:	csel	w1, w1, w3, ne  // ne = any
  40358c:	and	x3, x4, #0xffff
  403590:	add	w2, w2, #0x9
  403594:	and	x2, x2, #0xffff
  403598:	strb	w1, [x0, x3]
  40359c:	strb	wzr, [x0, x2]
  4035a0:	ret
  4035a4:	cmp	w1, #0xa, lsl #12
  4035a8:	b.ne	4035b4 <ferror@plt+0x19d4>  // b.any
  4035ac:	mov	w1, #0x6c                  	// #108
  4035b0:	b	40347c <ferror@plt+0x189c>
  4035b4:	cmp	w1, #0x2, lsl #12
  4035b8:	b.ne	4035c4 <ferror@plt+0x19e4>  // b.any
  4035bc:	mov	w1, #0x63                  	// #99
  4035c0:	b	40347c <ferror@plt+0x189c>
  4035c4:	cmp	w1, #0x6, lsl #12
  4035c8:	b.ne	4035d4 <ferror@plt+0x19f4>  // b.any
  4035cc:	mov	w1, #0x62                  	// #98
  4035d0:	b	40347c <ferror@plt+0x189c>
  4035d4:	cmp	w1, #0xc, lsl #12
  4035d8:	b.ne	4035e4 <ferror@plt+0x1a04>  // b.any
  4035dc:	mov	w1, #0x73                  	// #115
  4035e0:	b	40347c <ferror@plt+0x189c>
  4035e4:	cmp	w1, #0x1, lsl #12
  4035e8:	b.ne	4035f4 <ferror@plt+0x1a14>  // b.any
  4035ec:	mov	w1, #0x70                  	// #112
  4035f0:	b	40347c <ferror@plt+0x189c>
  4035f4:	cmp	w1, #0x8, lsl #12
  4035f8:	b.ne	403604 <ferror@plt+0x1a24>  // b.any
  4035fc:	mov	w1, #0x2d                  	// #45
  403600:	b	40347c <ferror@plt+0x189c>
  403604:	mov	w2, #0x0                   	// #0
  403608:	b	403484 <ferror@plt+0x18a4>
  40360c:	cmp	w1, #0x0
  403610:	mov	w1, #0x78                  	// #120
  403614:	csel	w1, w1, w6, ne  // ne = any
  403618:	b	4034d4 <ferror@plt+0x18f4>
  40361c:	cmp	w1, #0x0
  403620:	mov	w1, #0x78                  	// #120
  403624:	csel	w1, w1, w6, ne  // ne = any
  403628:	b	403530 <ferror@plt+0x1950>
  40362c:	cmp	w1, #0x0
  403630:	mov	w1, #0x78                  	// #120
  403634:	csel	w1, w1, w6, ne  // ne = any
  403638:	b	40358c <ferror@plt+0x19ac>
  40363c:	stp	x29, x30, [sp, #-96]!
  403640:	mov	x29, sp
  403644:	stp	x19, x20, [sp, #16]
  403648:	stp	x21, x22, [sp, #32]
  40364c:	add	x21, sp, #0x38
  403650:	tbz	w0, #1, 403764 <ferror@plt+0x1b84>
  403654:	add	x4, x21, #0x1
  403658:	mov	w2, #0x20                  	// #32
  40365c:	strb	w2, [sp, #56]
  403660:	mov	w2, #0xa                   	// #10
  403664:	mov	x3, #0x1                   	// #1
  403668:	lsl	x5, x3, x2
  40366c:	cmp	x1, x5
  403670:	b.cc	403680 <ferror@plt+0x1aa0>  // b.lo, b.ul, b.last
  403674:	add	w2, w2, #0xa
  403678:	cmp	w2, #0x46
  40367c:	b.ne	403668 <ferror@plt+0x1a88>  // b.any
  403680:	subs	w5, w2, #0xa
  403684:	b.eq	40376c <ferror@plt+0x1b8c>  // b.none
  403688:	mov	w3, #0xa                   	// #10
  40368c:	udiv	w3, w5, w3
  403690:	sxtw	x3, w3
  403694:	adrp	x6, 404000 <ferror@plt+0x2420>
  403698:	add	x6, x6, #0x6ad
  40369c:	ldrsb	w6, [x3, x6]
  4036a0:	cbz	w5, 403774 <ferror@plt+0x1b94>
  4036a4:	mov	x19, #0xffffffffffffffff    	// #-1
  4036a8:	lsr	x20, x1, x5
  4036ac:	lsl	x19, x19, x5
  4036b0:	bic	x1, x1, x19
  4036b4:	mov	x3, x4
  4036b8:	strb	w6, [x3], #1
  4036bc:	tbz	w0, #0, 4036d4 <ferror@plt+0x1af4>
  4036c0:	cmp	w6, #0x42
  4036c4:	b.eq	4036d4 <ferror@plt+0x1af4>  // b.none
  4036c8:	add	x3, x4, #0x3
  4036cc:	mov	w5, #0x4269                	// #17001
  4036d0:	sturh	w5, [x4, #1]
  4036d4:	strb	wzr, [x3]
  4036d8:	add	x22, sp, #0x40
  4036dc:	cbz	x1, 403798 <ferror@plt+0x1bb8>
  4036e0:	sub	w2, w2, #0x14
  4036e4:	lsr	x1, x1, x2
  4036e8:	tbz	w0, #2, 403780 <ferror@plt+0x1ba0>
  4036ec:	add	x1, x1, #0x5
  4036f0:	mov	x0, #0xa                   	// #10
  4036f4:	udiv	x19, x1, x0
  4036f8:	udiv	x1, x19, x0
  4036fc:	msub	x0, x1, x0, x19
  403700:	cmp	x0, #0x0
  403704:	csel	x19, x19, x1, ne  // ne = any
  403708:	cbz	x19, 403798 <ferror@plt+0x1bb8>
  40370c:	bl	4018f0 <localeconv@plt>
  403710:	cbz	x0, 403724 <ferror@plt+0x1b44>
  403714:	ldr	x4, [x0]
  403718:	cbz	x4, 403724 <ferror@plt+0x1b44>
  40371c:	ldrsb	w1, [x4]
  403720:	cbnz	w1, 40372c <ferror@plt+0x1b4c>
  403724:	adrp	x0, 404000 <ferror@plt+0x2420>
  403728:	add	x4, x0, #0x6ab
  40372c:	adrp	x2, 404000 <ferror@plt+0x2420>
  403730:	mov	x6, x21
  403734:	mov	x5, x19
  403738:	mov	w3, w20
  40373c:	add	x2, x2, #0x6b5
  403740:	mov	x0, x22
  403744:	mov	x1, #0x20                  	// #32
  403748:	bl	4018e0 <snprintf@plt>
  40374c:	mov	x0, x22
  403750:	bl	4019a0 <strdup@plt>
  403754:	ldp	x19, x20, [sp, #16]
  403758:	ldp	x21, x22, [sp, #32]
  40375c:	ldp	x29, x30, [sp], #96
  403760:	ret
  403764:	mov	x4, x21
  403768:	b	403660 <ferror@plt+0x1a80>
  40376c:	mov	x3, #0x0                   	// #0
  403770:	b	403694 <ferror@plt+0x1ab4>
  403774:	mov	w20, w1
  403778:	mov	x1, #0x0                   	// #0
  40377c:	b	4036b4 <ferror@plt+0x1ad4>
  403780:	add	x1, x1, #0x32
  403784:	mov	x19, #0x64                  	// #100
  403788:	udiv	x19, x1, x19
  40378c:	cmp	x19, #0xa
  403790:	b.ne	403708 <ferror@plt+0x1b28>  // b.any
  403794:	add	w20, w20, #0x1
  403798:	mov	x4, x21
  40379c:	mov	w3, w20
  4037a0:	mov	x0, x22
  4037a4:	adrp	x2, 404000 <ferror@plt+0x2420>
  4037a8:	mov	x1, #0x20                  	// #32
  4037ac:	add	x2, x2, #0x6bf
  4037b0:	bl	4018e0 <snprintf@plt>
  4037b4:	b	40374c <ferror@plt+0x1b6c>
  4037b8:	cbnz	x0, 4037dc <ferror@plt+0x1bfc>
  4037bc:	mov	w0, #0xffffffff            	// #-1
  4037c0:	ret
  4037c4:	mov	w0, #0xffffffff            	// #-1
  4037c8:	ldp	x19, x20, [sp, #16]
  4037cc:	ldp	x21, x22, [sp, #32]
  4037d0:	ldp	x23, x24, [sp, #48]
  4037d4:	ldp	x29, x30, [sp], #64
  4037d8:	ret
  4037dc:	stp	x29, x30, [sp, #-64]!
  4037e0:	mov	x29, sp
  4037e4:	stp	x19, x20, [sp, #16]
  4037e8:	mov	x19, x0
  4037ec:	stp	x21, x22, [sp, #32]
  4037f0:	stp	x23, x24, [sp, #48]
  4037f4:	ldrsb	w0, [x0]
  4037f8:	cbz	w0, 4037c4 <ferror@plt+0x1be4>
  4037fc:	cmp	x1, #0x0
  403800:	mov	x22, x1
  403804:	mov	x23, x2
  403808:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40380c:	b.eq	4037c4 <ferror@plt+0x1be4>  // b.none
  403810:	mov	x24, x3
  403814:	cbz	x3, 4037c4 <ferror@plt+0x1be4>
  403818:	mov	x0, #0x0                   	// #0
  40381c:	mov	x20, #0x0                   	// #0
  403820:	ldrsb	w1, [x19]
  403824:	cbnz	w1, 403830 <ferror@plt+0x1c50>
  403828:	mov	x0, x20
  40382c:	b	4037c8 <ferror@plt+0x1be8>
  403830:	cmp	x23, x20
  403834:	b.ls	403898 <ferror@plt+0x1cb8>  // b.plast
  403838:	cmp	x0, #0x0
  40383c:	csel	x0, x0, x19, ne  // ne = any
  403840:	cmp	w1, #0x2c
  403844:	ldrsb	w1, [x19, #1]
  403848:	csel	x21, x19, xzr, eq  // eq = none
  40384c:	cbnz	w1, 40388c <ferror@plt+0x1cac>
  403850:	add	x21, x19, #0x1
  403854:	cmp	x0, x21
  403858:	b.cs	4037c4 <ferror@plt+0x1be4>  // b.hs, b.nlast
  40385c:	sub	x1, x21, x0
  403860:	blr	x24
  403864:	mov	w1, w0
  403868:	cmn	w0, #0x1
  40386c:	b.eq	4037c4 <ferror@plt+0x1be4>  // b.none
  403870:	str	w1, [x22, x20, lsl #2]
  403874:	add	x0, x20, #0x1
  403878:	ldrsb	w1, [x21]
  40387c:	cbz	w1, 4037c8 <ferror@plt+0x1be8>
  403880:	mov	x20, x0
  403884:	mov	x0, #0x0                   	// #0
  403888:	b	403890 <ferror@plt+0x1cb0>
  40388c:	cbnz	x21, 403854 <ferror@plt+0x1c74>
  403890:	add	x19, x19, #0x1
  403894:	b	403820 <ferror@plt+0x1c40>
  403898:	mov	w0, #0xfffffffe            	// #-2
  40389c:	b	4037c8 <ferror@plt+0x1be8>
  4038a0:	cbz	x0, 403914 <ferror@plt+0x1d34>
  4038a4:	stp	x29, x30, [sp, #-32]!
  4038a8:	mov	x29, sp
  4038ac:	str	x19, [sp, #16]
  4038b0:	mov	x19, x3
  4038b4:	mov	x3, x4
  4038b8:	ldrsb	w4, [x0]
  4038bc:	cbz	w4, 40391c <ferror@plt+0x1d3c>
  4038c0:	cbz	x19, 40391c <ferror@plt+0x1d3c>
  4038c4:	ldr	x5, [x19]
  4038c8:	cmp	x5, x2
  4038cc:	b.hi	40391c <ferror@plt+0x1d3c>  // b.pmore
  4038d0:	cmp	w4, #0x2b
  4038d4:	b.ne	40390c <ferror@plt+0x1d2c>  // b.any
  4038d8:	add	x0, x0, #0x1
  4038dc:	ldr	x4, [x19]
  4038e0:	sub	x2, x2, x4
  4038e4:	add	x1, x1, x4, lsl #2
  4038e8:	bl	4037b8 <ferror@plt+0x1bd8>
  4038ec:	cmp	w0, #0x0
  4038f0:	b.le	403900 <ferror@plt+0x1d20>
  4038f4:	ldr	x1, [x19]
  4038f8:	add	x1, x1, w0, sxtw
  4038fc:	str	x1, [x19]
  403900:	ldr	x19, [sp, #16]
  403904:	ldp	x29, x30, [sp], #32
  403908:	ret
  40390c:	str	xzr, [x19]
  403910:	b	4038dc <ferror@plt+0x1cfc>
  403914:	mov	w0, #0xffffffff            	// #-1
  403918:	ret
  40391c:	mov	w0, #0xffffffff            	// #-1
  403920:	b	403900 <ferror@plt+0x1d20>
  403924:	cmp	x0, #0x0
  403928:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40392c:	b.eq	4039e4 <ferror@plt+0x1e04>  // b.none
  403930:	stp	x29, x30, [sp, #-64]!
  403934:	mov	x29, sp
  403938:	stp	x19, x20, [sp, #16]
  40393c:	mov	x20, x1
  403940:	stp	x21, x22, [sp, #32]
  403944:	str	x23, [sp, #48]
  403948:	cbz	x1, 4039ec <ferror@plt+0x1e0c>
  40394c:	mov	x22, x2
  403950:	mov	x19, x0
  403954:	mov	w23, #0x1                   	// #1
  403958:	mov	x0, #0x0                   	// #0
  40395c:	ldrsb	w1, [x19]
  403960:	cbz	w1, 4039b8 <ferror@plt+0x1dd8>
  403964:	cmp	x0, #0x0
  403968:	csel	x0, x0, x19, ne  // ne = any
  40396c:	cmp	w1, #0x2c
  403970:	ldrsb	w1, [x19, #1]
  403974:	csel	x21, x19, xzr, eq  // eq = none
  403978:	cbnz	w1, 4039d0 <ferror@plt+0x1df0>
  40397c:	add	x21, x19, #0x1
  403980:	cmp	x0, x21
  403984:	b.cs	4039f4 <ferror@plt+0x1e14>  // b.hs, b.nlast
  403988:	sub	x1, x21, x0
  40398c:	blr	x22
  403990:	tbnz	w0, #31, 4039bc <ferror@plt+0x1ddc>
  403994:	asr	w1, w0, #3
  403998:	and	w3, w0, #0x7
  40399c:	sxtw	x1, w1
  4039a0:	lsl	w3, w23, w3
  4039a4:	ldrb	w0, [x20, x1]
  4039a8:	orr	w3, w3, w0
  4039ac:	strb	w3, [x20, x1]
  4039b0:	ldrsb	w0, [x21]
  4039b4:	cbnz	w0, 4039dc <ferror@plt+0x1dfc>
  4039b8:	mov	w0, #0x0                   	// #0
  4039bc:	ldp	x19, x20, [sp, #16]
  4039c0:	ldp	x21, x22, [sp, #32]
  4039c4:	ldr	x23, [sp, #48]
  4039c8:	ldp	x29, x30, [sp], #64
  4039cc:	ret
  4039d0:	cbnz	x21, 403980 <ferror@plt+0x1da0>
  4039d4:	add	x19, x19, #0x1
  4039d8:	b	40395c <ferror@plt+0x1d7c>
  4039dc:	mov	x0, #0x0                   	// #0
  4039e0:	b	4039d4 <ferror@plt+0x1df4>
  4039e4:	mov	w0, #0xffffffea            	// #-22
  4039e8:	ret
  4039ec:	mov	w0, #0xffffffea            	// #-22
  4039f0:	b	4039bc <ferror@plt+0x1ddc>
  4039f4:	mov	w0, #0xffffffff            	// #-1
  4039f8:	b	4039bc <ferror@plt+0x1ddc>
  4039fc:	cmp	x0, #0x0
  403a00:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403a04:	b.eq	403aa0 <ferror@plt+0x1ec0>  // b.none
  403a08:	stp	x29, x30, [sp, #-48]!
  403a0c:	mov	x29, sp
  403a10:	stp	x19, x20, [sp, #16]
  403a14:	mov	x20, x1
  403a18:	stp	x21, x22, [sp, #32]
  403a1c:	cbz	x1, 403aa8 <ferror@plt+0x1ec8>
  403a20:	mov	x22, x2
  403a24:	mov	x19, x0
  403a28:	mov	x0, #0x0                   	// #0
  403a2c:	ldrsb	w1, [x19]
  403a30:	cbz	w1, 403a78 <ferror@plt+0x1e98>
  403a34:	cmp	x0, #0x0
  403a38:	csel	x0, x0, x19, ne  // ne = any
  403a3c:	cmp	w1, #0x2c
  403a40:	ldrsb	w1, [x19, #1]
  403a44:	csel	x21, x19, xzr, eq  // eq = none
  403a48:	cbnz	w1, 403a8c <ferror@plt+0x1eac>
  403a4c:	add	x21, x19, #0x1
  403a50:	cmp	x0, x21
  403a54:	b.cs	403ab0 <ferror@plt+0x1ed0>  // b.hs, b.nlast
  403a58:	sub	x1, x21, x0
  403a5c:	blr	x22
  403a60:	tbnz	x0, #63, 403a7c <ferror@plt+0x1e9c>
  403a64:	ldr	x1, [x20]
  403a68:	orr	x0, x1, x0
  403a6c:	str	x0, [x20]
  403a70:	ldrsb	w0, [x21]
  403a74:	cbnz	w0, 403a98 <ferror@plt+0x1eb8>
  403a78:	mov	w0, #0x0                   	// #0
  403a7c:	ldp	x19, x20, [sp, #16]
  403a80:	ldp	x21, x22, [sp, #32]
  403a84:	ldp	x29, x30, [sp], #48
  403a88:	ret
  403a8c:	cbnz	x21, 403a50 <ferror@plt+0x1e70>
  403a90:	add	x19, x19, #0x1
  403a94:	b	403a2c <ferror@plt+0x1e4c>
  403a98:	mov	x0, #0x0                   	// #0
  403a9c:	b	403a90 <ferror@plt+0x1eb0>
  403aa0:	mov	w0, #0xffffffea            	// #-22
  403aa4:	ret
  403aa8:	mov	w0, #0xffffffea            	// #-22
  403aac:	b	403a7c <ferror@plt+0x1e9c>
  403ab0:	mov	w0, #0xffffffff            	// #-1
  403ab4:	b	403a7c <ferror@plt+0x1e9c>
  403ab8:	stp	x29, x30, [sp, #-80]!
  403abc:	mov	x29, sp
  403ac0:	stp	x19, x20, [sp, #16]
  403ac4:	stp	x21, x22, [sp, #32]
  403ac8:	stp	x23, x24, [sp, #48]
  403acc:	str	xzr, [sp, #72]
  403ad0:	cbnz	x0, 403aec <ferror@plt+0x1f0c>
  403ad4:	mov	w0, #0x0                   	// #0
  403ad8:	ldp	x19, x20, [sp, #16]
  403adc:	ldp	x21, x22, [sp, #32]
  403ae0:	ldp	x23, x24, [sp, #48]
  403ae4:	ldp	x29, x30, [sp], #80
  403ae8:	ret
  403aec:	str	w3, [x1]
  403af0:	mov	x19, x0
  403af4:	str	w3, [x2]
  403af8:	mov	x23, x1
  403afc:	mov	x21, x2
  403b00:	mov	w22, w3
  403b04:	bl	401b90 <__errno_location@plt>
  403b08:	str	wzr, [x0]
  403b0c:	mov	x20, x0
  403b10:	add	x24, sp, #0x48
  403b14:	ldrsb	w0, [x19]
  403b18:	cmp	w0, #0x3a
  403b1c:	b.ne	403b60 <ferror@plt+0x1f80>  // b.any
  403b20:	add	x19, x19, #0x1
  403b24:	mov	x1, x24
  403b28:	mov	x0, x19
  403b2c:	mov	w2, #0xa                   	// #10
  403b30:	bl	401a70 <strtol@plt>
  403b34:	str	w0, [x21]
  403b38:	ldr	w0, [x20]
  403b3c:	cbnz	w0, 403b58 <ferror@plt+0x1f78>
  403b40:	ldr	x0, [sp, #72]
  403b44:	cbz	x0, 403b58 <ferror@plt+0x1f78>
  403b48:	ldrsb	w1, [x0]
  403b4c:	cbnz	w1, 403b58 <ferror@plt+0x1f78>
  403b50:	cmp	x0, x19
  403b54:	b.ne	403ad4 <ferror@plt+0x1ef4>  // b.any
  403b58:	mov	w0, #0xffffffff            	// #-1
  403b5c:	b	403ad8 <ferror@plt+0x1ef8>
  403b60:	mov	x1, x24
  403b64:	mov	x0, x19
  403b68:	mov	w2, #0xa                   	// #10
  403b6c:	bl	401a70 <strtol@plt>
  403b70:	str	w0, [x23]
  403b74:	str	w0, [x21]
  403b78:	ldr	w0, [x20]
  403b7c:	cbnz	w0, 403b58 <ferror@plt+0x1f78>
  403b80:	ldr	x4, [sp, #72]
  403b84:	cbz	x4, 403b58 <ferror@plt+0x1f78>
  403b88:	cmp	x4, x19
  403b8c:	b.eq	403b58 <ferror@plt+0x1f78>  // b.none
  403b90:	ldrsb	w1, [x4]
  403b94:	cmp	w1, #0x3a
  403b98:	b.ne	403bac <ferror@plt+0x1fcc>  // b.any
  403b9c:	ldrsb	w1, [x4, #1]
  403ba0:	cbnz	w1, 403bb4 <ferror@plt+0x1fd4>
  403ba4:	str	w22, [x21]
  403ba8:	b	403ad8 <ferror@plt+0x1ef8>
  403bac:	cmp	w1, #0x2d
  403bb0:	b.ne	403ad4 <ferror@plt+0x1ef4>  // b.any
  403bb4:	add	x19, x4, #0x1
  403bb8:	str	wzr, [x20]
  403bbc:	str	xzr, [sp, #72]
  403bc0:	b	403b24 <ferror@plt+0x1f44>
  403bc4:	stp	x29, x30, [sp, #-80]!
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	mov	x19, x1
  403bd4:	stp	x21, x22, [sp, #32]
  403bd8:	add	x22, sp, #0x40
  403bdc:	str	x23, [sp, #48]
  403be0:	add	x23, sp, #0x48
  403be4:	cmp	x0, #0x0
  403be8:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403bec:	b.ne	403bf8 <ferror@plt+0x2018>  // b.any
  403bf0:	mov	w0, #0x0                   	// #0
  403bf4:	b	403c80 <ferror@plt+0x20a0>
  403bf8:	mov	x1, x22
  403bfc:	bl	402838 <ferror@plt+0xc58>
  403c00:	mov	x1, x23
  403c04:	mov	x20, x0
  403c08:	mov	x0, x19
  403c0c:	bl	402838 <ferror@plt+0xc58>
  403c10:	mov	x19, x0
  403c14:	ldp	x21, x0, [sp, #64]
  403c18:	adds	x1, x21, x0
  403c1c:	b.eq	403c7c <ferror@plt+0x209c>  // b.none
  403c20:	cmp	x1, #0x1
  403c24:	b.ne	403c48 <ferror@plt+0x2068>  // b.any
  403c28:	cbz	x20, 403c38 <ferror@plt+0x2058>
  403c2c:	ldrsb	w1, [x20]
  403c30:	cmp	w1, #0x2f
  403c34:	b.eq	403c7c <ferror@plt+0x209c>  // b.none
  403c38:	cbz	x19, 403bf0 <ferror@plt+0x2010>
  403c3c:	ldrsb	w1, [x19]
  403c40:	cmp	w1, #0x2f
  403c44:	b.eq	403c7c <ferror@plt+0x209c>  // b.none
  403c48:	cmp	x20, #0x0
  403c4c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403c50:	b.eq	403bf0 <ferror@plt+0x2010>  // b.none
  403c54:	cmp	x21, x0
  403c58:	b.ne	403bf0 <ferror@plt+0x2010>  // b.any
  403c5c:	mov	x2, x21
  403c60:	mov	x1, x19
  403c64:	mov	x0, x20
  403c68:	bl	401930 <strncmp@plt>
  403c6c:	cbnz	w0, 403bf0 <ferror@plt+0x2010>
  403c70:	add	x0, x20, x21
  403c74:	add	x19, x19, x21
  403c78:	b	403be4 <ferror@plt+0x2004>
  403c7c:	mov	w0, #0x1                   	// #1
  403c80:	ldp	x19, x20, [sp, #16]
  403c84:	ldp	x21, x22, [sp, #32]
  403c88:	ldr	x23, [sp, #48]
  403c8c:	ldp	x29, x30, [sp], #80
  403c90:	ret
  403c94:	stp	x29, x30, [sp, #-64]!
  403c98:	mov	x29, sp
  403c9c:	stp	x19, x20, [sp, #16]
  403ca0:	stp	x21, x22, [sp, #32]
  403ca4:	mov	x21, x1
  403ca8:	orr	x1, x0, x1
  403cac:	stp	x23, x24, [sp, #48]
  403cb0:	cbnz	x1, 403cd0 <ferror@plt+0x20f0>
  403cb4:	adrp	x0, 404000 <ferror@plt+0x2420>
  403cb8:	add	x0, x0, #0x175
  403cbc:	ldp	x19, x20, [sp, #16]
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	ldp	x23, x24, [sp, #48]
  403cc8:	ldp	x29, x30, [sp], #64
  403ccc:	b	4019a0 <strdup@plt>
  403cd0:	mov	x23, x0
  403cd4:	mov	x22, x2
  403cd8:	cbnz	x0, 403cf8 <ferror@plt+0x2118>
  403cdc:	mov	x0, x21
  403ce0:	mov	x1, x2
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x21, x22, [sp, #32]
  403cec:	ldp	x23, x24, [sp, #48]
  403cf0:	ldp	x29, x30, [sp], #64
  403cf4:	b	401ac0 <strndup@plt>
  403cf8:	cbz	x21, 403cbc <ferror@plt+0x20dc>
  403cfc:	bl	401800 <strlen@plt>
  403d00:	mov	x20, x0
  403d04:	mvn	x0, x0
  403d08:	cmp	x22, x0
  403d0c:	b.hi	403d5c <ferror@plt+0x217c>  // b.pmore
  403d10:	add	x24, x22, x20
  403d14:	add	x0, x24, #0x1
  403d18:	bl	401910 <malloc@plt>
  403d1c:	mov	x19, x0
  403d20:	cbz	x0, 403d44 <ferror@plt+0x2164>
  403d24:	mov	x2, x20
  403d28:	mov	x1, x23
  403d2c:	bl	4017c0 <memcpy@plt>
  403d30:	mov	x2, x22
  403d34:	mov	x1, x21
  403d38:	add	x0, x19, x20
  403d3c:	bl	4017c0 <memcpy@plt>
  403d40:	strb	wzr, [x19, x24]
  403d44:	mov	x0, x19
  403d48:	ldp	x19, x20, [sp, #16]
  403d4c:	ldp	x21, x22, [sp, #32]
  403d50:	ldp	x23, x24, [sp, #48]
  403d54:	ldp	x29, x30, [sp], #64
  403d58:	ret
  403d5c:	mov	x19, #0x0                   	// #0
  403d60:	b	403d44 <ferror@plt+0x2164>
  403d64:	stp	x29, x30, [sp, #-32]!
  403d68:	mov	x29, sp
  403d6c:	stp	x19, x20, [sp, #16]
  403d70:	mov	x20, x0
  403d74:	mov	x19, x1
  403d78:	cbz	x1, 403d9c <ferror@plt+0x21bc>
  403d7c:	mov	x0, x1
  403d80:	bl	401800 <strlen@plt>
  403d84:	mov	x2, x0
  403d88:	mov	x1, x19
  403d8c:	mov	x0, x20
  403d90:	ldp	x19, x20, [sp, #16]
  403d94:	ldp	x29, x30, [sp], #32
  403d98:	b	403c94 <ferror@plt+0x20b4>
  403d9c:	mov	x2, #0x0                   	// #0
  403da0:	b	403d88 <ferror@plt+0x21a8>
  403da4:	stp	x29, x30, [sp, #-288]!
  403da8:	mov	x29, sp
  403dac:	str	x19, [sp, #16]
  403db0:	mov	x19, x0
  403db4:	add	x0, sp, #0x120
  403db8:	stp	x0, x0, [sp, #80]
  403dbc:	add	x0, sp, #0xf0
  403dc0:	str	x0, [sp, #96]
  403dc4:	mov	w0, #0xffffffd0            	// #-48
  403dc8:	str	w0, [sp, #104]
  403dcc:	mov	w0, #0xffffff80            	// #-128
  403dd0:	str	w0, [sp, #108]
  403dd4:	add	x0, sp, #0x48
  403dd8:	stp	x2, x3, [sp, #240]
  403ddc:	ldp	x2, x3, [sp, #80]
  403de0:	stp	x2, x3, [sp, #32]
  403de4:	ldp	x2, x3, [sp, #96]
  403de8:	stp	x2, x3, [sp, #48]
  403dec:	add	x2, sp, #0x20
  403df0:	str	q0, [sp, #112]
  403df4:	str	q1, [sp, #128]
  403df8:	str	q2, [sp, #144]
  403dfc:	str	q3, [sp, #160]
  403e00:	str	q4, [sp, #176]
  403e04:	str	q5, [sp, #192]
  403e08:	str	q6, [sp, #208]
  403e0c:	str	q7, [sp, #224]
  403e10:	stp	x4, x5, [sp, #256]
  403e14:	stp	x6, x7, [sp, #272]
  403e18:	bl	401ab0 <vasprintf@plt>
  403e1c:	tbnz	w0, #31, 403e4c <ferror@plt+0x226c>
  403e20:	ldr	x1, [sp, #72]
  403e24:	sxtw	x2, w0
  403e28:	mov	x0, x19
  403e2c:	bl	403c94 <ferror@plt+0x20b4>
  403e30:	mov	x19, x0
  403e34:	ldr	x0, [sp, #72]
  403e38:	bl	401a80 <free@plt>
  403e3c:	mov	x0, x19
  403e40:	ldr	x19, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #288
  403e48:	ret
  403e4c:	mov	x19, #0x0                   	// #0
  403e50:	b	403e3c <ferror@plt+0x225c>
  403e54:	stp	x29, x30, [sp, #-80]!
  403e58:	mov	x29, sp
  403e5c:	stp	x23, x24, [sp, #48]
  403e60:	ldr	x23, [x0]
  403e64:	stp	x19, x20, [sp, #16]
  403e68:	mov	x20, x0
  403e6c:	stp	x21, x22, [sp, #32]
  403e70:	ldrsb	w0, [x23]
  403e74:	cbz	w0, 403ea0 <ferror@plt+0x22c0>
  403e78:	mov	x0, x23
  403e7c:	mov	x22, x1
  403e80:	mov	x21, x2
  403e84:	mov	w24, w3
  403e88:	mov	x1, x2
  403e8c:	bl	401ad0 <strspn@plt>
  403e90:	add	x19, x23, x0
  403e94:	ldrsb	w23, [x23, x0]
  403e98:	cbnz	w23, 403ea8 <ferror@plt+0x22c8>
  403e9c:	str	x19, [x20]
  403ea0:	mov	x19, #0x0                   	// #0
  403ea4:	b	403f14 <ferror@plt+0x2334>
  403ea8:	cbz	w24, 403f5c <ferror@plt+0x237c>
  403eac:	adrp	x0, 404000 <ferror@plt+0x2420>
  403eb0:	mov	w1, w23
  403eb4:	add	x0, x0, #0x6c4
  403eb8:	bl	401ae0 <strchr@plt>
  403ebc:	cbz	x0, 403f2c <ferror@plt+0x234c>
  403ec0:	add	x1, sp, #0x48
  403ec4:	add	x24, x19, #0x1
  403ec8:	mov	x0, x24
  403ecc:	strb	w23, [sp, #72]
  403ed0:	strb	wzr, [sp, #73]
  403ed4:	bl	4028a0 <ferror@plt+0xcc0>
  403ed8:	add	x1, x19, x0
  403edc:	str	x0, [x22]
  403ee0:	ldrsb	w1, [x1, #1]
  403ee4:	cbz	w1, 403e9c <ferror@plt+0x22bc>
  403ee8:	cmp	w23, w1
  403eec:	b.ne	403e9c <ferror@plt+0x22bc>  // b.any
  403ef0:	add	x0, x0, #0x2
  403ef4:	add	x22, x19, x0
  403ef8:	ldrsb	w1, [x19, x0]
  403efc:	cbz	w1, 403f0c <ferror@plt+0x232c>
  403f00:	mov	x0, x21
  403f04:	bl	401ae0 <strchr@plt>
  403f08:	cbz	x0, 403e9c <ferror@plt+0x22bc>
  403f0c:	mov	x19, x24
  403f10:	str	x22, [x20]
  403f14:	mov	x0, x19
  403f18:	ldp	x19, x20, [sp, #16]
  403f1c:	ldp	x21, x22, [sp, #32]
  403f20:	ldp	x23, x24, [sp, #48]
  403f24:	ldp	x29, x30, [sp], #80
  403f28:	ret
  403f2c:	mov	x1, x21
  403f30:	mov	x0, x19
  403f34:	bl	4028a0 <ferror@plt+0xcc0>
  403f38:	str	x0, [x22]
  403f3c:	add	x22, x19, x0
  403f40:	ldrsb	w1, [x19, x0]
  403f44:	cbz	w1, 403f54 <ferror@plt+0x2374>
  403f48:	mov	x0, x21
  403f4c:	bl	401ae0 <strchr@plt>
  403f50:	cbz	x0, 403e9c <ferror@plt+0x22bc>
  403f54:	str	x22, [x20]
  403f58:	b	403f14 <ferror@plt+0x2334>
  403f5c:	mov	x1, x21
  403f60:	mov	x0, x19
  403f64:	bl	401b60 <strcspn@plt>
  403f68:	str	x0, [x22]
  403f6c:	add	x0, x19, x0
  403f70:	str	x0, [x20]
  403f74:	b	403f14 <ferror@plt+0x2334>
  403f78:	stp	x29, x30, [sp, #-32]!
  403f7c:	mov	x29, sp
  403f80:	str	x19, [sp, #16]
  403f84:	mov	x19, x0
  403f88:	mov	x0, x19
  403f8c:	bl	401960 <fgetc@plt>
  403f90:	cmn	w0, #0x1
  403f94:	b.eq	403fb0 <ferror@plt+0x23d0>  // b.none
  403f98:	cmp	w0, #0xa
  403f9c:	b.ne	403f88 <ferror@plt+0x23a8>  // b.any
  403fa0:	mov	w0, #0x0                   	// #0
  403fa4:	ldr	x19, [sp, #16]
  403fa8:	ldp	x29, x30, [sp], #32
  403fac:	ret
  403fb0:	mov	w0, #0x1                   	// #1
  403fb4:	b	403fa4 <ferror@plt+0x23c4>
  403fb8:	stp	x29, x30, [sp, #-64]!
  403fbc:	mov	x29, sp
  403fc0:	stp	x19, x20, [sp, #16]
  403fc4:	adrp	x20, 415000 <ferror@plt+0x13420>
  403fc8:	add	x20, x20, #0xde0
  403fcc:	stp	x21, x22, [sp, #32]
  403fd0:	adrp	x21, 415000 <ferror@plt+0x13420>
  403fd4:	add	x21, x21, #0xdd8
  403fd8:	sub	x20, x20, x21
  403fdc:	mov	w22, w0
  403fe0:	stp	x23, x24, [sp, #48]
  403fe4:	mov	x23, x1
  403fe8:	mov	x24, x2
  403fec:	bl	401788 <memcpy@plt-0x38>
  403ff0:	cmp	xzr, x20, asr #3
  403ff4:	b.eq	404020 <ferror@plt+0x2440>  // b.none
  403ff8:	asr	x20, x20, #3
  403ffc:	mov	x19, #0x0                   	// #0
  404000:	ldr	x3, [x21, x19, lsl #3]
  404004:	mov	x2, x24
  404008:	add	x19, x19, #0x1
  40400c:	mov	x1, x23
  404010:	mov	w0, w22
  404014:	blr	x3
  404018:	cmp	x20, x19
  40401c:	b.ne	404000 <ferror@plt+0x2420>  // b.any
  404020:	ldp	x19, x20, [sp, #16]
  404024:	ldp	x21, x22, [sp, #32]
  404028:	ldp	x23, x24, [sp, #48]
  40402c:	ldp	x29, x30, [sp], #64
  404030:	ret
  404034:	nop
  404038:	ret
  40403c:	nop
  404040:	adrp	x2, 416000 <ferror@plt+0x14420>
  404044:	mov	x1, #0x0                   	// #0
  404048:	ldr	x2, [x2, #544]
  40404c:	b	4018b0 <__cxa_atexit@plt>
  404050:	mov	x2, x1
  404054:	mov	w1, w0
  404058:	mov	w0, #0x0                   	// #0
  40405c:	b	401b30 <__fxstat@plt>

Disassembly of section .fini:

0000000000404060 <.fini>:
  404060:	stp	x29, x30, [sp, #-16]!
  404064:	mov	x29, sp
  404068:	ldp	x29, x30, [sp], #16
  40406c:	ret
