<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_defs_u.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all macros with links to the files they belong to:</div>

<h3><a id="index_u" name="index_u"></a>- u -</h3><ul>
<li>UART12&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4ce89e3a864b3ab56760a197839bf39">stm32h563xx.h</a></li>
<li>UART12_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac73ff8f1bb918d0738248893bde43825">stm32h563xx.h</a></li>
<li>UART12_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga385a968e19ae362fe70120569f03470a">stm32h563xx.h</a></li>
<li>UART12_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gab294e678c5bffba736453ee66e1063d6">stm32h563xx.h</a></li>
<li>UART12_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ba2964741506311b35508d8dd14df11">stm32h563xx.h</a></li>
<li>UART12_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa62ce4da15ff2cef56928288c2044e32">stm32h563xx.h</a></li>
<li>UART1_BUF_EMPTY&#160;:&#160;<a class="el" href="_m_c_a_l_2_inc_2uart_8h.html#ae41aec8568951f23dd435f21b36b45e4">UART.h</a></li>
<li>UART1_BUF_FULL&#160;:&#160;<a class="el" href="_m_c_a_l_2_inc_2uart_8h.html#a6299bb8906742a0ba1d644016b1737b6">UART.h</a></li>
<li>UART1_EXT_BUF_FULL&#160;:&#160;<a class="el" href="_m_c_a_l_2_inc_2uart_8h.html#a46e633ccd4b48d0fa4376b54dd74b1f3">UART.h</a></li>
<li>UART1_PACKET_SIZE&#160;:&#160;<a class="el" href="_m_c_a_l_2_inc_2uart_8h.html#a2981476dafd2214706a6e30988b09420">UART.h</a></li>
<li>UART4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">stm32h563xx.h</a></li>
<li>UART4_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga94d92270bf587ccdc3a37a5bb5d20467">stm32h563xx.h</a></li>
<li>UART4_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gad391e5a61e9625fc84fa3f65831f071a">stm32h563xx.h</a></li>
<li>UART4_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gac6a32e1af6918509d81c85f9b31b903c">stm32h563xx.h</a></li>
<li>UART4_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga30e9269bd98acfc5ead703946dca735d">stm32h563xx.h</a></li>
<li>UART4_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa7a2f5de8ab4b0c539b0007c7132c93">stm32h563xx.h</a></li>
<li>UART5&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">stm32h563xx.h</a></li>
<li>UART5_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa155689c0e206e6994951dc3cf31052a">stm32h563xx.h</a></li>
<li>UART5_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga2f759a2bc968edb531860e40a9f238e8">stm32h563xx.h</a></li>
<li>UART5_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga3368cc83727c88e90d0eb025c81f0bdf">stm32h563xx.h</a></li>
<li>UART5_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf0bd5e408c2d081affb8b8bfffcf16f">stm32h563xx.h</a></li>
<li>UART5_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf7ad430e765380faec636dcfb0d56f6">stm32h563xx.h</a></li>
<li>UART7&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20bc10f5b73e8b51724b2f23c5b2e785">stm32h563xx.h</a></li>
<li>UART7_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3150e4b10ec876c0b20f22de12a8fa40">stm32h563xx.h</a></li>
<li>UART7_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga7f8ff5836424e01c5c1b41a29aec33c2">stm32h563xx.h</a></li>
<li>UART7_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga914536a838b2c7a99fa334472e083c1a">stm32h563xx.h</a></li>
<li>UART7_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e6eab94320583e033e47ab5a42cd5bd">stm32h563xx.h</a></li>
<li>UART7_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a3288fe00fbd4f26eff5f1a3db70ff5">stm32h563xx.h</a></li>
<li>UART8&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2fe70804956e53dcbdc82dbacbbbfabc">stm32h563xx.h</a></li>
<li>UART8_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9c6cd59a248941d9d2462ab21a2346e">stm32h563xx.h</a></li>
<li>UART8_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga3646972cae981ecc6855dd9f2b0ef0c0">stm32h563xx.h</a></li>
<li>UART8_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga918c7fcfdac3583207054324f22c65f4">stm32h563xx.h</a></li>
<li>UART8_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a417834fdc9047dec975c87bb923b81">stm32h563xx.h</a></li>
<li>UART8_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0471acd7ccc5667669bdcd4986d5a4d0">stm32h563xx.h</a></li>
<li>UART9&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71a1040f1375b0c4963cb4502de1de09">stm32h563xx.h</a></li>
<li>UART9_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64b2f176e780697154032c4bb1699571">stm32h563xx.h</a></li>
<li>UART9_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga6d48d7dc4951362cb9954438d69f5eca">stm32h563xx.h</a></li>
<li>UART9_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga0eadd76963f3a7c05bf9af0ecea1ef82">stm32h563xx.h</a></li>
<li>UART9_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e6b50a66e8de7b6c4ef8a195f8548cb">stm32h563xx.h</a></li>
<li>UART9_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga557a1b6eaea66d138f3e48cb8922edb7">stm32h563xx.h</a></li>
<li>UART_ADDRESS_DETECT_4B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___wake_up___address___length.html#ga6599292020c484faeea894307d9dc6d5">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_ADDRESS_DETECT_7B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___wake_up___address___length.html#ga4dbd5995e0e4998cb1a312c183d7cbb0">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud_rate___enable.html#gaca66b20599569c6b7576f0600050bb61">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud_rate___enable.html#gad4eee70c6d23721dd95c6a2465e10ca4">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga09fdbb71292c899d6dc89a41e5752564">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#gaa325fa0ee642902e4746a53f9b58720d">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga0bdbaec8f1186a4bbbdef5e09896a3e2">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga8ac0407640f138067bdcf2ad6cdc04cc">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT&#160;:&#160;<a class="el" href="group___u_a_r_t___auto_baud___rate___mode.html#ga87bcd5d6ca1b354785788366c9c47606">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___data___inv.html#gab9aca2bdf257bd77e42213fdfdb884d3">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___data___inv.html#ga090ecbcdc57b47144aefee8faf1eaf23">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DATAINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga3066937ab29631f78820865605e83628">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMA_DISABLEONRXERROR&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___disable__on___rx___error.html#gae838b9dfc0c2c082d5382973b369012b">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMA_ENABLEONRXERROR&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___disable__on___rx___error.html#ga14469fd73075e481184234019a7b6734">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_DMADISABLEONERROR_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gafd2fb1991911b82d75556eafe228ef90">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___m_s_b___first.html#gae606b5f132b17af40d58c7d41fad35a5">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___m_s_b___first.html#gafb917e79562ccd13909c13056b34302f">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MSBFIRST_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga911654f44cd040f41871ec5af5ec1343">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MUTEMODE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___mute___mode.html#ga11b6414641d82b941920c291e19aa042">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_MUTEMODE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___mute___mode.html#gaa9ca3763538abf310102ac34e81cdcbc">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_NO_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gab696b28f33174d038e0bfd300c1b2a77">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_OVERRUN_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___overrun___disable.html#ga19961cd52b746dac7a6860faad2ab40d">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_OVERRUN_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___overrun___disable.html#gac467cc43fa4c3af4acb0fd161061c219">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___inv.html#gae9598a2e4fec4b9166ad5eab24027870">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___inv.html#gae12343bc2373080ae518ce7b536205cb">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#gad5a4923f3e771d276c6a5332e3945e2a">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_RXOVERRUNDISABLE_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga053355b64de3105a19f3e5560f3557e4">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_STOPMODE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___mode___enable.html#gab6c2929b1d4c2fe0319e412101b5dcc2">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_STOPMODE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___mode___enable.html#gacc03fae31dda679f071909eeed2e5e22">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___tx___swap.html#gad1217ff59732b36d4ee9b50e7ed81ec4">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___rx___tx___swap.html#ga83138521e54eef41c75e9c37c2246eba">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_SWAP_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga56b48c24063e0f04b09f592c3ce7d2ac">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINV_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___tx___inv.html#gaf2ef53664b0d4b93758575b9ee1b949b">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINV_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___tx___inv.html#ga1e0ddbed5fc5ddce5314f63e96e29c3d">stm32h5xx_hal_uart.h</a></li>
<li>UART_ADVFEATURE_TXINVERT_INIT&#160;:&#160;<a class="el" href="group___u_a_r_t___advanced___features___initialization___type.html#ga17c49d1895d43bfd6e0cf993103731ae">stm32h5xx_hal_uart.h</a></li>
<li>UART_AUTOBAUD_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#ga8cdce81a934ab7d0c2eecb4d85300d4e">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_CMF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5815698abf54d69b752bd2c43c2d6ad3">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_CTSF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gabe0f3bc774ad0b9319732da3be8374cf">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_FEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2040edf7a1daa2e9f352364e285ef5c3">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_IDLEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga75ee9be0ac2236931ef3d9514e7dedf4">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_LBDF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga030414d9a93ad994156210644634b73c">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_NEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gad5b9aafb495296d917a5d85e63383396">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_OREF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga3bc97b70293f9a7bf8cc21a74094afad">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_PEF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga9c2aef8048dd09ea5e72d69c63026f02">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_RTOF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2735a415d2c7930fdf2818943fd7ddd2">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_TCF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gadfbfe4df408d1d09ff2adc1ddad3de09">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_TXFECF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga1143cc2878693b1d5d56bf757e2b1bcb">stm32h5xx_hal_uart.h</a></li>
<li>UART_CLEAR_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5081c579f9956a7712248430f3fe129b">stm32h5xx_hal_uart.h</a></li>
<li>UART_CR1_DEAT_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga90d12dcdf8fd18f3be92d9699abe02cd">stm32h5xx_hal_uart.h</a></li>
<li>UART_CR1_DEDT_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#gaed41cd9ed039e3a075d0f4c433bea021">stm32h5xx_hal_uart.h</a></li>
<li>UART_CR2_ADDRESS_LSB_POS&#160;:&#160;<a class="el" href="group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga28e21d5a49aa9e9812b870697c554d97">stm32h5xx_hal_uart.h</a></li>
<li>UART_DE_POLARITY_HIGH&#160;:&#160;<a class="el" href="group___u_a_r_t___driver_enable___polarity.html#ga0cff167e046507f91497853b772282c5">stm32h5xx_hal_uart.h</a></li>
<li>UART_DE_POLARITY_LOW&#160;:&#160;<a class="el" href="group___u_a_r_t___driver_enable___polarity.html#ga92a5839b1b14f95ee4b8f4842a24f37b">stm32h5xx_hal_uart.h</a></li>
<li>UART_DIV_LPUART&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#gacdbf9c41318d542f8fe3841d6981e89f">stm32h5xx_hal_uart.h</a></li>
<li>UART_DIV_SAMPLING16&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#ga5321c542a31ad6a0dff145a71e55c1c2">stm32h5xx_hal_uart.h</a></li>
<li>UART_DIV_SAMPLING8&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#gae18b02b9da2d07b28bfc070fec4225a4">stm32h5xx_hal_uart.h</a></li>
<li>UART_DMA_RX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___rx.html#gac65987cb4d8fd5da0f7dc695312f6afa">stm32h5xx_hal_uart.h</a></li>
<li>UART_DMA_RX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___rx.html#gab871994de6d36a02b8ec34af197dff1d">stm32h5xx_hal_uart.h</a></li>
<li>UART_DMA_TX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___tx.html#gaa318cc9c1aa55acc5bb93f378ac7d8e4">stm32h5xx_hal_uart.h</a></li>
<li>UART_DMA_TX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___d_m_a___tx.html#gab1c3e8113617fb9c8fc63b3f3d7c8c65">stm32h5xx_hal_uart.h</a></li>
<li>UART_FIFOMODE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___f_i_f_o__mode.html#gaf55427ab3ae02f380954508d80b6dea3">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_FIFOMODE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___f_i_f_o__mode.html#ga3ff44f476a9c4d0e6c98e50f513f3561">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_FLAG_ABRE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga87853efaab808377c8acb9e8b671a2e8">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_ABRF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga9e309874f2c8f71e4049ae6cb702a2eb">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_BUSY&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga2d1387d412382a345097acb403748ba3">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_CMF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga01f2c67d8999a9ee8d91ac3cb5e7fbfe">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5435edd22ff23de7187654362c48e0b1">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_CTSIF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga0835e6f6bad597b368f03529ed3b96a4">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_FE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gafba4891ce21cf5223ca5fede0eac388d">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_IDLE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5d7a320c505672f7508e3bd99f532a69">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_LBDF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga77b81c3c843b49af940862fe4d6ab933">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_NE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga665981434d02ff5296361782c1a7d4b5">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_ORE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga335a5b0f61512223bbc406b38c95b2d6">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_PE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gad5b96f73f6d3a0b58f07e2e9d7bf14d9">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_REACK&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga18f2d6a153838d8fd53911352a4d87ad">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RTOF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga69afec3b174a6b5969e71ea25d973958">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RWU&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5d5f6f91093bfb222baa277a86f6b75b">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RXFF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gaf17b4d48c103bab82a7633911ebdeba0">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RXFNE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga59facde9c848f4988b98fdd5f68376a4">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RXFT&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga4ae5692f6a720737fd3c4d8a11330ad0">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_RXNE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga9d1b2860d84a87abb05c3b2fed3c108c">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_SBKF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gaea7a67e1f6a8af78e2adfaed59d1a4be">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TC&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga82e68a0ee4a8b987a47c66fc6f744894">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TEACK&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gaf4a4ade6fd987ea7f22786269317f94a">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TXE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gad39c017d415a7774c82eb07413a9dbe4">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TXFE&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga1b8dde82360cc90f7bb383911bf164ec">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TXFNF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga5034eef38dce6da2fb2459c1598b1506">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_TXFT&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#ga84a75a51675d1eb13d70e425efbe0d81">stm32h5xx_hal_uart.h</a></li>
<li>UART_FLAG_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___flags.html#gada80ee73404da204801766e42cbf7163">stm32h5xx_hal_uart.h</a></li>
<li>UART_GET_DIV_FACTOR&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#ga3899c4107cac809b69d99f0efeb6a0b7">stm32h5xx_hal_uart.h</a></li>
<li>UART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___private___macros.html#ga2d8ffd4cb12754846ace609dff92e8df">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_HALF_DUPLEX_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___half___duplex___selection.html#ga282d253c045fd9a3785c6c3e3293346c">stm32h5xx_hal_uart.h</a></li>
<li>UART_HALF_DUPLEX_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___half___duplex___selection.html#ga61e92cc4435c05d850f9fd5456f391e6">stm32h5xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga352f517245986e3b86bc75f8472c51ea">stm32h5xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_NONE&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#gae0569001c06b7760cd38c481f84116cf">stm32h5xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_RTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga6d5dad09c6abf30f252084ba0f8c0b7d">stm32h5xx_hal_uart.h</a></li>
<li>UART_HWCONTROL_RTS_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___hardware___flow___control.html#ga7c91698e8f08ba7ed3f2a0ba9aa27d73">stm32h5xx_hal_uart.h</a></li>
<li>UART_INSTANCE_LOWPOWER&#160;:&#160;<a class="el" href="group___u_a_r_t___private___macros.html#gac0df0132f5d0ad91a86f2ee9489ba699">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_CM&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga4c22e866bce68975a180828012489106">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_CTS&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga986d271478550f9afa918262ca642333">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_ERR&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga8eb26d8edd9bf78ae8d3ad87dd51b618">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_FE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga98cbd9e918bcc56f329a803febaab468">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_IDLE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga9781808d4f9999061fc2da36572191d9">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_LBD&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gabca5e77508dc2dd9aa26fcb683d9b988">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_MASK&#160;:&#160;<a class="el" href="group___u_a_r_t___interruption___mask.html#ga869439269c26e8dee93d49b1c7e67448">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_NE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga35c77abdf7744b407d5ba751e546e965">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_ORE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga333810cb588a739ad49042b9f564a6b2">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_PE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga55f922ddcf513509710ade5d7c40a1db">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_RTO&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gaa04d4eba7501b3a0a54d90fe40e626a0">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_RXFF&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga2879c8d7ba77bb109462b3e526c3ea7d">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_RXFNE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga6901e4b6c756ccef1da212c282bc501f">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_RXFT&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gaad4950a52a2f2a050760903ef6ebc015">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_RXNE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gac1bedf7a65eb8c3f3c4b52bdb24b139d">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_TC&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gab9a4dc4e8cea354fd60f4117513b2004">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_TXE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga552636e2af516d578856f5ee2ba71ed7">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_TXFE&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#ga79e475ab3534a28f771701d97d2b81f3">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_TXFNF&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gac29e2c6f42357ed340c3b3c7d8385c58">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_TXFT&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gac5b949ef39bb1046947e2f2eff0670c1">stm32h5xx_hal_uart.h</a></li>
<li>UART_IT_WUF&#160;:&#160;<a class="el" href="group___u_a_r_t___interrupt__definition.html#gab8899f6307781779f65a7c18aabb3204">stm32h5xx_hal_uart.h</a></li>
<li>UART_LIN_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n.html#ga7bc4a2de3d6b29235188020628c4b30c">stm32h5xx_hal_uart.h</a></li>
<li>UART_LIN_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n.html#gaf3f2741d3af2737c51c3040e79fdc664">stm32h5xx_hal_uart.h</a></li>
<li>UART_LINBREAKDETECTLENGTH_10B&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n___break___detection.html#ga027616b7a36b36e0e51ffee947533624">stm32h5xx_hal_uart.h</a></li>
<li>UART_LINBREAKDETECTLENGTH_11B&#160;:&#160;<a class="el" href="group___u_a_r_t___l_i_n___break___detection.html#ga2f66fcd37de7a3ca9e1101305f2e23e6">stm32h5xx_hal_uart.h</a></li>
<li>UART_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___private___macros.html#gad9330184a8bd9399a36bcc93215a50d1">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_MODE_RX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#ga6cdc4e35cd90d15a964994499475e7d7">stm32h5xx_hal_uart.h</a></li>
<li>UART_MODE_TX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#gad54f095a1073bcd81787d13fc268bd62">stm32h5xx_hal_uart.h</a></li>
<li>UART_MODE_TX_RX&#160;:&#160;<a class="el" href="group___u_a_r_t___mode.html#gab47c162935901e89322e2ce6700b6744">stm32h5xx_hal_uart.h</a></li>
<li>UART_MUTE_MODE_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gadd5f511803928fd042f7fc6ef99f9cfb">stm32h5xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___one_bit___sampling.html#gadfcb0e9db2719321048b249b2c5cc15f">stm32h5xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gac3fb87f174fb4383fbc5f85e6cf2ff9f">stm32_hal_legacy.h</a></li>
<li>UART_ONE_BIT_SAMPLE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___one_bit___sampling.html#gadcc0aed6e7a466da3c45363f69dcbfb6">stm32h5xx_hal_uart.h</a></li>
<li>UART_ONE_BIT_SAMPLE_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga8ec1cb725dbf11a16e71c489fbe525bc">stm32_hal_legacy.h</a></li>
<li>UART_ONEBIT_SAMPLING_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab24a7dd52e7b30408662b4d8abc23201">stm32_hal_legacy.h</a></li>
<li>UART_ONEBIT_SAMPLING_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaee55ba79523b89ea4e6c18d7d45e310f">stm32_hal_legacy.h</a></li>
<li>UART_OVERSAMPLING_16&#160;:&#160;<a class="el" href="group___u_a_r_t___over___sampling.html#gaa6a320ec65d248d76f21de818db1a2f0">stm32h5xx_hal_uart.h</a></li>
<li>UART_OVERSAMPLING_8&#160;:&#160;<a class="el" href="group___u_a_r_t___over___sampling.html#gaeb13896e8bdc1bb041e01a86a868ee0b">stm32h5xx_hal_uart.h</a></li>
<li>UART_PARITY_EVEN&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga063b14ac42ef9e8f4246c17a586b14eb">stm32h5xx_hal_uart.h</a></li>
<li>UART_PARITY_NONE&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga270dea6e1a92dd83fe58802450bdd60c">stm32h5xx_hal_uart.h</a></li>
<li>UART_PARITY_ODD&#160;:&#160;<a class="el" href="group___u_a_r_t___parity.html#ga229615e64964f68f7a856ea6ffea359e">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV1&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#ga7e210157853228d94668b5ee7233087d">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV10&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#ga1e3e467c48fcb55666761454a7412640">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV12&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gad256f52714b04a7559e8f9176322be92">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV128&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gac111f3090e35143688710114e1e9be6d">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV16&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#ga8332f7185809795e77bce091dfd3663c">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV2&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gace5f0cc2723defa6e1858d6dd7328146">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV256&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#ga0d602ff1d466e94c5ebe85c2e9e36d11">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV32&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gaad93948e7d021e2fe44dec073cafcea4">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV4&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gab908550eaada50e9abb57e27f2a1b32b">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV6&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#ga39932cc9816584194aec27a1fe5069f4">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV64&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gada8fd9635ead84946cf45aa4bf3f682e">stm32h5xx_hal_uart.h</a></li>
<li>UART_PRESCALER_DIV8&#160;:&#160;<a class="el" href="group___u_a_r_t___clock_prescaler.html#gaa8243381f97aa0b2c22d3d760c1828fb">stm32h5xx_hal_uart.h</a></li>
<li>UART_RECEIVER_TIMEOUT_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___receiver___timeout.html#ga575c43813df656b21dc39aff6a968046">stm32h5xx_hal_uart.h</a></li>
<li>UART_RECEIVER_TIMEOUT_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___receiver___timeout.html#ga6e25985f0dacc3e79ae552746952ac18">stm32h5xx_hal_uart.h</a></li>
<li>UART_RXDATA_FLUSH_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gaf2ee2d4b1bdcbc7772ddc0da89566936">stm32h5xx_hal_uart.h</a></li>
<li>UART_RXFIFO_THRESHOLD_1_2&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#ga032d8a09e993ca8938eb6fa5b97f4d16">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_RXFIFO_THRESHOLD_1_4&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#ga46898e3dbaa13a52a62ae7dbddc90cd5">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_RXFIFO_THRESHOLD_1_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#ga9cabde9885fe477df3625fa8fdc7a99a">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_RXFIFO_THRESHOLD_3_4&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#ga822019dbcf489602fe72d84700655e27">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_RXFIFO_THRESHOLD_7_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#gaba2b8f47d6b307a644ec4dcd6d8202e4">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_RXFIFO_THRESHOLD_8_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___r_x_f_i_f_o__threshold__level.html#gabc5dc474eeac764ab6e99435ace5ca21">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_SENDBREAK_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#ga52ced88a9f4ce90f3725901cf91f38b3">stm32h5xx_hal_uart.h</a></li>
<li>UART_STATE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___state.html#gaf32492459be708981ebc5615194cdae9">stm32h5xx_hal_uart.h</a></li>
<li>UART_STATE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___state.html#gab6b470dccef2a518a45554b171acff5b">stm32h5xx_hal_uart.h</a></li>
<li>UART_STOPBITS_0_5&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga4c280770879367f7af395b7b41f60d93">stm32h5xx_hal_uart.h</a></li>
<li>UART_STOPBITS_1&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga7cf97e555292d574de8abc596ba0e2ce">stm32h5xx_hal_uart.h</a></li>
<li>UART_STOPBITS_1_5&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga99fcce2358d8ef0b60cf562e4d9fddd8">stm32h5xx_hal_uart.h</a></li>
<li>UART_STOPBITS_2&#160;:&#160;<a class="el" href="group___u_a_r_t___stop___bits.html#ga91616523380f7450aac6cb7e17f0c0f2">stm32h5xx_hal_uart.h</a></li>
<li>UART_TXDATA_FLUSH_REQUEST&#160;:&#160;<a class="el" href="group___u_a_r_t___request___parameters.html#gafecbd800f456ed666a42ac0842cd2c4b">stm32h5xx_hal_uart.h</a></li>
<li>UART_TXFIFO_THRESHOLD_1_2&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#ga3ded7de796281c47106eab832068534d">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_TXFIFO_THRESHOLD_1_4&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#ga7b6a3451b4d3677ba49f05228832edad">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_TXFIFO_THRESHOLD_1_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#gac0167b844b8cc2d183b55a0b296b2803">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_TXFIFO_THRESHOLD_3_4&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#ga0dd7780c824caddd1476cb59b9d5e5d0">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_TXFIFO_THRESHOLD_7_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#ga8e36c5786a037adae9a124a3094fc374">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_TXFIFO_THRESHOLD_8_8&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___t_x_f_i_f_o__threshold__level.html#ga302d541c0419d26567cc0da09486e73d">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_WAKEUP_ON_ADDRESS&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#ga926f94a665ed3d200e76aeb01f2ae275">stm32h5xx_hal_uart.h</a></li>
<li>UART_WAKEUP_ON_READDATA_NONEMPTY&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#ga77464f7eaba9f0a34876b1df36b8292e">stm32h5xx_hal_uart.h</a></li>
<li>UART_WAKEUP_ON_STARTBIT&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up__from___stop___selection.html#gade5095181db7434078e904af198c1699">stm32h5xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHOD_ADDRESSMARK&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up___methods.html#ga4c6935f26f8f2a9fe70fd6306a9882cb">stm32h5xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHOD_IDLELINE&#160;:&#160;<a class="el" href="group___u_a_r_t___wake_up___methods.html#ga2411ed44c5d82db84c5819e1e2b5b8b3">stm32h5xx_hal_uart.h</a></li>
<li>UART_WAKEUPMETHODE_ADDRESSMARK&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga0535d8a60a1563f7216a0f4b62a39c43">stm32_hal_legacy.h</a></li>
<li>UART_WAKEUPMETHODE_IDLELINE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab6e73a11dc29f715c2f3e48df9d9f30f">stm32_hal_legacy.h</a></li>
<li>UART_WORDLENGTH_7B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gadaec9a23646032a333a5327d66aae4fe">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_WORDLENGTH_8B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gaf394e9abaf17932ee89591f990fe6407">stm32h5xx_hal_uart_ex.h</a></li>
<li>UART_WORDLENGTH_9B&#160;:&#160;<a class="el" href="group___u_a_r_t_ex___word___length.html#gaf867be43de35fd3c32fe0b4dd4058f7e">stm32h5xx_hal_uart_ex.h</a></li>
<li>UCPD1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60558eacca44077e9b72424413f785f3">stm32h563xx.h</a></li>
<li>UCPD1_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07a5c4a050d66925226d94afd0c2c4f0">stm32h563xx.h</a></li>
<li>UCPD1_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga799d09777de8354b453e52d5ca9cba68">stm32h563xx.h</a></li>
<li>UCPD1_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gaf95d3326e06a616cff95d697fa7299a3">stm32h563xx.h</a></li>
<li>UCPD1_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1226e08700cd879f0773255d4f7831df">stm32h563xx.h</a></li>
<li>UCPD1_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf390ac61f26cd90c0b10c791df9dfe0c">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga691fb05f56dd2b4ddd6a380ed72e600e">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga89bc8f5a02af899c915341c6a0b3a543">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac1dab7cc12dbdd452110e0d6dd87a456">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga112ffc19867fbe0a4fd44e38a455d194">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaad4d9f2b21c0807f4a6a3a9dcaf9e487">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga733fc94eb9e6d9173d6d2f893c684315">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_5&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f41d2f9fe15487c68eab9cd9bfb2a48">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab942452a701079b6302cbc85e2743627">stm32h563xx.h</a></li>
<li>UCPD_CFG1_HBITCLKDIV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f204b35e0c543be99f37b8f05801748">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5bfb8088018cb1178913c5a854c4877">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd25b8ad9ad8a558a3e9d33a7dcc91cf">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac55e87c58cac48bc30923b82c9b737b9">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04319d41c1e4c458aa5214daa62e0701">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9808fa5a41b4af71a1a58f16b3258fe0">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga30a608f0413605393a2f39dd2aa8e312">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7ff1eb1f1a68905d4c9b1919777a03a">stm32h563xx.h</a></li>
<li>UCPD_CFG1_IFRGAP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcaf779b433b58d2d82b2cb58accb562">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf6a8265d1e10714183db0e339326da11">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6ad10dbe49737cf80432415bbcfb903">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4195de579304cf19040e4123f2b5d069">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91c5777471b570e785874908baae2993">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadcf44b6a0173f4ffe648d91494062e12">stm32h563xx.h</a></li>
<li>UCPD_CFG1_PSC_UCPDCLK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cd19304e289323b4cc4e7d426d6174b">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXDMAEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11ed424e98805f2ea4b7e71c594c2cf9">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXDMAEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64379ed49878c06393fe7f27123bd8f1">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXDMAEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6800ab39a50fc185173c83b7c73397ec">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d23edcbaf800aa9eae6d0f390430f83">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga073529b71b468571f9494c626c15cb37">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8591dd7481d4e6cd827b8b557c162264">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4e6f8d3a2f9089e2f3ca13cddcba8ed">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac78d902f964be59b697b44780b51f1fc">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09e1ef150e3c8521d6681df76ce1e18f">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_5&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0703226b26b1606ce8fb26083cebe243">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_6&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedfeec88cbfb0a653fb1cd3d3ad8bba3">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_7&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4561ee533519216db2740b7fd42cf7a7">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_8&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d4a7f028cc03f239d087997d3391d2e">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab7c010631c92de8c7be3d4f2f696ae97">stm32h563xx.h</a></li>
<li>UCPD_CFG1_RXORDSETEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8490761285cafc7813d0ed6776771d6">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc2696a45c4dbd2d3c3d1dc8a4fcd813">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcd161757b9d1b695b8b3d1179f8d4f6">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga345034cc3a2d1b32da0d4e291e2df48e">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae0f7776350872030e37c1a2410d59e78">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d1da0f9017c36ad5d18a75e83f5c4d1">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga61260cb724519a06739a14cdde1a638c">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga645c7002a63dfa854cbdf7e44d77af6d">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TRANSWIN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7dd9acc68df00430c08ef3610a59c1fa">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TXDMAEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36b2108a9444287d2260d5acc9550118">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TXDMAEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga387901e5ba206083095534d4e43794c9">stm32h563xx.h</a></li>
<li>UCPD_CFG1_TXDMAEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fa28b6fbe76e8e13bd23c1f7487f71e">stm32h563xx.h</a></li>
<li>UCPD_CFG1_UCPDEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga754eea5f94409b30b0a698d92dc4e8ee">stm32h563xx.h</a></li>
<li>UCPD_CFG1_UCPDEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7b05217b477c1bc06fbe2962de68e44e">stm32h563xx.h</a></li>
<li>UCPD_CFG1_UCPDEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab441baa9dffb4fdcca1b4f4644ef6e3f">stm32h563xx.h</a></li>
<li>UCPD_CFG2_FORCECLK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga145a1a807828735778c1135c716b54ff">stm32h563xx.h</a></li>
<li>UCPD_CFG2_FORCECLK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995112521d5def690c57e42c954de4d0">stm32h563xx.h</a></li>
<li>UCPD_CFG2_FORCECLK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb741deccafa3bd13e3d30dfb699d6ec">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXAFILTEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2270befa57f91e6e7a0d915ea0ef4cfb">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXAFILTEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fa3aa36b9eec3df6dbc7e88c71530a8">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXAFILTEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1490f5162a68c5840a0e24d5f2039696">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILT2N3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadaf14b9636c742c5fc30c03afb71f7c1">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILT2N3_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b0005de07af2f87cc22776249047179">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILT2N3_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6a0d3da2331815170addf271c5796865">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILTDIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf18656eeb9319b07ab7a4b2008c6c500">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILTDIS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa41683bddf56bde158a461b35881cc80">stm32h563xx.h</a></li>
<li>UCPD_CFG2_RXFILTDIS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4934aadc563d77b33d73aadbd5ae223a">stm32h563xx.h</a></li>
<li>UCPD_CFG2_WUPEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcc2c2f5ecb184456691872cbe2eed77">stm32h563xx.h</a></li>
<li>UCPD_CFG2_WUPEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae03eebba56b1c8a40e7feb9284f179fb">stm32h563xx.h</a></li>
<li>UCPD_CFG2_WUPEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga48c9cd7ca17d75c428e2a152945c2c6a">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RD&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga274f3c1b4c7e7e3acde2f084cdc9720c">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RD_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0012037ad45257f5b4f2ce5b46e219ef">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RD_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe795271e579795b454d2c4a85a7ef43">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecccbc6dc1324950a5bf7ec0f038b4c8">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa916993b1ec7f11cb4e1b00fc8a101d7">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC1_RP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00da176472d0dec6157e502590f77be0">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RD&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8e643d33a51ee6bd7eae7a185cfff2f">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RD_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29f119a895443e421d67e24ac2a346b4">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RD_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad8b1eccae52774b3bcfbcdb29238d970">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e3a00cab0fc11502f80534a5e6081af">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac22b2a1fa057c65497fde633d954d68">stm32h563xx.h</a></li>
<li>UCPD_CFG3_TRIM_CC2_RP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4db58e81bd41591a494662bfb6e16038">stm32h563xx.h</a></li>
<li>UCPD_CR_ANAMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5f83c1d590bdb162c7862e75a81f44f">stm32h563xx.h</a></li>
<li>UCPD_CR_ANAMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14f535b2db454f07b4753b9633f03672">stm32h563xx.h</a></li>
<li>UCPD_CR_ANAMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27d7e268e9c61c18b15d42ff262ff115">stm32h563xx.h</a></li>
<li>UCPD_CR_ANASUBMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47ed2ee6e5274d5a87d4e09dcccc4459">stm32h563xx.h</a></li>
<li>UCPD_CR_ANASUBMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b189dce1c77050ceb514b9a01ee135f">stm32h563xx.h</a></li>
<li>UCPD_CR_ANASUBMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga372cf2d87e403ce8e18bde6f22c3dd07">stm32h563xx.h</a></li>
<li>UCPD_CR_ANASUBMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8145946addab0ebbcdb63647e643d85c">stm32h563xx.h</a></li>
<li>UCPD_CR_ANASUBMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc919f7568ba8804e126fa2acaac4550">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1TCDIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabea05c55f6dcb21368d4bc28ca56965b">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1TCDIS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1d984b2f700094c3d63afbb7cf9b9b89">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1TCDIS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae1d45eba1722433ae8ec236a749011c">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1VCONNEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga83f5e8df70b6560ae5d7dc41f01080cb">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1VCONNEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga48e7242b20a4a838bde1788868b51b80">stm32h563xx.h</a></li>
<li>UCPD_CR_CC1VCONNEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7367725c58f7f76a22aa6c7135d3bcea">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2TCDIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20069283388ca07a42f86cb8d624fdb2">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2TCDIS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab228b93f7a436ef9802b126f0eb04039">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2TCDIS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga49c99fca7ec5b07335d3313756c8083c">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2VCONNEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa709f91d4d81130606bde17f23161484">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2VCONNEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2c5bfc510608e24d37ba28cc5024c1e5">stm32h563xx.h</a></li>
<li>UCPD_CR_CC2VCONNEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga263ef2d7c518992cd16851f3ec0bc475">stm32h563xx.h</a></li>
<li>UCPD_CR_CCENABLE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga75d444f34875254744590bdd6a846d59">stm32h563xx.h</a></li>
<li>UCPD_CR_CCENABLE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e10b170a266306bc3d1178da49cbc5e">stm32h563xx.h</a></li>
<li>UCPD_CR_CCENABLE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d1f8fb8317c6d4e7b543bb68b3f762a">stm32h563xx.h</a></li>
<li>UCPD_CR_CCENABLE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae73f83e05c07c25fd8ba64e24eca4997">stm32h563xx.h</a></li>
<li>UCPD_CR_CCENABLE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0f562ab7e5689d4aac1ab38c96456e2">stm32h563xx.h</a></li>
<li>UCPD_CR_DBATEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac2bcf9f7598e738ee4d508bee27d01ef">stm32h563xx.h</a></li>
<li>UCPD_CR_DBATEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f476edfcd4db075a0aea3d1ca16a60">stm32h563xx.h</a></li>
<li>UCPD_CR_DBATEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa521fe5b1f957d976b0c1dec7788c8b5">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSRXEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a64473cd9a8af83d06228050f792cc6">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSRXEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacdddffe1c7c7e504c139a9561bef73b7">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSRXEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac91596c4c8f9bb21eb3b80466cba3d06">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0434e16f72400e30b862ae974676f7e">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSTX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4e618942110ab1a2286e8f9998fa55de">stm32h563xx.h</a></li>
<li>UCPD_CR_FRSTX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3a3a77e653534f9e4dae407d4ecec55b">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYCCSEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11c5a012e2a33b6524f03cac4aae9984">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYCCSEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc0c898bec53d7d23704c6b3cda040c6">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYCCSEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1608b852a6720cd529f0b0ad66eba576">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYRXEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c82f41491769851cccea50a641b845e">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYRXEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac2e0972f38841434b89571324cff2d59">stm32h563xx.h</a></li>
<li>UCPD_CR_PHYRXEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa44117f0667ae436f2536bf5ed81fb0a">stm32h563xx.h</a></li>
<li>UCPD_CR_RDCH&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0bd9a54078a84a5df16e313fed3fbfae">stm32h563xx.h</a></li>
<li>UCPD_CR_RDCH_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d500f35f374357bd825731f636ebb97">stm32h563xx.h</a></li>
<li>UCPD_CR_RDCH_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae801f8bb4412aa3b426fab700807761e">stm32h563xx.h</a></li>
<li>UCPD_CR_RPUSBABSENT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga15572067a3dd000621741b68dd08e94b">stm32h563xx.h</a></li>
<li>UCPD_CR_RPUSBABSENT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22345b7e2d7029652bab850ebceab523">stm32h563xx.h</a></li>
<li>UCPD_CR_RPUSBABSENT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga684f8e6685cb4fa82ca01deb8288eb92">stm32h563xx.h</a></li>
<li>UCPD_CR_RXMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa754c0ba63958b5fd0f87833b40d8b59">stm32h563xx.h</a></li>
<li>UCPD_CR_RXMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87a9a7d034645879d36f5831bef2f8ee">stm32h563xx.h</a></li>
<li>UCPD_CR_RXMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2f68282c9fb66cb3ba01a286535d89ca">stm32h563xx.h</a></li>
<li>UCPD_CR_TXHRST&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa40c09516f05cb7a53765a2de2d17d56">stm32h563xx.h</a></li>
<li>UCPD_CR_TXHRST_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace45c4af4d299a89133bdcf7ea76723b">stm32h563xx.h</a></li>
<li>UCPD_CR_TXHRST_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac734379d88a856fb197994776514dbc">stm32h563xx.h</a></li>
<li>UCPD_CR_TXMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae73a4150d5663ebc720804b67bdbd5c1">stm32h563xx.h</a></li>
<li>UCPD_CR_TXMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95ced038f631459861b3bbe508c2a3e6">stm32h563xx.h</a></li>
<li>UCPD_CR_TXMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1aaa9cbe222b089fb66c7749b2d90dff">stm32h563xx.h</a></li>
<li>UCPD_CR_TXMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca25a0e78bf82c024bc015e04b564f35">stm32h563xx.h</a></li>
<li>UCPD_CR_TXMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7cd54689c6c3b835689420ab99028bc4">stm32h563xx.h</a></li>
<li>UCPD_CR_TXSEND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa01fbfe827013c41ede558c20c4e7a6e">stm32h563xx.h</a></li>
<li>UCPD_CR_TXSEND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c9564d839a1875c5451743634e61fe0">stm32h563xx.h</a></li>
<li>UCPD_CR_TXSEND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8649181b4eb322cdd74307868365bb33">stm32h563xx.h</a></li>
<li>UCPD_CR_USEEXTPHY&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga525a3bb8dc92f452b32a2c440f393a77">stm32h563xx.h</a></li>
<li>UCPD_CR_USEEXTPHY_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga630bc6d8afdb013d555b417014f09a04">stm32h563xx.h</a></li>
<li>UCPD_CR_USEEXTPHY_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaeb5ed05014574f84d108d63e2e995a8">stm32h563xx.h</a></li>
<li>UCPD_ICR_FRSEVTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab227be44ed24ae3fe2462c4ad07d9a78">stm32h563xx.h</a></li>
<li>UCPD_ICR_FRSEVTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60d7f5d1d15440921679f6a54c2bb981">stm32h563xx.h</a></li>
<li>UCPD_ICR_FRSEVTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa99b6620c8878f4a3f251b317d3638c9">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTDISCCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf72f913cf2ec5efd9059714cbc115b1">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTDISCCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8dcc24386c900e22bbe6216ed464d042">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTDISCCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13773e803082ecc6233c3fc6f7088968">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTSENTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab592ca6ee23bd95e8dfefe82ea9a32ac">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTSENTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0be8d29f13133bc1422fb1da14e5f437">stm32h563xx.h</a></li>
<li>UCPD_ICR_HRSTSENTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8327b64270da87b9bca9817db7d67086">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXHRSTDETCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8abe12af29bc439b0611583ea7576ae">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXHRSTDETCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga48dcbac786046f7253179e7b95a404f5">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXHRSTDETCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbcd60ad33b3e4bb5d271d9290ab9029">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXMSGENDCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c39666629ee4436aebd8a62cba2308a">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXMSGENDCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga232109611e0b70159f2f3d2ea4dfb8f7">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXMSGENDCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga876a41a56a8260be2c90993ca2d8eeea">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXORDDETCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d29bfefe982cd7023742e57d657f7a9">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXORDDETCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcd842f5a03d3e7b9e081ad19fb566bb">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXORDDETCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26a30c69ce2e8ecdad4f5ae5c7b32ee6">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXOVRCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa246b8406dac82e441ab5c08768baac">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXOVRCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d5fbcc44bafc8d8a036c5314880f001">stm32h563xx.h</a></li>
<li>UCPD_ICR_RXOVRCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56cd58610d7d3f3d92f008e70376af4a">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGABTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42b0a3451c285d7bbf9d3d17ab1c1439">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGABTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42769887428da766f3ab300e9a3dec9d">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGABTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24d19c56e1e35a4240e03743e8c98907">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGDISCCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9d134792dac75291b5161ee3e724948">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGDISCCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998e0fa3fd10ea7669f7d9b4b65dd3f5">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGDISCCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55524135960167a86f50ba891595ab02">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGSENTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeed61515dfc6e0550c37ded6f3952355">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGSENTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada890e4ed04c8ba18a59df818c6b0677">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXMSGSENTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27c7c0de36bbfb6c8cd729125a5a384a">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXUNDCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2db710207aff2cfb2edb4f77d9c2bdec">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXUNDCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7500d481cba339a15809b16355465143">stm32h563xx.h</a></li>
<li>UCPD_ICR_TXUNDCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7db3247af07e6138ad81e076a831daa3">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT1CF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade2a0d1eca8b03999f8fcee4a8f4f850">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT1CF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7a4e80f971181f95a5c9cd37235766c">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT1CF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa2a820aafaeb16ebfc725eb785470e38">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT2CF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac7c54b6dde7757d0c130c9fd48ed40f0">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT2CF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f57a87d865490209ee39647aee3baca">stm32h563xx.h</a></li>
<li>UCPD_ICR_TYPECEVT2CF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0086f64903964b525acc89ba289f1a5d">stm32h563xx.h</a></li>
<li>UCPD_IMR_FRSEVTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga668edefc551a0470d6b994baee5942ac">stm32h563xx.h</a></li>
<li>UCPD_IMR_FRSEVTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24f3ffde485fe157270b4f7c7418faa4">stm32h563xx.h</a></li>
<li>UCPD_IMR_FRSEVTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a69d73fe0d32ce9e01a262231238e32">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTDISCIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9d0299872d3b0366cd72eea24dfe3f8">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTDISCIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga98a22d38f551484faeb3891b3d9eff34">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTDISCIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18ced31b3bc575fdcace5675ea11cf84">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTSENTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e991232f7f6bbce4542f078c992808b">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTSENTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b2afad182dd7c8e60e50a4e6847fe9f">stm32h563xx.h</a></li>
<li>UCPD_IMR_HRSTSENTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13178570529efdd827ddcfae89b2f757">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXHRSTDETIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25cce143f9cf66e2aafe1358aa551b5b">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXHRSTDETIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d31629e4094131289410c4908bb8985">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXHRSTDETIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f75bee3fd48e00c6563395725b4651d">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXMSGENDIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a0ea00b2313947dbaab0766392de0ca">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXMSGENDIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18e6e065e28ec56176c23af85e1fd8c6">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXMSGENDIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcd8d813d238bc332a58a2b9f89462cf">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXNEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6f7d01e4ea8b2ec4ab8ad9cbd2ff75d">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXNEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998ffa7d1d2552f85fe69eb73550796e">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXNEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga067c7640b93fd3fdc33fa550025c2ca3">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXORDDETIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7912e881ee5d14ba7e4aebc065850bab">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXORDDETIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga167ecb6df212abc4c962c8a75066820c">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXORDDETIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7295a9ca64781288abf255f95b0fe098">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXOVRIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac55639d64e6cbbf41528452fd148a095">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXOVRIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae955cf27692f9c192f62c9689c353168">stm32h563xx.h</a></li>
<li>UCPD_IMR_RXOVRIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga371cad202983274a769983c8daae6fe1">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXISIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e5bcb8b44b75fcd7088da14cc544a77">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXISIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga024ce05c4cde4327c2ef0e512d4a8b79">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXISIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga697af601aa9c24a28a98480bf3149c01">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGABTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9ff2222edacac472767e7abeb7853541">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGABTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa365c18b320ab46422220b0c1c8bd422">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGABTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga16d3cdf7375bbdcd5b58936d2092f2ea">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGDISCIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e37233bd52b581cd2d3697ffdcae12d">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGDISCIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64589a69b9284be3b7437fb4104aa6fe">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGDISCIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga710875d0ed8fd020e896729fb10c7c69">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGSENTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1adb038f73cdb7b67e5e9ace2e639c2">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGSENTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b6cff8a556fe43b5c0dc674cc483408">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXMSGSENTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0be319a901d7ae126d934fcc3e523e83">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXUNDIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3997d757d88478eeff4a3fa5cabd5d0c">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXUNDIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25cccf0e8b466555118978d34d4abbee">stm32h563xx.h</a></li>
<li>UCPD_IMR_TXUNDIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea66380d06b299c8d4f457a477dca005">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT1IE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24e32b7f668cf23490243aab3e78f578">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT1IE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae69e2cb256edebef323ac2536cf9aeed">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT1IE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace8f29eed4ccfb2beefc2d6fa8e1f67e">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT2IE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga700932737142ca52d95a2cecbaf83b58">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT2IE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4794a78d3dcedf7ee0380bc2aa0afa64">stm32h563xx.h</a></li>
<li>UCPD_IMR_TYPECEVT2IE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga354554bde25554573a9c27edb5f0fd7a">stm32h563xx.h</a></li>
<li>UCPD_IPID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga303f39f665b365d46e5a6c44bf20221a">stm32h563xx.h</a></li>
<li>UCPD_IPID_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38348f6be2b76a858b720b2a52f4bb40">stm32h563xx.h</a></li>
<li>UCPD_IPID_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35eb2f82710f43b1dcdbcde8aa1f7514">stm32h563xx.h</a></li>
<li>UCPD_IPVER&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc60401bd9148421ebd0eaa60bea6808">stm32h563xx.h</a></li>
<li>UCPD_IPVER_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e9728893c03dedac1c47837c46f0e84">stm32h563xx.h</a></li>
<li>UCPD_IPVER_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa43ac28297f6e35eba2cfa6175e823c8">stm32h563xx.h</a></li>
<li>UCPD_MID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0873875bdbc775c7aee2cb40bee1496b">stm32h563xx.h</a></li>
<li>UCPD_MID_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20237e7f65d838f21de3f0e30fe51061">stm32h563xx.h</a></li>
<li>UCPD_MID_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b77257aceeb8fd5deb420e2c922c73c">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT1_RXSOPX1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaadd0f2787f369a3e4714865d25a1dc03">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT1_RXSOPX1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6866ed1ff93c705ff2956f00a609cacc">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT1_RXSOPX1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63056c33be9de4fa10fd00ff3a723b20">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT2_RXSOPX2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccdb5cae01d61b6a044789733b215b34">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT2_RXSOPX2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2842492830661b5e2edc086bf15faa72">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDEXT2_RXSOPX2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e3d8eb4c4f856f51450129e807884f8">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabad5bb1836980da6e1fca614d2fcf6cb">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga917e79e81a2b9a2d9520f3b3baacbcb4">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f54db252e4d3fc47ed855227751fece">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4943a639d40403eb6424afe24d3efbf">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3adf92189f74060040b511e4386b1457">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXORDSET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga829f2cbff226cad3f709ecb1900f0e2c">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOP3OF4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga284a856da2d111301bf404bb9e982aa7">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOP3OF4_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae66d691be329300a317d0627664239f9">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOP3OF4_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2a07fa7ce8dfd612921a752bfd94a02">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOPKINVALID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9dba3ed2d0b6a23703a603cf3dfe338">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOPKINVALID_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa7c10ca6e4752f71f7c072552672fe07">stm32h563xx.h</a></li>
<li>UCPD_RX_ORDSET_RXSOPKINVALID_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga726e0e00a36b78adc35500dfcb5dcbb1">stm32h563xx.h</a></li>
<li>UCPD_RX_PAYSZ_RXPAYSZ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac104ded273dc175b33b93722eaf9a38d">stm32h563xx.h</a></li>
<li>UCPD_RX_PAYSZ_RXPAYSZ_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga17d882a9844f0c0f14f173561358b3ea">stm32h563xx.h</a></li>
<li>UCPD_RX_PAYSZ_RXPAYSZ_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c6d631b1680c40f5e6696e9519018d2">stm32h563xx.h</a></li>
<li>UCPD_RXDR_RXDATA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf78b60d436bae5c295ebe6ffc67ad19f">stm32h563xx.h</a></li>
<li>UCPD_RXDR_RXDATA_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad492d26be82cc65a81263ecb07fb684d">stm32h563xx.h</a></li>
<li>UCPD_RXDR_RXDATA_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22108682f742d0bbcabf326120feac6d">stm32h563xx.h</a></li>
<li>UCPD_SR_FRSEVT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga057ca272907113ac307209a01ab1ca64">stm32h563xx.h</a></li>
<li>UCPD_SR_FRSEVT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51502f8db8ccac75168094c1757d4251">stm32h563xx.h</a></li>
<li>UCPD_SR_FRSEVT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga199663af4288aaef15092b82d363e1d2">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTDISC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa600001d2855dd73dc2a9aaeb55c8614">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTDISC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc68276dd28c201145927a81b15a70b5">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTDISC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04191c816da9b658408c98cdef3a2de2">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTSENT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga947400c96b1294aaac8cbd6738c10c2e">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTSENT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb95a863650d525de9c8af9ad687e823">stm32h563xx.h</a></li>
<li>UCPD_SR_HRSTSENT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab044041220674bbfa61d8307bf58610d">stm32h563xx.h</a></li>
<li>UCPD_SR_RXERR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0194d96ce6c7781599a2cb8732fe0a1">stm32h563xx.h</a></li>
<li>UCPD_SR_RXERR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d13d4bbb0c5e0c5a1ed370bc916928a">stm32h563xx.h</a></li>
<li>UCPD_SR_RXERR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf455ffe3f652e7414db277f27af7ab27">stm32h563xx.h</a></li>
<li>UCPD_SR_RXHRSTDET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga937c7f9f3b600e68d04f3997d4eb413f">stm32h563xx.h</a></li>
<li>UCPD_SR_RXHRSTDET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga562a3cf8f97e077a7afa636eb2249115">stm32h563xx.h</a></li>
<li>UCPD_SR_RXHRSTDET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b3f0106b8682d70889434554c3297a5">stm32h563xx.h</a></li>
<li>UCPD_SR_RXMSGEND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac47ba20e12cf97cdd42fd02de53570b4">stm32h563xx.h</a></li>
<li>UCPD_SR_RXMSGEND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c3cff061fbfe7fd44ea4f11b6d06f2a">stm32h563xx.h</a></li>
<li>UCPD_SR_RXMSGEND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac3f77082076bdf4ccf82d9d3689b892f">stm32h563xx.h</a></li>
<li>UCPD_SR_RXNE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1577a9cfdd3edf40f9177339c6d05a8f">stm32h563xx.h</a></li>
<li>UCPD_SR_RXNE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca147c879c7e7d07257023da554ca4ae">stm32h563xx.h</a></li>
<li>UCPD_SR_RXNE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9df43644f0a06ea973082fa611eea1ed">stm32h563xx.h</a></li>
<li>UCPD_SR_RXORDDET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga44f13210c6fcfcbdad1420d0f1c76aca">stm32h563xx.h</a></li>
<li>UCPD_SR_RXORDDET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac05ef1bec25e43508acc8c938acb0529">stm32h563xx.h</a></li>
<li>UCPD_SR_RXORDDET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac612a99e67f5407686379cf927e5fdab">stm32h563xx.h</a></li>
<li>UCPD_SR_RXOVR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4285f6c2e88002af5bc8ac68de6ba0">stm32h563xx.h</a></li>
<li>UCPD_SR_RXOVR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga504beeaed68a112552dcf3254beae5ec">stm32h563xx.h</a></li>
<li>UCPD_SR_RXOVR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51463df36ae6cd4b6af1e18219bbe5de">stm32h563xx.h</a></li>
<li>UCPD_SR_TXIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3a0c95c54e95b80049e32b5eb2c310f5">stm32h563xx.h</a></li>
<li>UCPD_SR_TXIS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga479256807dae4f875eaa08946bfbce95">stm32h563xx.h</a></li>
<li>UCPD_SR_TXIS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b2a6b6f0c5dbdc5df8fe01fca07d847">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGABT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ff462ffb8a89ad61b3743aad6bb0a98">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGABT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3151ce4e8f1b7307ae52f21345d2b02d">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGABT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00234ff713e3c8bfcea55fdf8cc8e175">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGDISC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga20c141bbbe4bc550cf65382602531744">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGDISC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaeb66cc9dbb62858babd0d8e402638ed">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGDISC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga867c4fab61f13235858b67e7b443ebc0">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGSENT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b3c4a0254e0a1c8c7fc6a225b3d415d">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGSENT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68efb8327f621122126fce7b1ac912e9">stm32h563xx.h</a></li>
<li>UCPD_SR_TXMSGSENT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50aa30ab4a85c00fbcc47bd8010cd522">stm32h563xx.h</a></li>
<li>UCPD_SR_TXUND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabb82258e02709743066c4dacc9ec08e4">stm32h563xx.h</a></li>
<li>UCPD_SR_TXUND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga081780b439c60407e453ed2e92ae3fa2">stm32h563xx.h</a></li>
<li>UCPD_SR_TXUND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga897ede42a9f5d75a9aff999d1d2f41ab">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac808e5a047ec425cf4ff742a7600e60b">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC1_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b31ab91c25a57ab205fa831ee9385fe">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC1_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08d674483f507f78a139ff0ef991df6e">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36e61db6a873a69e3141a449b8969fd5">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3066fd679ce151ad9797d1d20f797941">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga35e3f015ba3626ebb915752ab82246c4">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC2_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b237b465fa084c990881a3ff08980d3">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC2_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46f3eb864d0ee60b1530c79d7caef086">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff26deb1be857089de25cff936e0948c">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPEC_VSTATE_CC2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafd95b842d18952b739abb3fdec08dd23">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcc859a914eabb6a09fd5dacb0ab1eba">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac104a4a1730424bc798103010b34aa22">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5150cca77b8ec890341a5c96ee365fb">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga239aa47c4d77ea277b4d7341ffca1516">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9bbd40c75a2c29cee1c39a7b46a071f5">stm32h563xx.h</a></li>
<li>UCPD_SR_TYPECEVT2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3feb05b77af582ae01329af9693dd688">stm32h563xx.h</a></li>
<li>UCPD_TX_ORDSET_TXORDSET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47a93a5444441e53ad4ccc6ef01a2515">stm32h563xx.h</a></li>
<li>UCPD_TX_ORDSET_TXORDSET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c1a541f4c8fb20141bf301aa7d6b03b">stm32h563xx.h</a></li>
<li>UCPD_TX_ORDSET_TXORDSET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga015b9535bc365b721b29a6aec465b604">stm32h563xx.h</a></li>
<li>UCPD_TX_PAYSZ_TXPAYSZ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga557b8497b6c5e232c71e541e2a2fdc21">stm32h563xx.h</a></li>
<li>UCPD_TX_PAYSZ_TXPAYSZ_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ae9647fd77cc59364b73cf9ad508f06">stm32h563xx.h</a></li>
<li>UCPD_TX_PAYSZ_TXPAYSZ_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabbf1985f0b3d2f0f10e97ea4995d1259">stm32h563xx.h</a></li>
<li>UCPD_TXDR_TXDATA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d5c654840e9f01d1284bc33ae5b15fd">stm32h563xx.h</a></li>
<li>UCPD_TXDR_TXDATA_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77f058f8ef1b3d4763b41d3700fabf75">stm32h563xx.h</a></li>
<li>UCPD_TXDR_TXDATA_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga053aa47bad76f4b0cf9b92b60f6f3059">stm32h563xx.h</a></li>
<li>UFB_MODE_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gaa531b9c8535235ee73455c2b88663c03">stm32_hal_legacy.h</a></li>
<li>UID_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga664eda42b83c919b153b07b23348be67">stm32h563xx.h</a></li>
<li>UID_BASE_ADDRESS&#160;:&#160;<a class="el" href="group___u_t_i_l_s___l_l___private___constants.html#ga732ec8206df1d365f1c23eee46d681dd">stm32h5xx_ll_utils.h</a></li>
<li>UNUSED&#160;:&#160;<a class="el" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">stm32h5xx_hal_def.h</a></li>
<li>UPDATE_CLLR_POSITION&#160;:&#160;<a class="el" href="group___d_m_a_ex___private___constants.html#ga187a06de8299b6ac3a4b09e838a4177d">stm32h5xx_hal_dma_ex.h</a></li>
<li>UPDATE_CLLR_VALUE&#160;:&#160;<a class="el" href="group___d_m_a_ex___private___constants.html#gae8e88239db1d8aeda03042c05fc5d673">stm32h5xx_hal_dma_ex.h</a></li>
<li>USART1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">stm32h563xx.h</a></li>
<li>USART10&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1c8e2879360f92ad3e451ce60e17af84">stm32h563xx.h</a></li>
<li>USART10_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa9e37130dcc1a81922475e007326dbc">stm32h563xx.h</a></li>
<li>USART10_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga1f38508ca2351d71a17375f5f745171c">stm32h563xx.h</a></li>
<li>USART10_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga9a8112776866cd98271940380b89d6e6">stm32h563xx.h</a></li>
<li>USART10_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadcd4d46c10d3a4ab0ec574d452856997">stm32h563xx.h</a></li>
<li>USART10_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9a793acaf2bd62e23efafb8411253c57">stm32h563xx.h</a></li>
<li>USART11&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0722e9340b8c7463d5ab8554dd35db92">stm32h563xx.h</a></li>
<li>USART11_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga590de8768dddc0a21ade7493fe2625f7">stm32h563xx.h</a></li>
<li>USART11_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga28bad9d0f174fc201d6db274279012b4">stm32h563xx.h</a></li>
<li>USART11_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga048f6576ee2c5618de1317b148186fd4">stm32h563xx.h</a></li>
<li>USART11_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga875ca9509e7587cbedff15af2d618e42">stm32h563xx.h</a></li>
<li>USART11_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b51af1420b1d024df111f81653c9155">stm32h563xx.h</a></li>
<li>USART1_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86162ab3f740db9026c1320d46938b4d">stm32h563xx.h</a></li>
<li>USART1_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga9ac49b60bd053fad00521705225399fd">stm32h563xx.h</a></li>
<li>USART1_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gafe4fe27a342e8f5f7b58568464e57d82">stm32h563xx.h</a></li>
<li>USART1_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac6c6fd7348067bd59d3d21e7c256b8c">stm32h563xx.h</a></li>
<li>USART1_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0b123fb15876fa771140e1be54a9fdf3">stm32h563xx.h</a></li>
<li>USART2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">stm32h563xx.h</a></li>
<li>USART2_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade83162a04bca0b15b39018a8e8ec090">stm32h563xx.h</a></li>
<li>USART2_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gab360b53114f48cb4e6a458abb9549136">stm32h563xx.h</a></li>
<li>USART2_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga706615a9d5c4fb25a7a73f0f5bc0cb3b">stm32h563xx.h</a></li>
<li>USART2_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe16bd0433bcafcc86c8406321704f35">stm32h563xx.h</a></li>
<li>USART2_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5142b597528b03b0fad2e6b3893f3eb">stm32h563xx.h</a></li>
<li>USART3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">stm32h563xx.h</a></li>
<li>USART3_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe0d6539ac0026d598274ee7f45b0251">stm32h563xx.h</a></li>
<li>USART3_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga18cf1429aa1c245eb1e35feb3f5d6082">stm32h563xx.h</a></li>
<li>USART3_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga04063b3e2b7512eeca5c33a78c38c4dd">stm32h563xx.h</a></li>
<li>USART3_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70be74c8231c59eb44d4a29df0dd1c69">stm32h563xx.h</a></li>
<li>USART3_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3cc14d68582f6ebe1973c163b260c7d9">stm32h563xx.h</a></li>
<li>USART6&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">stm32h563xx.h</a></li>
<li>USART6_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade4d3907fd0387ee832f426f52d568bb">stm32h563xx.h</a></li>
<li>USART6_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gae71613dbeccfbc9c8fb444f3d92031bd">stm32h563xx.h</a></li>
<li>USART6_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga2b66ed749a8503b3ecede1f4471cd8e9">stm32h563xx.h</a></li>
<li>USART6_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga040250a24580631d519c79d9b104c129">stm32h563xx.h</a></li>
<li>USART6_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga97641b1ee3e342a668c5901ec1fe6023">stm32h563xx.h</a></li>
<li>USART_BRR_BRR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8873778bab3ffdb6117712f0b08429">stm32h563xx.h</a></li>
<li>USART_BRR_LPUART&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7bcb27b7a429c6dabb6bc8c0f01e6ff8">stm32h563xx.h</a></li>
<li>USART_BRR_LPUART_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga753a786b609697eda7e81c4838d2b469">stm32h563xx.h</a></li>
<li>USART_BRR_LPUART_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb80d3a72e68087b93a0ddaa5110c36d">stm32h563xx.h</a></li>
<li>USART_CLOCK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga45c49fb3e5ff70db2dea36e909ffa07a">stm32_hal_legacy.h</a></li>
<li>USART_CLOCK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga259282d33c89b8a3ce2db2192124ce61">stm32_hal_legacy.h</a></li>
<li>USART_CR1_CMIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac6e25c121fc78142f8866809bc98aaa">stm32h563xx.h</a></li>
<li>USART_CR1_CMIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7b5174025558ca07302b4cbd4c3a3c93">stm32h563xx.h</a></li>
<li>USART_CR1_CMIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac313f7deb7198a2c0d53446c418e434b">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bdc2e80e4545996ecb5901915d13e28">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab3c5a5427a9d6f31a4dff944079379c3">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga915c67729309721386a3211e7ef9c097">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga37334305484b5177eb2b0c0fbd38f333">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaad9044f6093b026dae8651416935dd2a">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21679d47bc5412b3ff3821da03d3695e">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf428b58fe78a921cec6d585556253c7">stm32h563xx.h</a></li>
<li>USART_CR1_DEAT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7640a539139354f68939dd6c4213eeda">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab2d95af966e08146e1172c4b828bda38">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01b664114104da4e943d96b59ba37142">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9691b8bc3d8dcc892379bf7d920b6396">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe2670a86aa9a616ff375b6930ffa70b">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa005f970098bde194883b57529b0d306">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9847feffa692f728663f3c612cbf4f2e">stm32h563xx.h</a></li>
<li>USART_CR1_DEDT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf30bbaacca54d128b14fc80293a3fb9">stm32h563xx.h</a></li>
<li>USART_CR1_EOBIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae527749fded038f642974711b1d53ba3">stm32h563xx.h</a></li>
<li>USART_CR1_EOBIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">stm32h563xx.h</a></li>
<li>USART_CR1_EOBIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8d4b4a174a7e19ee43b94891582b703">stm32h563xx.h</a></li>
<li>USART_CR1_FIFOEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb5e9fc4111b0159c65811f6a206c192">stm32h563xx.h</a></li>
<li>USART_CR1_FIFOEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8df13e70aaef03c9f1f387b9f7225bd6">stm32h563xx.h</a></li>
<li>USART_CR1_FIFOEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef8242d8c82a9e6336950cb794030238">stm32h563xx.h</a></li>
<li>USART_CR1_IDLEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5221d09eebd12445a20f221bf98066f8">stm32h563xx.h</a></li>
<li>USART_CR1_IDLEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">stm32h563xx.h</a></li>
<li>USART_CR1_IDLEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ba3e0fc695108b77498a9fdbacc95d3">stm32h563xx.h</a></li>
<li>USART_CR1_M&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">stm32h563xx.h</a></li>
<li>USART_CR1_M0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf15ab248c1ff14e344bf95a494c3ad8">stm32h563xx.h</a></li>
<li>USART_CR1_M0_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50313a1d273a0fdbeea56839fb97996d">stm32h563xx.h</a></li>
<li>USART_CR1_M0_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45131329617759787a4866ce988d35e3">stm32h563xx.h</a></li>
<li>USART_CR1_M1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae19a4c9577dfb1569cf6f564fe6c4949">stm32h563xx.h</a></li>
<li>USART_CR1_M1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93c47c9950e9e8727dfc74abaf4be164">stm32h563xx.h</a></li>
<li>USART_CR1_M1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga747b341323db9d1a6f4f6524ff93725e">stm32h563xx.h</a></li>
<li>USART_CR1_M_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b5f5bc798207f9cc9e54ab080637634">stm32h563xx.h</a></li>
<li>USART_CR1_M_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b16c1bf94dba8a889397c5933322308">stm32h563xx.h</a></li>
<li>USART_CR1_MME&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">stm32h563xx.h</a></li>
<li>USART_CR1_MME_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1337df7835fb7605f567f8c23336510">stm32h563xx.h</a></li>
<li>USART_CR1_MME_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a0428a58ed317ba2baf6362123930f">stm32h563xx.h</a></li>
<li>USART_CR1_OVER8&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">stm32h563xx.h</a></li>
<li>USART_CR1_OVER8_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac009e53008167c20955efe87a147ea02">stm32h563xx.h</a></li>
<li>USART_CR1_OVER8_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f51c380de00d417c76712183070ff01">stm32h563xx.h</a></li>
<li>USART_CR1_PCE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60f8fcf084f9a8514efafb617c70b074">stm32h563xx.h</a></li>
<li>USART_CR1_PCE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60894c2937928b5ca83fe73e60e1c9c1">stm32h563xx.h</a></li>
<li>USART_CR1_PCE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1029c679b6ce540fc8343e074387fa5b">stm32h563xx.h</a></li>
<li>USART_CR1_PEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27405d413b6d355ccdb076d52fef6875">stm32h563xx.h</a></li>
<li>USART_CR1_PEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">stm32h563xx.h</a></li>
<li>USART_CR1_PEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga46a693e8924defd8e57b0b08323afa0b">stm32h563xx.h</a></li>
<li>USART_CR1_PS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e159d36ab2c93a2c1942df60e9eebbe">stm32h563xx.h</a></li>
<li>USART_CR1_PS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08638afebc30caad3337f1faac6d904e">stm32h563xx.h</a></li>
<li>USART_CR1_PS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf2e65e62ab989658fec2bdaad7892c16">stm32h563xx.h</a></li>
<li>USART_CR1_RE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gada0d5d407a22264de847bc1b40a17aeb">stm32h563xx.h</a></li>
<li>USART_CR1_RE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga625927bbfd40ce911de7183cae92e682">stm32h563xx.h</a></li>
<li>USART_CR1_RE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga678b98c07ad61dec17131716d1ddfa58">stm32h563xx.h</a></li>
<li>USART_CR1_RTOIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabfe55005a97f8ea7ca8e630e6c08912d">stm32h563xx.h</a></li>
<li>USART_CR1_RTOIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacb1575795973e3e34e3fe4bb420a8d58">stm32h563xx.h</a></li>
<li>USART_CR1_RTOIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91a808309c2809d8b08f0782fb321ae8">stm32h563xx.h</a></li>
<li>USART_CR1_RXFFIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d438200ec45e5fe92171128fcf48437">stm32h563xx.h</a></li>
<li>USART_CR1_RXFFIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39a93d3dee1458add2e7d2dd694128cd">stm32h563xx.h</a></li>
<li>USART_CR1_RXFFIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99c0f08f5e8aaab9c18589e358a7cfaf">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91118f867adfdb2e805beea86666de04">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac2e4ba1ab97599cbf7f182d2cfc80543">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2232ea76bad178a6e945fe573c2dc984">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE_RXFNEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8342cbdabe2a5ae03ee73452a9ebf935">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE_RXFNEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9429c0ab60d7c8e4430465d4c0fc1ec8">stm32h563xx.h</a></li>
<li>USART_CR1_RXNEIE_RXFNEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae752d24efb55514807e122dd0ba63bdc">stm32h563xx.h</a></li>
<li>USART_CR1_TCIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa17130690a1ca95b972429eb64d4254e">stm32h563xx.h</a></li>
<li>USART_CR1_TCIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">stm32h563xx.h</a></li>
<li>USART_CR1_TCIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee92ad658865410023fc8508325024a">stm32h563xx.h</a></li>
<li>USART_CR1_TE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade7f090b04fd78b755b43357ecaa9622">stm32h563xx.h</a></li>
<li>USART_CR1_TE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c5e02008c2fde7c5f0070d94ee77bce">stm32h563xx.h</a></li>
<li>USART_CR1_TE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga53df187761bfed354686b47e0a691564">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70422871d15f974b464365e7fe1877e9">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65436dd25155a36250ee090dd940caa5">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6931210415f36d727f75bfc856aed9ef">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE_TXFNFIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91ad128d8b96d94461290e19164bbfc3">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE_TXFNFIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf6dab3533476c5c6e30d8316963053b4">stm32h563xx.h</a></li>
<li>USART_CR1_TXEIE_TXFNFIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b3a5a839e841d7f468aa7a71d042e24">stm32h563xx.h</a></li>
<li>USART_CR1_TXFEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab80e139b33533a335a75c58ef2e3ca3c">stm32h563xx.h</a></li>
<li>USART_CR1_TXFEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga034591062f99513ae1cc055e4d1c6364">stm32h563xx.h</a></li>
<li>USART_CR1_TXFEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga15d19ba8a8a33699eb7ffe986dca1d9f">stm32h563xx.h</a></li>
<li>USART_CR1_UE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2bb650676aaae4a5203f372d497d5947">stm32h563xx.h</a></li>
<li>USART_CR1_UE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8b32c050e6d9482a819e0107ceb9f83">stm32h563xx.h</a></li>
<li>USART_CR1_UE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64f40c78bbc597ada96c2ec828722eeb">stm32h563xx.h</a></li>
<li>USART_CR1_UESM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bf035f3a6674183945975fdda9e5d3a">stm32h563xx.h</a></li>
<li>USART_CR1_UESM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">stm32h563xx.h</a></li>
<li>USART_CR1_UESM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga099541a7c10ddc409196eb14e87897a0">stm32h563xx.h</a></li>
<li>USART_CR1_WAKE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad831dfc169fcf14b7284984dbecf322d">stm32h563xx.h</a></li>
<li>USART_CR1_WAKE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0bc41f3a11fced743f19684211eacd6">stm32h563xx.h</a></li>
<li>USART_CR1_WAKE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86cc2060fef5dc3ce6820e31f0156492">stm32h563xx.h</a></li>
<li>USART_CR2_ABREN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa290a89959d43fecf43f89d66123a0a">stm32h563xx.h</a></li>
<li>USART_CR2_ABREN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01b8b21a9bb234c28cba2ba46eb91d47">stm32h563xx.h</a></li>
<li>USART_CR2_ABREN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd50e8338e173588e3e228cd36fea49b">stm32h563xx.h</a></li>
<li>USART_CR2_ABRMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7b0a61926b32b1bbe136944c4133d2be">stm32h563xx.h</a></li>
<li>USART_CR2_ABRMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74a9e3740bd087f5170c58b85bc4e689">stm32h563xx.h</a></li>
<li>USART_CR2_ABRMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac439d0281ee2e6f20261076a50314cff">stm32h563xx.h</a></li>
<li>USART_CR2_ABRMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07277ae996d117d7ad0dd6039b550bee">stm32h563xx.h</a></li>
<li>USART_CR2_ABRMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9aec992473cfdf90375f5156816361e7">stm32h563xx.h</a></li>
<li>USART_CR2_ADD&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ee77fac25142271ad56d49685e518b3">stm32h563xx.h</a></li>
<li>USART_CR2_ADD_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">stm32h563xx.h</a></li>
<li>USART_CR2_ADD_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d1320f17e2f61e21a867e538c737ac3">stm32h563xx.h</a></li>
<li>USART_CR2_ADDM7&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d8588feb26d8b36054a060d6b691823">stm32h563xx.h</a></li>
<li>USART_CR2_ADDM7_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d874b6e6c6b5631df3733e355ed295a">stm32h563xx.h</a></li>
<li>USART_CR2_ADDM7_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">stm32h563xx.h</a></li>
<li>USART_CR2_CLKEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42a396cde02ffa0c4d3fd9817b6af853">stm32h563xx.h</a></li>
<li>USART_CR2_CLKEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2f6a20180f8b2ad531009b33ecec1ed2">stm32h563xx.h</a></li>
<li>USART_CR2_CLKEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff740ebbb84ac8db332d177cd6cc9235">stm32h563xx.h</a></li>
<li>USART_CR2_CPHA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga362976ce813e58310399d113d2cf09cb">stm32h563xx.h</a></li>
<li>USART_CR2_CPHA_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65c8198c5780edaa8ef67706d7d1ea34">stm32h563xx.h</a></li>
<li>USART_CR2_CPHA_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4188976dbf7f6455ba79d1afd830cf7a">stm32h563xx.h</a></li>
<li>USART_CR2_CPOL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">stm32h563xx.h</a></li>
<li>USART_CR2_CPOL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga182e2b837ab775c53868a37a1e4eb05a">stm32h563xx.h</a></li>
<li>USART_CR2_CPOL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga110f164794e57c70b9d7b0b26577e86a">stm32h563xx.h</a></li>
<li>USART_CR2_DATAINV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f743bbd3df209bd1d434b17e08a78fe">stm32h563xx.h</a></li>
<li>USART_CR2_DATAINV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12a526b2f220467ea5f83c7d5e1f0ded">stm32h563xx.h</a></li>
<li>USART_CR2_DATAINV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabedc64f34c6631efb738a4c3146d4717">stm32h563xx.h</a></li>
<li>USART_CR2_DIS_NSS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2def80ad9addd71c47ae109056bd19b">stm32h563xx.h</a></li>
<li>USART_CR2_DIS_NSS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga750047210c68047fa0f47ed4a229185a">stm32h563xx.h</a></li>
<li>USART_CR2_DIS_NSS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e4c4f3661a5d26ca5b6d604b6d2a640">stm32h563xx.h</a></li>
<li>USART_CR2_LBCL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a62e93ae7864e89622bdd92508b615e">stm32h563xx.h</a></li>
<li>USART_CR2_LBCL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d515f33359c44365712bfbcf34c7e94">stm32h563xx.h</a></li>
<li>USART_CR2_LBCL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0262849ac25bc43d23d46945c85851b0">stm32h563xx.h</a></li>
<li>USART_CR2_LBDIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa02ef5d22553f028ea48e5d9f08192b4">stm32h563xx.h</a></li>
<li>USART_CR2_LBDIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad55383a0b8d928fd50c18c62faf44a7b">stm32h563xx.h</a></li>
<li>USART_CR2_LBDIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9af36362bd69d0008e46a7ea7633b0f">stm32h563xx.h</a></li>
<li>USART_CR2_LBDL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f9bc41700717fd93548e0e95b6072ed">stm32h563xx.h</a></li>
<li>USART_CR2_LBDL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad8d54a2e633ef8dda121c9d5670a5de5">stm32h563xx.h</a></li>
<li>USART_CR2_LBDL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">stm32h563xx.h</a></li>
<li>USART_CR2_LINEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac8931efa62c29d92f5c0ec5a05f907ef">stm32h563xx.h</a></li>
<li>USART_CR2_LINEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga500c59de0f57986002b962dc9bccfbe8">stm32h563xx.h</a></li>
<li>USART_CR2_LINEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f06b1d9300507573ffbf99f9a6ee57f">stm32h563xx.h</a></li>
<li>USART_CR2_MSBFIRST&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7342ab16574cebf157aa885a79986812">stm32h563xx.h</a></li>
<li>USART_CR2_MSBFIRST_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">stm32h563xx.h</a></li>
<li>USART_CR2_MSBFIRST_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">stm32h563xx.h</a></li>
<li>USART_CR2_RTOEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab89524eda63950f55bc47208a66b7dca">stm32h563xx.h</a></li>
<li>USART_CR2_RTOEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca386418170bcbfd458e6976c29deed3">stm32h563xx.h</a></li>
<li>USART_CR2_RTOEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6c059ff69b8b03c14958fb24a214192">stm32h563xx.h</a></li>
<li>USART_CR2_RXINV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafff10115e1adb07c00f42627cedf01e5">stm32h563xx.h</a></li>
<li>USART_CR2_RXINV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4be966e1261f1182e90a9727ae00fed8">stm32h563xx.h</a></li>
<li>USART_CR2_RXINV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8bba63d44a14e161f561a5a3591dff4">stm32h563xx.h</a></li>
<li>USART_CR2_SLVEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga134485f9d7bc55e1e42ed5b9ad2aa63c">stm32h563xx.h</a></li>
<li>USART_CR2_SLVEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf899752e02436dbe09822a53ec11fcf">stm32h563xx.h</a></li>
<li>USART_CR2_SLVEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9f5f66329b69f4fbb9ff10a952801c4">stm32h563xx.h</a></li>
<li>USART_CR2_STOP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf993e483318ebcecffd18649de766dc6">stm32h563xx.h</a></li>
<li>USART_CR2_STOP_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee6ee01c6e5325b378b2209ef20d0a61">stm32h563xx.h</a></li>
<li>USART_CR2_STOP_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b24d14f0e5d1c76c878b08aad44d02b">stm32h563xx.h</a></li>
<li>USART_CR2_STOP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf73b228efa85f04a6b9a42e01b7f916c">stm32h563xx.h</a></li>
<li>USART_CR2_STOP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">stm32h563xx.h</a></li>
<li>USART_CR2_SWAP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4aecba5721df1c1adb6d0264625accad">stm32h563xx.h</a></li>
<li>USART_CR2_SWAP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f4501114beca5a00c44cd2182a979eb">stm32h563xx.h</a></li>
<li>USART_CR2_SWAP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga222983c0ec62822a37a0da9d114fb75e">stm32h563xx.h</a></li>
<li>USART_CR2_TXINV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc2ad93cdc6d8f138f455a2fb671a211">stm32h563xx.h</a></li>
<li>USART_CR2_TXINV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bdf6d30f688b739455d262344d9145d">stm32h563xx.h</a></li>
<li>USART_CR2_TXINV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1e85095255df25708af3998bfbc0f840">stm32h563xx.h</a></li>
<li>USART_CR3_CTSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa125f026b1ca2d76eab48b191baed265">stm32h563xx.h</a></li>
<li>USART_CR3_CTSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga97e4c254d292233d827a898bda170fa4">stm32h563xx.h</a></li>
<li>USART_CR3_CTSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3bfa28091d9c8781aeb03fcb371dd01">stm32h563xx.h</a></li>
<li>USART_CR3_CTSIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga636d5ec2e9556949fc68d13ad45a1e90">stm32h563xx.h</a></li>
<li>USART_CR3_CTSIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ca77aa980a93f5b35bf318c20f500cc">stm32h563xx.h</a></li>
<li>USART_CR3_CTSIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">stm32h563xx.h</a></li>
<li>USART_CR3_DDRE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1f1b53b09336e82958755747853a753">stm32h563xx.h</a></li>
<li>USART_CR3_DDRE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga508139f92a04e0324a84c6173b5afbc7">stm32h563xx.h</a></li>
<li>USART_CR3_DDRE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga315eff6532631e01c4b46241b8203120">stm32h563xx.h</a></li>
<li>USART_CR3_DEM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd65f9fd10ee8e99db1118828deb0441">stm32h563xx.h</a></li>
<li>USART_CR3_DEM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9a24555d522b37f1bef42cb08539ff6f">stm32h563xx.h</a></li>
<li>USART_CR3_DEM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga502aaea0f34e2ab34624ff66f1c8b101">stm32h563xx.h</a></li>
<li>USART_CR3_DEP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2000c42015289291da1c58fe27800d64">stm32h563xx.h</a></li>
<li>USART_CR3_DEP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacaf5c087ecc921b7b5c18b5682b12245">stm32h563xx.h</a></li>
<li>USART_CR3_DEP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab35291bee983f8af47b6ad7193a06cc7">stm32h563xx.h</a></li>
<li>USART_CR3_DMAR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff130f15493c765353ec2fd605667c5a">stm32h563xx.h</a></li>
<li>USART_CR3_DMAR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4dd0232a385ce9760635c92556c3eadf">stm32h563xx.h</a></li>
<li>USART_CR3_DMAR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga173f2f38fdb5ba3db30d3b2686bd9773">stm32h563xx.h</a></li>
<li>USART_CR3_DMAT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5bb515d3814d448f84e2c98bf44f3993">stm32h563xx.h</a></li>
<li>USART_CR3_DMAT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga114a52251ccd0dae87055bbd336add29">stm32h563xx.h</a></li>
<li>USART_CR3_DMAT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga00afc87870cbe74aabf127179dedca3f">stm32h563xx.h</a></li>
<li>USART_CR3_EIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaed1a39c551b1641128f81893ff558d0">stm32h563xx.h</a></li>
<li>USART_CR3_EIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac0414669386ae8dd26b993ddf96d7b0">stm32h563xx.h</a></li>
<li>USART_CR3_EIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">stm32h563xx.h</a></li>
<li>USART_CR3_HDSEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac71129810fab0b46d91161a39e3f8d01">stm32h563xx.h</a></li>
<li>USART_CR3_HDSEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5553c10996ceb918244202407347848d">stm32h563xx.h</a></li>
<li>USART_CR3_HDSEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7df0071641a9cc2d70e4957c28f923c9">stm32h563xx.h</a></li>
<li>USART_CR3_IREN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31c66373bfbae7724c836ac63b8411dd">stm32h563xx.h</a></li>
<li>USART_CR3_IREN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3c0575491453dbd478d5a3413ac759c">stm32h563xx.h</a></li>
<li>USART_CR3_IREN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22ce6319d8acdb4a57215aeb933c7a57">stm32h563xx.h</a></li>
<li>USART_CR3_IRLP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga22af8d399f1adda62e31186f0309af80">stm32h563xx.h</a></li>
<li>USART_CR3_IRLP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga67262b96751aebc3a04d3a6d46213633">stm32h563xx.h</a></li>
<li>USART_CR3_IRLP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73290a1bb7594fc2016662ba4b927dd5">stm32h563xx.h</a></li>
<li>USART_CR3_NACK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">stm32h563xx.h</a></li>
<li>USART_CR3_NACK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga214ed21d5354e7a14f013fd4954e4d3a">stm32h563xx.h</a></li>
<li>USART_CR3_NACK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga818bd165232f86477503e8f9bc9de049">stm32h563xx.h</a></li>
<li>USART_CR3_ONEBIT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9a96fb1a7beab602cbc8cb0393593826">stm32h563xx.h</a></li>
<li>USART_CR3_ONEBIT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09e3e99ce53ca74ca3396b63a51f18ac">stm32h563xx.h</a></li>
<li>USART_CR3_ONEBIT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d9eb170fd3fa98254e243f588e5a068">stm32h563xx.h</a></li>
<li>USART_CR3_OVRDIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga33d63c7953788124179cd18a8890a91a">stm32h563xx.h</a></li>
<li>USART_CR3_OVRDIS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga69c80447cea2eb076e1213e1d9a3a9b1">stm32h563xx.h</a></li>
<li>USART_CR3_OVRDIS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga102a294cf149c9a0ef423a5c5178f51e">stm32h563xx.h</a></li>
<li>USART_CR3_RTSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c5d6fcd84a4728cda578a0339b4cac2">stm32h563xx.h</a></li>
<li>USART_CR3_RTSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae20cda51a847495ad5f32c5f5c252152">stm32h563xx.h</a></li>
<li>USART_CR3_RTSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga790491b1c83dd6a84a6f86945cf74563">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab90e1ecd73a2286ea1e5f056fb2b51d3">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8b113e8d794dc256745b970cc2e4704">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga216b1b9afd21e8e4ba132605aacf7534">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24cb2175b76382753462bed1d36d518c">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fa20a31b23fbcb8e47ba4526562212c">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTCFG_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6491228522aa7eb6e74591a4a6be9144">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga49fc035fafb880dadb6a60fdf2ba8795">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga19090b545d3531a914151d215b7b3b92">stm32h563xx.h</a></li>
<li>USART_CR3_RXFTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0e18844a00d5f53de9a808d3412c7ff9">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac63401e737dd8c4ac061a67e092fbece">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab41fee0ce74f648c1da1bdf5afb0f88e">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga236904fec78373f4fa02948bbf1db56a">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81fd59d184128d73b8b82d249614cb27">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b0f17cc3f0bad54811dd313232e3afc">stm32h563xx.h</a></li>
<li>USART_CR3_SCARCNT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4008eaf6e81fd47fdde1570d040a9383">stm32h563xx.h</a></li>
<li>USART_CR3_SCEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9180b9249a26988f71d4bb2b0c3eec27">stm32h563xx.h</a></li>
<li>USART_CR3_SCEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff592b0d891ba78201de2e08cd9305b8">stm32h563xx.h</a></li>
<li>USART_CR3_SCEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae269fb759007c1043534a3794f7b98d">stm32h563xx.h</a></li>
<li>USART_CR3_TCBGTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f4eac3d2b24fce9c627825571823ec4">stm32h563xx.h</a></li>
<li>USART_CR3_TCBGTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1da055779e9c573b7de6d88df4d74b36">stm32h563xx.h</a></li>
<li>USART_CR3_TCBGTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga139127c6694c96da27db678db86e65fa">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3fcfeb5d260242461009770e93fe5d63">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3cc91bacf5659188d4ef8d13fc48b5c3">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4651a05997c8bef8485185f7c8874142">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa2683f01784119560144bd0c7fd8d85e">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe57ac1c6b9bce8b456e8eeba6220f3e">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTCFG_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab1a8212466a19ac9c5e967d17f86f6bb">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55ca97ca5a14b5dfd06424324a35550f">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac924ee84c84daaa8b58a438a528b8c03">stm32h563xx.h</a></li>
<li>USART_CR3_TXFTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9ed54d58380c1de4d248bfb8080d58c7">stm32h563xx.h</a></li>
<li>USART_CR3_WUFIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8006ca5d160f9805977f2c77f146a75c">stm32h563xx.h</a></li>
<li>USART_CR3_WUFIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga690139593d7b232c96b0427fcc088d15">stm32h563xx.h</a></li>
<li>USART_CR3_WUFIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">stm32h563xx.h</a></li>
<li>USART_CR3_WUS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76d102b464f15cbe18b0d83b61150293">stm32h563xx.h</a></li>
<li>USART_CR3_WUS_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">stm32h563xx.h</a></li>
<li>USART_CR3_WUS_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3187bcba3c2e213f8a0523aa02837b32">stm32h563xx.h</a></li>
<li>USART_CR3_WUS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4b2294e603dc3950aa2615678db8d17">stm32h563xx.h</a></li>
<li>USART_CR3_WUS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ce25836b875af6532f3f25463c4665e">stm32h563xx.h</a></li>
<li>USART_DMAREQUESTS_SW_WA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c5d3432a4764d3119a569e190fad2cf">stm32h563xx.h</a></li>
<li>USART_GTPR_GT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e927fad0bfa430f54007e158e01f43b">stm32h563xx.h</a></li>
<li>USART_GTPR_GT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaddc06fc01cf5031610706007672f2780">stm32h563xx.h</a></li>
<li>USART_GTPR_GT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga219c2c6c797f288ff792f0b6c792070b">stm32h563xx.h</a></li>
<li>USART_GTPR_PSC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa0b423f0f4baf7d510ea70477e5c9203">stm32h563xx.h</a></li>
<li>USART_GTPR_PSC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga742100366bd139204afb3402a052a588">stm32h563xx.h</a></li>
<li>USART_GTPR_PSC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab09117d544d70ca803eb3831fc86b4a2">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf70778d9ba5163e5d3c793487550757d">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bbc0f372f1fbe631ab8b576be45edc6">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8728fc8c149829cdea5fb7097d43727e">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4afb2ddf999ef6b622f02868953e4f17">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga85748db29cbe495281d5e5848ff81aff">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga696cb43937dbeea58d772ebe0d97a7d5">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8bd64a33ba8aecaf016d00258422cf30">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG3_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56a667d8d5ac4ba448fd4d9fbfd4a039">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG3_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b3bd3241260aab5a521bd5c52169e97">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9d9a50a001097fff075e59e65c9d45a0">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG4_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga830a9c9bcc1b160db348a411164c2e34">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG4_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc7542331dfe92391c41f2c91ff56920">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG5&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga740d192aba1d90797eb9ff7120d027d3">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG5_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e8d70aca7c7d3277d25d2d0b84aca5b">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG5_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1d46ddb28a0341dc8428fbdd50950b9b">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG6&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga870d4034365b91166f8d3903c4e14aad">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG6_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21a3f27ddc94baa343bc2aa448e37214">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG6_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga524b5571a4fd05dabeeffb11e18822fd">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG7&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga965c635559bedef6c0a98cea41bbfe9b">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG7_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga465f6a80879826794f5a892939a5b357">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG7_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1284aa3c7d8a20891848edbbb45bccec">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG8&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b107f2a45ceff7fa36378dd645685e7">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG8_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab38292fe717161fa05c9929dae0ded25">stm32h563xx.h</a></li>
<li>USART_HWCFGR1_CFG8_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaceff10a492d54ea2ad643fe8c15ea08a">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55f7d1ced65086ecd83023efb8d748bc">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad5c4e58b1b86405c264031cda35de15a">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d07e1434ad784d812912511fb3866f3">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga147b0f0b9f1163daf109556435e5acdf">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4bd0b3d950bdf37a9cffa5c6376d9ea0">stm32h563xx.h</a></li>
<li>USART_HWCFGR2_CFG2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaceea2c873ee848702c150ac7378b1c9f">stm32h563xx.h</a></li>
<li>USART_ICR_CMCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5478360c2639166c4d645b64cbf371be">stm32h563xx.h</a></li>
<li>USART_ICR_CMCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec57e194646688f2e0c948d9a67746ff">stm32h563xx.h</a></li>
<li>USART_ICR_CMCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ca9109c65632fd5615eab3c1364a744">stm32h563xx.h</a></li>
<li>USART_ICR_CTSCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">stm32h563xx.h</a></li>
<li>USART_ICR_CTSCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e99d6521968fbc8d2c54411ec22ceb7">stm32h563xx.h</a></li>
<li>USART_ICR_CTSCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaecd73e9063595dc3781c6b23a52672ae">stm32h563xx.h</a></li>
<li>USART_ICR_EOBCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42bb71b7141c9fe56a06377a0071b616">stm32h563xx.h</a></li>
<li>USART_ICR_EOBCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga887888dd86afede52295a519069de826">stm32h563xx.h</a></li>
<li>USART_ICR_EOBCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga30e50712646964e9dede476adfa73278">stm32h563xx.h</a></li>
<li>USART_ICR_FECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8400b4500c41800e5f18fc7291a64c9f">stm32h563xx.h</a></li>
<li>USART_ICR_FECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa1db0b71d6de4f3f03923402ea0663c">stm32h563xx.h</a></li>
<li>USART_ICR_FECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga565b3f9f5a5afd87a14435aec128a4af">stm32h563xx.h</a></li>
<li>USART_ICR_IDLECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9d4d7675c0d36ce4347c3509d27c0760">stm32h563xx.h</a></li>
<li>USART_ICR_IDLECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga263b55ba3b39d7be9c6564b80ffa3db8">stm32h563xx.h</a></li>
<li>USART_ICR_IDLECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bf8e10f0165224f11b0349044d4aea5">stm32h563xx.h</a></li>
<li>USART_ICR_LBDCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae7d1bc407d9e4168d7059043fe8e50f">stm32h563xx.h</a></li>
<li>USART_ICR_LBDCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1537d0f3d76831a93415c9c8a423240">stm32h563xx.h</a></li>
<li>USART_ICR_LBDCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d30a95fd19badc0897ca81f40793283">stm32h563xx.h</a></li>
<li>USART_ICR_NECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac93fffe176d75c707e6bef9d15406331">stm32h563xx.h</a></li>
<li>USART_ICR_NECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6bab7991f51b57e8357676d684564cf7">stm32h563xx.h</a></li>
<li>USART_ICR_NECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa84ad55d359bf3027fb053bb9e985bfd">stm32h563xx.h</a></li>
<li>USART_ICR_ORECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga375f76b0670ffeb5d2691592d9e7c422">stm32h563xx.h</a></li>
<li>USART_ICR_ORECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa973cb1d530a801f5ddbce2bb08f6500">stm32h563xx.h</a></li>
<li>USART_ICR_ORECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadcd88555415ddcd62e99f62175c4157f">stm32h563xx.h</a></li>
<li>USART_ICR_PECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga404185136eb68f679e82e0187d66e411">stm32h563xx.h</a></li>
<li>USART_ICR_PECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3ae5c3629d557d5168f585cf9283f87d">stm32h563xx.h</a></li>
<li>USART_ICR_PECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa925c201b665549469a6858d1040638">stm32h563xx.h</a></li>
<li>USART_ICR_RTOCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d2a589246fecc7a05607c22ea7e7ee3">stm32h563xx.h</a></li>
<li>USART_ICR_RTOCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">stm32h563xx.h</a></li>
<li>USART_ICR_RTOCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31f7558be732121ccde59529915144e0">stm32h563xx.h</a></li>
<li>USART_ICR_TCBGTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga45e672683bf5d8ab04639694086dad96">stm32h563xx.h</a></li>
<li>USART_ICR_TCBGTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd09e13fb0ccaa76b09c3c64383aa0e5">stm32h563xx.h</a></li>
<li>USART_ICR_TCBGTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e8d85c61ba2c31407e68210b25ef7bb">stm32h563xx.h</a></li>
<li>USART_ICR_TCCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf92ea54425a962dde662b10b61d0250">stm32h563xx.h</a></li>
<li>USART_ICR_TCCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5af980293332522d448518b1b900b410">stm32h563xx.h</a></li>
<li>USART_ICR_TCCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78258e16838bdce42ad7fedce636127a">stm32h563xx.h</a></li>
<li>USART_ICR_TXFECF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga482ed578140c2eb9d647195dba6c0e9c">stm32h563xx.h</a></li>
<li>USART_ICR_TXFECF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe92add7206cf84b0646ba159a6e1d57">stm32h563xx.h</a></li>
<li>USART_ICR_TXFECF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91b04d05cd86b7cc54a1789e44df92e3">stm32h563xx.h</a></li>
<li>USART_ICR_UDRCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac2bf63e682e013f87e611d458e22d699">stm32h563xx.h</a></li>
<li>USART_ICR_UDRCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f391c71125d52192444bf0dc9742680">stm32h563xx.h</a></li>
<li>USART_ICR_UDRCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f8815a119f997baf603bb4c4da0046d">stm32h563xx.h</a></li>
<li>USART_ICR_WUCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0526db5696016ae784e46b80027044fa">stm32h563xx.h</a></li>
<li>USART_ICR_WUCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbcdc69e2f8586917570a36557be4483">stm32h563xx.h</a></li>
<li>USART_ICR_WUCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3118346ef1a57410585d7e005f94aa1">stm32h563xx.h</a></li>
<li>USART_IPIDR_ID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3104ecf9ceb7e4925e3aab7c969eec4">stm32h563xx.h</a></li>
<li>USART_IPIDR_ID_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae69284a95ab75841c5f8e7edd623f70b">stm32h563xx.h</a></li>
<li>USART_IPIDR_ID_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ef9cb76ba73237db74e10095a82cbb1">stm32h563xx.h</a></li>
<li>USART_ISR_ABRE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae762a0bed3b7ecde26377eccd40d1e10">stm32h563xx.h</a></li>
<li>USART_ISR_ABRE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac97cda0ddd3329946d67b46214d96cac">stm32h563xx.h</a></li>
<li>USART_ISR_ABRE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf6146e8fb3e393dce355eeda7757b8a6">stm32h563xx.h</a></li>
<li>USART_ISR_ABRF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbbfac6c1ba908d265572184b02daed2">stm32h563xx.h</a></li>
<li>USART_ISR_ABRF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">stm32h563xx.h</a></li>
<li>USART_ISR_ABRF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac1543863e600874b79a1892e0074bd0c">stm32h563xx.h</a></li>
<li>USART_ISR_BUSY&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb7fb858e7f0dec99740570ecfb922cc">stm32h563xx.h</a></li>
<li>USART_ISR_BUSY_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d8dedfdce1809a617b2c5b13ab89d09">stm32h563xx.h</a></li>
<li>USART_ISR_BUSY_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga008b5798e4bfb597a04f07a614145620">stm32h563xx.h</a></li>
<li>USART_ISR_CMF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8199e4dab14311318c87b77ef758c2f9">stm32h563xx.h</a></li>
<li>USART_ISR_CMF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e6c248ec80835fb56ee72dfced7e405">stm32h563xx.h</a></li>
<li>USART_ISR_CMF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">stm32h563xx.h</a></li>
<li>USART_ISR_CTS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga89131b07184422c83fda07ca20d4ce4c">stm32h563xx.h</a></li>
<li>USART_ISR_CTS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac402a118b5a829c25754df846ab7b492">stm32h563xx.h</a></li>
<li>USART_ISR_CTS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">stm32h563xx.h</a></li>
<li>USART_ISR_CTSIF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9fb259765d41183dc3c5fd36831358d1">stm32h563xx.h</a></li>
<li>USART_ISR_CTSIF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga62f1e26361131f3e1be62de88e1c06d1">stm32h563xx.h</a></li>
<li>USART_ISR_CTSIF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11421aa78a5d3f93b40b96a43170b128">stm32h563xx.h</a></li>
<li>USART_ISR_EOBF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32ba49f7fad9ab499c6f2a1a1780c904">stm32h563xx.h</a></li>
<li>USART_ISR_EOBF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac041e9e09aa899892e8173dc61d40c0c">stm32h563xx.h</a></li>
<li>USART_ISR_EOBF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99892796221d4d032b270b42e2a1b085">stm32h563xx.h</a></li>
<li>USART_ISR_FE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27cc4dfb6d5e817a69c80471b87deb4b">stm32h563xx.h</a></li>
<li>USART_ISR_FE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">stm32h563xx.h</a></li>
<li>USART_ISR_FE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae4876c9c39ec5710f92c15328d11af9e">stm32h563xx.h</a></li>
<li>USART_ISR_IDLE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacee745b19e0a6073280d234fdc96e627">stm32h563xx.h</a></li>
<li>USART_ISR_IDLE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab963ebe456544ea82d31400edd16f1f1">stm32h563xx.h</a></li>
<li>USART_ISR_IDLE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04b64bc708038630eaf4f5ecf83d468b">stm32h563xx.h</a></li>
<li>USART_ISR_LBDF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf00a820cca1d3bb31f9f4f602f070c44">stm32h563xx.h</a></li>
<li>USART_ISR_LBDF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac29c9402e7e831f8133c378ce663801e">stm32h563xx.h</a></li>
<li>USART_ISR_LBDF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">stm32h563xx.h</a></li>
<li>USART_ISR_NE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09c7d19477a091689f50bd0ef5b6a3d8">stm32h563xx.h</a></li>
<li>USART_ISR_NE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga015a59198487b53f88535babb98ae0a3">stm32h563xx.h</a></li>
<li>USART_ISR_NE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">stm32h563xx.h</a></li>
<li>USART_ISR_ORE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e5b4a08e3655bed8ec3022947cfc542">stm32h563xx.h</a></li>
<li>USART_ISR_ORE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3251573623cdc120a509cc5bb7a8f542">stm32h563xx.h</a></li>
<li>USART_ISR_ORE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade7ac40cfc963f125654ba13d8ac6baf">stm32h563xx.h</a></li>
<li>USART_ISR_PE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa10e69d231b67d698ab59db3d338baa6">stm32h563xx.h</a></li>
<li>USART_ISR_PE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7b9eb35da82f39c93d867ef97354973">stm32h563xx.h</a></li>
<li>USART_ISR_PE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac55ce53d1486d4ca5a13183e4d78418d">stm32h563xx.h</a></li>
<li>USART_ISR_REACK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa513c61dd111de0945d8dd0778e70ad5">stm32h563xx.h</a></li>
<li>USART_ISR_REACK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47d1c2dde620b507955a50a0a3c57cda">stm32h563xx.h</a></li>
<li>USART_ISR_REACK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b4830253f0b83aa34e8945ec1f2b990">stm32h563xx.h</a></li>
<li>USART_ISR_RTOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga09f8a368294fb6a5c47de1193484f3b8">stm32h563xx.h</a></li>
<li>USART_ISR_RTOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa529be006a377dfbafebe935763db981">stm32h563xx.h</a></li>
<li>USART_ISR_RTOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa74ca11e1c042b629896dfcfb7032a53">stm32h563xx.h</a></li>
<li>USART_ISR_RWU&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0df19201dd47f3bd43954621c88ef4a3">stm32h563xx.h</a></li>
<li>USART_ISR_RWU_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">stm32h563xx.h</a></li>
<li>USART_ISR_RWU_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad4755fb0a6f9532f17cfe1346feb80bf">stm32h563xx.h</a></li>
<li>USART_ISR_RXFF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaaf5a3b29c38098274947c0b8782997f">stm32h563xx.h</a></li>
<li>USART_ISR_RXFF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07af5d09b3fbbe7798bfbf56f6a5d0c3">stm32h563xx.h</a></li>
<li>USART_ISR_RXFF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaff38419cb8f396d9f9bdbfd6e8ea1eb5">stm32h563xx.h</a></li>
<li>USART_ISR_RXFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7ab0ae314fb7a4b72f5cfa9ea870673">stm32h563xx.h</a></li>
<li>USART_ISR_RXFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedbcdf696b394c0c4b071d5776626f50">stm32h563xx.h</a></li>
<li>USART_ISR_RXFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga55681f71d16befacc38abd310a37bfce">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39da7549976e5a5c91deff40e6044f03">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee4f6c9b26f5024994031f93cf2b0982">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga324397c50b4fedce2e5762305a10a977">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE_RXFNE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe52544cefa3642d3d1b3db7473bdbf2">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE_RXFNE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa26f637db52d8f73b1bcd9c74b224924">stm32h563xx.h</a></li>
<li>USART_ISR_RXNE_RXFNE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0af2fcdf9b5d3c84955a63018401dca3">stm32h563xx.h</a></li>
<li>USART_ISR_SBKF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74aecf8406973a8fd5c02615d8a7b2d1">stm32h563xx.h</a></li>
<li>USART_ISR_SBKF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9adfc9ed603cc7747ba2613a25429b1c">stm32h563xx.h</a></li>
<li>USART_ISR_SBKF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c66fcd9f462060dd82dd252f69b45bf">stm32h563xx.h</a></li>
<li>USART_ISR_TC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa41e8667b30453a6b966aded9f5e8cbb">stm32h563xx.h</a></li>
<li>USART_ISR_TC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga544469a72f23eb8f779ba88a1340b0db">stm32h563xx.h</a></li>
<li>USART_ISR_TC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c0b0f21e1afde54bf44f4188f20bb72">stm32h563xx.h</a></li>
<li>USART_ISR_TCBGT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae9c861daca1188e562fc2cda3a434e15">stm32h563xx.h</a></li>
<li>USART_ISR_TCBGT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78aa85c1c9c3e1862bb0480b4111b30f">stm32h563xx.h</a></li>
<li>USART_ISR_TCBGT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02af1bee3602af5feeb3bef1bede411d">stm32h563xx.h</a></li>
<li>USART_ISR_TEACK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf1433ae77d20ec6da645117cde536f81">stm32h563xx.h</a></li>
<li>USART_ISR_TEACK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43418a8f527a186c95e5ceda1768ac59">stm32h563xx.h</a></li>
<li>USART_ISR_TEACK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">stm32h563xx.h</a></li>
<li>USART_ISR_TXE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab59be9f02a6e304a82da3e298c6a72ab">stm32h563xx.h</a></li>
<li>USART_ISR_TXE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7656f40932ea96165e47eeb35472b5ba">stm32h563xx.h</a></li>
<li>USART_ISR_TXE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad56e7c8d903c127689186bd32dc9b20b">stm32h563xx.h</a></li>
<li>USART_ISR_TXE_TXFNF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18793a28000fe6bf23a08265951eb3e5">stm32h563xx.h</a></li>
<li>USART_ISR_TXE_TXFNF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6548a56e2956bbd19ed65b52bff4d4db">stm32h563xx.h</a></li>
<li>USART_ISR_TXE_TXFNF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga556a214f57d8111f89fd66ee6c85e224">stm32h563xx.h</a></li>
<li>USART_ISR_TXFE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf322143841cafcdbc2f46b0a99c8c7c5">stm32h563xx.h</a></li>
<li>USART_ISR_TXFE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b7932194cd92ea8ae66308167428f0c">stm32h563xx.h</a></li>
<li>USART_ISR_TXFE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef13bae85c990e8deceff60dfc4d0452">stm32h563xx.h</a></li>
<li>USART_ISR_TXFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga19599526bda646dd6a990dad29458285">stm32h563xx.h</a></li>
<li>USART_ISR_TXFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3c008bc69d6a4074c114ec7254374e08">stm32h563xx.h</a></li>
<li>USART_ISR_TXFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga704c556716afe17569a66b6e6a8c993b">stm32h563xx.h</a></li>
<li>USART_ISR_UDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef5b4369d11e4acaf9a672947102534c">stm32h563xx.h</a></li>
<li>USART_ISR_UDR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d375d77ff6e11b1b0e64d9602bc7e3e">stm32h563xx.h</a></li>
<li>USART_ISR_UDR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12eca251f6a10d2176ac51152fb598f3">stm32h563xx.h</a></li>
<li>USART_ISR_WUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad8ea420fd72b3f22e3ae5c22242c6b72">stm32h563xx.h</a></li>
<li>USART_ISR_WUF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad628ee3720d183f191e3c1d677b4bcd4">stm32h563xx.h</a></li>
<li>USART_ISR_WUF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed75b8d511abd83bb3ff1a0ed150abd5">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga232a983aab5682e588622a06c176ebfa">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaab40c13d13f0b171a0f661ac74845595">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4798668508050868b73be18d4185a0cf">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4eaad2f889bf5259e597222955c7701d">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2fd9abaaab7effd11c082608e3b603bf">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ba8b45b959ea26453d47c869c03edad">stm32h563xx.h</a></li>
<li>USART_PRESC_PRESCALER_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b891061982a5842b2e022ce72518679">stm32h563xx.h</a></li>
<li>USART_RDR_RDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec1e63e26cd15479d01a5f13991e1184">stm32h563xx.h</a></li>
<li>USART_RQR_ABRRQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad261e1474dfb5329b5520e22790b026b">stm32h563xx.h</a></li>
<li>USART_RQR_MMRQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">stm32h563xx.h</a></li>
<li>USART_RQR_RXFRQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7b148ee7c697bbcf836648063613612a">stm32h563xx.h</a></li>
<li>USART_RQR_SBKRQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">stm32h563xx.h</a></li>
<li>USART_RQR_TXFRQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa40d2e52b5955b30c9399eb3dec769e8">stm32h563xx.h</a></li>
<li>USART_RTOR_BLEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14f65309076ce671d0efac5265eb276d">stm32h563xx.h</a></li>
<li>USART_RTOR_BLEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">stm32h563xx.h</a></li>
<li>USART_RTOR_BLEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb201e32d29f6b998571d687448139e6">stm32h563xx.h</a></li>
<li>USART_RTOR_RTO&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f6cdc5aefbbb5959a978588c1a6047e">stm32h563xx.h</a></li>
<li>USART_RTOR_RTO_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab37e9b1afb41db79336ba8c3878df0ac">stm32h563xx.h</a></li>
<li>USART_RTOR_RTO_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8121420c036e48c9ec89bba961aef3ec">stm32h563xx.h</a></li>
<li>USART_SIDR_ID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0841d87e1994515805aea12deed6aeea">stm32h563xx.h</a></li>
<li>USART_SIDR_ID_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56b776e60526712c02337732686165ee">stm32h563xx.h</a></li>
<li>USART_SIDR_ID_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f4d77a37b8bbc7ebbb89121894c8844">stm32h563xx.h</a></li>
<li>USART_TDR_TDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaab55732f51dc738c19c3d5b6d6d9d081">stm32h563xx.h</a></li>
<li>USART_VERR_MAJREV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec17add8af4167257f452a989a79e8f5">stm32h563xx.h</a></li>
<li>USART_VERR_MAJREV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga463637e84e6bfb6eb779c0a65e173719">stm32h563xx.h</a></li>
<li>USART_VERR_MAJREV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga48101bb11f68fd239b7f5ed0dfd7c949">stm32h563xx.h</a></li>
<li>USART_VERR_MINREV&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7102a0aca2676165e9674d95750c09dd">stm32h563xx.h</a></li>
<li>USART_VERR_MINREV_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0acc596515259d5827c208ec7f2fa85">stm32h563xx.h</a></li>
<li>USART_VERR_MINREV_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6936bdac9318d1dc67d24165a27eabd4">stm32h563xx.h</a></li>
<li>USARTNACK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga44c940c85051784c23cb5fdef98fe5e3">stm32_hal_legacy.h</a></li>
<li>USARTNACK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga5e2a0ab7e7ccbdc9832d363b95389f7f">stm32_hal_legacy.h</a></li>
<li>USB_BCDR_BCDEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed8c13f3970a0cdee124029721012ea3">stm32h563xx.h</a></li>
<li>USB_BCDR_BCDEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78788501e0a2a4b0ea6cb553d68870a9">stm32h563xx.h</a></li>
<li>USB_BCDR_BCDEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c2b661b36ae6defb02f7d5dac0c6fa1">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae0fb11e62c9ee1f4e020a250c2a63469">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56746d3a63c2cb7e3c8a1770591330cc">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga519e38a432259e883265323a3b91d893">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabf6b72056e5b9c320de00a089aa3ecce">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ab7d37c61a3f563f48fea3cdbb09c32">stm32h563xx.h</a></li>
<li>USB_BCDR_DCDET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c74ad937c52d865c9ef3138fbd8cf4f">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPD&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc196bd8050ab51a0166e6e10e5bcf08">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPD_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b03a0004bdd7066bdbe3674a85aa017">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPD_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6c212f589091a460008445e7ed370f8">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPU&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPU_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga53f9917642aa88b9741e4722da1bdc16">stm32h563xx.h</a></li>
<li>USB_BCDR_DPPU_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga940887f58fb6f322e89ed6f0c17a19cd">stm32h563xx.h</a></li>
<li>USB_BCDR_PDEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab043599cc0ebabfa9840522f04cf6092">stm32h563xx.h</a></li>
<li>USB_BCDR_PDEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38f87515f93f64fd61eacf42a071dc94">stm32h563xx.h</a></li>
<li>USB_BCDR_PDEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga26a815627c916e4688dd7afd0471f578">stm32h563xx.h</a></li>
<li>USB_BCDR_PDET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3282088559cb25f46e7962ecbdcf2c">stm32h563xx.h</a></li>
<li>USB_BCDR_PDET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga76d527dbd78b60ceb485ee562d8626c7">stm32h563xx.h</a></li>
<li>USB_BCDR_PDET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f9d0182dd03f29a8da1c49f34a264b4">stm32h563xx.h</a></li>
<li>USB_BCDR_PS2DET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga408587c27d5beadd2793c418768f845e">stm32h563xx.h</a></li>
<li>USB_BCDR_PS2DET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac759e653c88429844e2c20389f8f3f1d">stm32h563xx.h</a></li>
<li>USB_BCDR_PS2DET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b7a317f713c52d4f0d06fbf3dcc4854">stm32h563xx.h</a></li>
<li>USB_BCDR_SDEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">stm32h563xx.h</a></li>
<li>USB_BCDR_SDEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21a32bf1a08bbd7b8e7737334fdcdfe4">stm32h563xx.h</a></li>
<li>USB_BCDR_SDEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7744d8d61e056eba06cb72c3335ae5e0">stm32h563xx.h</a></li>
<li>USB_BCDR_SDET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5624b3e0be2076f4141ac78e92c68f1c">stm32h563xx.h</a></li>
<li>USB_BCDR_SDET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb622429d6f2636250eabaa15d5df04c">stm32h563xx.h</a></li>
<li>USB_BCDR_SDET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf50963693db2ee2a93084a776d4d9631">stm32h563xx.h</a></li>
<li>USB_BTABLE_BTABLE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36f0fc4eae4218739ae19da47d529829">stm32h563xx.h</a></li>
<li>USB_BTABLE_BTABLE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c08e0438db5a78821942a721d17f651">stm32h563xx.h</a></li>
<li>USB_BTABLE_BTABLE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78a41430486584a3880a8c3d69d8fb49">stm32h563xx.h</a></li>
<li>USB_CH_DTOG_RX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4407be7cefba79cdf71111c51939a178">stm32h563xx.h</a></li>
<li>USB_CH_DTOG_TX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga87e654abc09acaf62faaa301ff1b18cb">stm32h563xx.h</a></li>
<li>USB_CH_ERRRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3fc25b0a7ce64c931116e12977790e30">stm32h563xx.h</a></li>
<li>USB_CH_ERRTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5fd11a9f73ef54656351cdfc5d9a192">stm32h563xx.h</a></li>
<li>USB_CH_KIND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d2740c8e45b746075b6f180beda1ff3">stm32h563xx.h</a></li>
<li>USB_CH_KIND_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1105492c9b0c5fbe7eef8ed9ba43b55e">stm32h563xx.h</a></li>
<li>USB_CH_RX_ACK_DBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86c0971fc08b2f04b37d5820249e2f19">stm32h563xx.h</a></li>
<li>USB_CH_RX_ACK_SBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga799006a9eca8044957ec20f045ba7dd0">stm32h563xx.h</a></li>
<li>USB_CH_RX_DIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ea8c6edb064a36f0f44fbf3879e3197">stm32h563xx.h</a></li>
<li>USB_CH_RX_NAK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8ac48d03c53b87c4bf654d4e27aaa803">stm32h563xx.h</a></li>
<li>USB_CH_RX_STALL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga19942957bc22833bfbb8a568ace6e157">stm32h563xx.h</a></li>
<li>USB_CH_RX_STRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7cf3df73921d076e0f1192553a7f944f">stm32h563xx.h</a></li>
<li>USB_CH_RX_VALID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac89f906a9431d039efd2da0ae5b9123f">stm32h563xx.h</a></li>
<li>USB_CH_SETUP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb88aabe331a9f2d4691cfc4084c1b0f">stm32h563xx.h</a></li>
<li>USB_CH_T_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga172b91e867072d84267070b18dad4ed9">stm32h563xx.h</a></li>
<li>USB_CH_TX_ACK_DBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79bcef071b1ed954046a3aa22d505525">stm32h563xx.h</a></li>
<li>USB_CH_TX_ACK_SBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1cd76b7f17d99dba59e391d26ac1afa5">stm32h563xx.h</a></li>
<li>USB_CH_TX_DIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32bb8e668618ddef869648c0307b1a5b">stm32h563xx.h</a></li>
<li>USB_CH_TX_NAK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga789457fac3b8a72b3d9675f2a12ae7f9">stm32h563xx.h</a></li>
<li>USB_CH_TX_STALL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7ab950ee42c5b62d88d0529cf97ddb5">stm32h563xx.h</a></li>
<li>USB_CH_TX_STTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaffa44b607bfc3af9834d4b2a32269518">stm32h563xx.h</a></li>
<li>USB_CH_TX_VALID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3fae3e7591783a603fbe9a9c464bc53">stm32h563xx.h</a></li>
<li>USB_CH_UTYPE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac7979e3b4ebd0c4d9b8fee14424378a7">stm32h563xx.h</a></li>
<li>USB_CH_VTRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5faa8b8f29c026270f35408a7190aa7">stm32h563xx.h</a></li>
<li>USB_CH_VTTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga876e23ed7446308bdc743d2bf4a2aa2a">stm32h563xx.h</a></li>
<li>USB_CHEP_ADDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa767f7b6e83ca4fbef217233684c4e78">stm32h563xx.h</a></li>
<li>USB_CHEP_ADDR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4da4c9b74b618634b205951b7377052">stm32h563xx.h</a></li>
<li>USB_CHEP_ADDR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga773066b93da91b3967fe745df3392727">stm32h563xx.h</a></li>
<li>USB_CHEP_DB_MSK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabae0c202442b2bcd465daada67847a79">stm32h563xx.h</a></li>
<li>USB_CHEP_DEVADDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0395a41d478b62a6bf1c490af8f8beda">stm32h563xx.h</a></li>
<li>USB_CHEP_DEVADDR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga784b75b9e7c0bfb9a3045b6789f677ab">stm32h563xx.h</a></li>
<li>USB_CHEP_DEVADDR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59f54601ab5a2c15306d5f15b3500957">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_RX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga31b56582c7413c6728df5563d0a95377">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_RX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d0738cd04ffb11cba9a809afa398137">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_RX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39eedb1fadb62dc612a2d983e0559e8d">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_TX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3899634e81810cba08c3edac4908cde9">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_TX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa196f084ae749536ff0a414537908dd8">stm32h563xx.h</a></li>
<li>USB_CHEP_DTOG_TX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86c37a28900814f4b3ac54ab92cfde1b">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad798d205306a59cc0daae49f5526cc11">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRRX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0cfd4050a67d3113611bf2cab7e988e">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRRX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a2d6b69b3097bbbf49a9e3d54aab263">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade60d98d06373cfe69123538687dc6a1">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRTX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13f68aca87031c2e68b273c1038ae134">stm32h563xx.h</a></li>
<li>USB_CHEP_ERRTX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa5615b6f9d31aaa1e36947277e02229">stm32h563xx.h</a></li>
<li>USB_CHEP_KIND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacbcb0e7b3b1d57814f30f65687f9e7be">stm32h563xx.h</a></li>
<li>USB_CHEP_KIND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d6b40792f2c5d950f4f63e37523a17f">stm32h563xx.h</a></li>
<li>USB_CHEP_KIND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02a70f3eabfd4821a0d38268867547d3">stm32h563xx.h</a></li>
<li>USB_CHEP_LSEP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab80b83068294e118386703082b4e9903">stm32h563xx.h</a></li>
<li>USB_CHEP_LSEP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95468db2ca95dc889fa3d9c38ee03692">stm32h563xx.h</a></li>
<li>USB_CHEP_LSEP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga410f650fc3e8fe6d2b624acf52ee905d">stm32h563xx.h</a></li>
<li>USB_CHEP_NAK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga53160c50a9903c8f421ebc29b057b5ba">stm32h563xx.h</a></li>
<li>USB_CHEP_NAK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c41ada49af07190489fe9ab3f43fd06">stm32h563xx.h</a></li>
<li>USB_CHEP_NAK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9964d3edb367b20fe1857e711ba2ccfa">stm32h563xx.h</a></li>
<li>USB_CHEP_REG_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1fd2045816612cde6a269899544b51c2">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_DTOG1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga699b21bcc7056b4293c1567443eaa2aa">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_DTOG2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad51ca107e6059962366d5bf3b1ed636a">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_DTOGMASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ba4231d18a51e2f8a062aee29df26f5">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_STRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3baeb5cb3746944c4328e8a621b978a6">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_STRX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga02dc6a971d0fba1fc4896d6f02bbd70f">stm32h563xx.h</a></li>
<li>USB_CHEP_RX_STRX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga316887c52c4d1041af13349bdbbcb77a">stm32h563xx.h</a></li>
<li>USB_CHEP_SETUP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6034afbd50a8cc35a6a0d71614d2e1">stm32h563xx.h</a></li>
<li>USB_CHEP_SETUP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2832beb5ce4b90a70707baacc91d3781">stm32h563xx.h</a></li>
<li>USB_CHEP_SETUP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9cbb2d13800fdf5212df0d35d9ef3cf8">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_DTOG1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5179c0d49563d3cd7f8c12d778b75d99">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_DTOG2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4937a1f1cd8e6a8ad073e54aa9c2e09">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_DTOGMASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga80c87ef55819eaf202d5b2b0769208f9">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_STTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c98f4ff964381855ae2b94f2a007853">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_STTX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga15762dc425d3c216412168d1cdf1b011">stm32h563xx.h</a></li>
<li>USB_CHEP_TX_STTX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6eac1c715a3225910da1e86572e81211">stm32h563xx.h</a></li>
<li>USB_CHEP_UTYPE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7421c22d33ebb336142b046455cbaf2">stm32h563xx.h</a></li>
<li>USB_CHEP_UTYPE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaac9a2ab496e8c2448cdb076ddc97510">stm32h563xx.h</a></li>
<li>USB_CHEP_UTYPE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga577d98c7790013e27ba475a00516672d">stm32h563xx.h</a></li>
<li>USB_CHEP_VTRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga374223982a3f7bd80bc3aeda539df9f0">stm32h563xx.h</a></li>
<li>USB_CHEP_VTRX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8ba9353938ffccfe9ab199e9552e842">stm32h563xx.h</a></li>
<li>USB_CHEP_VTRX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4039b31ce2696f4e10522551de5ec232">stm32h563xx.h</a></li>
<li>USB_CHEP_VTTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaee7c8166b597876144f55eee1ed342e5">stm32h563xx.h</a></li>
<li>USB_CHEP_VTTX_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13dc85234fdcf5d9603895a00bddbf31">stm32h563xx.h</a></li>
<li>USB_CHEP_VTTX_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6078f7efdf63893dd56edd99fb0b2cb9">stm32h563xx.h</a></li>
<li>USB_CNTR_CTRM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf00ba2990a5f24fb0e05802d82f24abc">stm32h563xx.h</a></li>
<li>USB_CNTR_CTRM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ccccc402b658d5e47a7b8790c1caeb6">stm32h563xx.h</a></li>
<li>USB_CNTR_CTRM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga43c48470523384f16d4babf9cf2673e6">stm32h563xx.h</a></li>
<li>USB_CNTR_DCON&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga120ea2f96e780134a4e03db632057f41">stm32h563xx.h</a></li>
<li>USB_CNTR_ERRM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5f7187f084256a9445a3cac84b11cb5">stm32h563xx.h</a></li>
<li>USB_CNTR_ERRM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf034e5240c074d79ff451f1de4df3399">stm32h563xx.h</a></li>
<li>USB_CNTR_ERRM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac3de30047637a01f72e9976dd132c352">stm32h563xx.h</a></li>
<li>USB_CNTR_ESOFM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71fe7bddc1d39bf24e1bca420210f31c">stm32h563xx.h</a></li>
<li>USB_CNTR_ESOFM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadd7beeec89742035434cf798da2b3c6f">stm32h563xx.h</a></li>
<li>USB_CNTR_ESOFM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad65a10a20dc85e908b31939d47a3f948">stm32h563xx.h</a></li>
<li>USB_CNTR_HOST&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga506fffdaa4387a37de68fb2c78e673ff">stm32h563xx.h</a></li>
<li>USB_CNTR_HOST_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga96eeeb969d1c86aa02c49fbb92b9aae6">stm32h563xx.h</a></li>
<li>USB_CNTR_HOST_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf001ed23e6e5bb8125158d1052552369">stm32h563xx.h</a></li>
<li>USB_CNTR_L1REQM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga32604e5f0d7fbce212bd68b368ac9bbd">stm32h563xx.h</a></li>
<li>USB_CNTR_L1REQM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac07ddbbcc39311fd1f23550da6be7219">stm32h563xx.h</a></li>
<li>USB_CNTR_L1REQM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6d75f24523b89d94c3fd0b6c18dc4ca">stm32h563xx.h</a></li>
<li>USB_CNTR_L1RES&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8f00f4bf24cb077486a4b0ee131b2265">stm32h563xx.h</a></li>
<li>USB_CNTR_L1RES_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga085cd031536f997556d7dd6119ce323f">stm32h563xx.h</a></li>
<li>USB_CNTR_L1RES_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6a432560c6b9ec93f941c904766f83e5">stm32h563xx.h</a></li>
<li>USB_CNTR_L1XACT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabcace2578d9b1a228c396a6c4a330aad">stm32h563xx.h</a></li>
<li>USB_CNTR_L1XACT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2fce62ffa176b293889d9f9b1c8a4f7d">stm32h563xx.h</a></li>
<li>USB_CNTR_L1XACT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac943695ffd9ca91311dc2cb4e729aba5">stm32h563xx.h</a></li>
<li>USB_CNTR_L2RES&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga80939da78eff644ba3e52c151cae2ae3">stm32h563xx.h</a></li>
<li>USB_CNTR_L2RES_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6b63b9babe65e7033dcfb588f0c4487">stm32h563xx.h</a></li>
<li>USB_CNTR_L2RES_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga939939a1d1b64794d2dcdf48f934346e">stm32h563xx.h</a></li>
<li>USB_CNTR_PDWN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2829af32a785e947b469b2bb0702ac8d">stm32h563xx.h</a></li>
<li>USB_CNTR_PDWN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaec9e45c309fd383641e6f7bf1b41e962">stm32h563xx.h</a></li>
<li>USB_CNTR_PDWN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5db18c7e10227c77133032832480c584">stm32h563xx.h</a></li>
<li>USB_CNTR_PMAOVRM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">stm32h563xx.h</a></li>
<li>USB_CNTR_PMAOVRM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3c54f744bffbe1057061604ac2ea66d9">stm32h563xx.h</a></li>
<li>USB_CNTR_PMAOVRM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1c8d500b50ac27d94deb7b787f1a3d5d">stm32h563xx.h</a></li>
<li>USB_CNTR_RESETM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4542414ab68ac0a722f9f3853b5c7a84">stm32h563xx.h</a></li>
<li>USB_CNTR_RESETM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga389154ae5b4b5bba2a62f2d4825f3bae">stm32h563xx.h</a></li>
<li>USB_CNTR_RESETM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga969c33c4b5858c2d3a45d67ebec37814">stm32h563xx.h</a></li>
<li>USB_CNTR_SOFM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae21d26a7822bae0b6cc512782a75d44e">stm32h563xx.h</a></li>
<li>USB_CNTR_SOFM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3017d45a3ae9de7488932d7a25d6740e">stm32h563xx.h</a></li>
<li>USB_CNTR_SOFM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab2ca44528d329acdb1672033c036bd77">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc75f752bae92794aa7c671f4def81e2">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88aac9e2a43acc5ff570456329d04043">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga436778b0026c57d3c55b1ad42ae286dc">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ae46eb0e83618bc7267543b7e6beaea">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9cc96d8f3c452067ba0a34c6c0f47cac">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga031578d8067fd0ed7c79a2828b3c88ad">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPRDY&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc049a6d77c94c288489781e8f7ebfb5">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPRDY_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga86480c68d540234b8cfefce545e2ae7d">stm32h563xx.h</a></li>
<li>USB_CNTR_SUSPRDY_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5352ab614425e5136d7653d5ac32f03">stm32h563xx.h</a></li>
<li>USB_CNTR_THR512M&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a35e102df06b3b3e8eeee5693836ba5">stm32h563xx.h</a></li>
<li>USB_CNTR_THR512M_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga67e6bf7f4b37e01633598fd52970a3e6">stm32h563xx.h</a></li>
<li>USB_CNTR_THR512M_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cb59921757455e5dcb519606f0a06d0">stm32h563xx.h</a></li>
<li>USB_CNTR_USBRST&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9fc2926f0287e4c009bd03271f324233">stm32h563xx.h</a></li>
<li>USB_CNTR_USBRST_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79bffdb955fb20049e8b0004b0f2d0df">stm32h563xx.h</a></li>
<li>USB_CNTR_USBRST_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4ab58af2ac597316d4bceee056f926a">stm32h563xx.h</a></li>
<li>USB_CNTR_WKUPM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa88ca8d955846272e2541b8e13f29343">stm32h563xx.h</a></li>
<li>USB_CNTR_WKUPM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c962bf051824785892d988a53856b35">stm32h563xx.h</a></li>
<li>USB_CNTR_WKUPM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad34110ed25b22a6cb3ee2510043db78b">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaabcd696a8caca19577208704a7e42052">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ce88073eb71108badb92a5c78f64ef7">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD0_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8aa3ce1775a8de76e3b72ae275eac3ad">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD0_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga265edf0cd28bfd887ffd2cd48b938998">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77cba15bd7622f022c8ecf9c23996cda">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD1_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac9ee88f8401e46d0ce034201aff3323">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD1_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65cbb9b97c5c1b9950cbccd36683707d">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga13884e03fce0c07a3d69a55bf12134f9">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD2_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0d68df5d145b45a9771d7b6e2fec2a9">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD2_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga59b5014a56b808d0972eb60556bc8592">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD3&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac29a04a09ac0fab54a52b088baf23020">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD3_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac37db774a54da25f251990e33f211da8">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD3_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac7582ecd476caa80f66a8d8e192274c1">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD4&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6215ffd761b5a28b9f43b872341d16b6">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD4_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0394b7675b151bec783b35f3672ee05b">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD4_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga71bfd6bde55bc5f6e8476767cb906c26">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD5&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5cdad478022df6c623e3b30a730e299e">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD5_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaed3b82de8cedd7696e58d8622e1cdb98">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD5_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc65c9dd555a3641b104a2154602620a">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD6&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade8dd96de36c30a85715f117b924d47c">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD6_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga73beadccb507134a44a87cb7cfb4c070">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD6_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9eb0fffc2d7f6d142729f98dbe82efe">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1bdb74665184caec6cdb7bbdec683dc4">stm32h563xx.h</a></li>
<li>USB_DADDR_ADD_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2c9a3e952abb17b9ef06f0e541999379">stm32h563xx.h</a></li>
<li>USB_DADDR_EF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">stm32h563xx.h</a></li>
<li>USB_DADDR_EF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae7217b51c2cb8268119e6f588f012775">stm32h563xx.h</a></li>
<li>USB_DADDR_EF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaedfa966f9ce546fe6a3f75a9f6352634">stm32h563xx.h</a></li>
<li>USB_DRD_BASE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5a774b3c4fe0ac4b3984805a6942073">stm32h563xx.h</a></li>
<li>USB_DRD_BASE_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gaafb2ffe9d8abd87533b040b7e56caf7c">stm32h563xx.h</a></li>
<li>USB_DRD_BASE_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga5135f188d2b33357f211e7be46a8b6fb">stm32h563xx.h</a></li>
<li>USB_DRD_FS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacdcc30d7c06c31a8d349b5aac1923323">stm32h563xx.h</a></li>
<li>USB_DRD_FS_CH_NBR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa8f4a6375e1e2322f948e136fe2fbef">stm32h563xx.h</a></li>
<li>USB_DRD_FS_EP_NBR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga29df73aad46b37d9df8cb8b0af1ee7df">stm32h563xx.h</a></li>
<li>USB_DRD_FS_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f6cdab19f60a0b6a9e8d4398d96d409">stm32h563xx.h</a></li>
<li>USB_DRD_FS_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2839b7696003ebce630daf48e6930e2">stm32h563xx.h</a></li>
<li>USB_DRD_PMA_BUFF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3563931e47510c978c3b23e5280718d1">stm32h563xx.h</a></li>
<li>USB_DRD_PMA_BUFF_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf14a8aad5de25738cb6f4a14c7b5f634">stm32h563xx.h</a></li>
<li>USB_DRD_PMA_BUFF_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad15605d0e7ea2261e98ce19af5a68824">stm32h563xx.h</a></li>
<li>USB_DRD_PMA_SIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7fe14b6a215bad5fc72918c8fed92da0">stm32h563xx.h</a></li>
<li>USB_DRD_PMAADDR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7d5d73f9c21d130459e5fe176547d96">stm32h563xx.h</a></li>
<li>USB_DRD_PMAADDR_NS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#gafbd28ebe490c3b1c96efafa683b7a7c9">stm32h563xx.h</a></li>
<li>USB_DRD_PMAADDR_S&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__peripheral_addr.html#ga74dbba2bd0776ca2bd42fab29f3af80c">stm32h563xx.h</a></li>
<li>USB_EP_BULK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">stm32h563xx.h</a></li>
<li>USB_EP_CONTROL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac0c33c0c20c57a68596e55b00a6302b7">stm32h563xx.h</a></li>
<li>USB_EP_DTOG_RX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9d536830ca5bf3f9c1cdf462cce190a8">stm32h563xx.h</a></li>
<li>USB_EP_DTOG_TX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga08898338fa030d2b0ba781ba718b9e6f">stm32h563xx.h</a></li>
<li>USB_EP_ERRRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf6ad036633701e57277ceab6904d1b01">stm32h563xx.h</a></li>
<li>USB_EP_ERRTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga969e55aa6242cdadbcbaa16b1a0c10de">stm32h563xx.h</a></li>
<li>USB_EP_INTERRUPT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf51a3af3807dd55e340c1ddbc3f2d352">stm32h563xx.h</a></li>
<li>USB_EP_ISOCHRONOUS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa2defbb9d8ba5374954dfcd55afdc45b">stm32h563xx.h</a></li>
<li>USB_EP_KIND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf841b5618e3e5f1fd02093e58dc91a7c">stm32h563xx.h</a></li>
<li>USB_EP_KIND_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77ea498fd9f2b0bb61dbc0287708e703">stm32h563xx.h</a></li>
<li>USB_EP_RX_ACK_DBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1facb4a9d50865009e56a4ad49e6290c">stm32h563xx.h</a></li>
<li>USB_EP_RX_ACK_SBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf138c1ec6d35eaa0caa552fce7292116">stm32h563xx.h</a></li>
<li>USB_EP_RX_DIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">stm32h563xx.h</a></li>
<li>USB_EP_RX_NAK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab2c3fbf5e0967184721faa13308967d9">stm32h563xx.h</a></li>
<li>USB_EP_RX_STALL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4cc6c48637bea26ef78fc17d30be5ba6">stm32h563xx.h</a></li>
<li>USB_EP_RX_STRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaffccd43290ed45281eb665ba6983c976">stm32h563xx.h</a></li>
<li>USB_EP_RX_VALID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaad864bbce320889427dd9d96c0efcabf">stm32h563xx.h</a></li>
<li>USB_EP_SETUP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3aa529fb3ed5f1db7e47d2b38a592873">stm32h563xx.h</a></li>
<li>USB_EP_T_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad9ff2c3f4fa5acd6a659160054dd5cde">stm32h563xx.h</a></li>
<li>USB_EP_TX_ACK_DBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga897eab902b449a0f3ee55efb0517b591">stm32h563xx.h</a></li>
<li>USB_EP_TX_ACK_SBUF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01f1ccc50684db9619470ae3a64cf842">stm32h563xx.h</a></li>
<li>USB_EP_TX_DIS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">stm32h563xx.h</a></li>
<li>USB_EP_TX_NAK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad2329b1b850bdfb41318ddd4bebd4950">stm32h563xx.h</a></li>
<li>USB_EP_TX_STALL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab289fb344cf4105d80d942e2816206bc">stm32h563xx.h</a></li>
<li>USB_EP_TX_STTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa69771910313d2c0efa69937c049c11a">stm32h563xx.h</a></li>
<li>USB_EP_TX_VALID&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11a9ddeb7f81251b6f2d0925276c6a70">stm32h563xx.h</a></li>
<li>USB_EP_TYPE_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">stm32h563xx.h</a></li>
<li>USB_EP_UTYPE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92b85dba6a31cb1e336f499c9daeeae9">stm32h563xx.h</a></li>
<li>USB_EP_VTRX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1fa9a8f399903c72367e596f051b617">stm32h563xx.h</a></li>
<li>USB_EP_VTTX&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3a590d5c8c7ec59fa3492d63bd6170cb">stm32h563xx.h</a></li>
<li>USB_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga61757a6baeb1b54c45949122b5cf9ba2">stm32_hal_legacy.h</a></li>
<li>USB_FNR_FN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3be7ef58e1f59a72987d64aa5659b7">stm32h563xx.h</a></li>
<li>USB_FNR_FN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8bc71a74e75a45947d5af191edbaa6d">stm32h563xx.h</a></li>
<li>USB_FNR_FN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e70adf06442b061a07a4a38ff52a953">stm32h563xx.h</a></li>
<li>USB_FNR_LCK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1a3b491dc96066d1123013fad4d2212">stm32h563xx.h</a></li>
<li>USB_FNR_LCK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga40d4d7d783ae9484f61c76f834bddcc0">stm32h563xx.h</a></li>
<li>USB_FNR_LCK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga854a4ed3ebb430c1a42e71b6235dbf68">stm32h563xx.h</a></li>
<li>USB_FNR_LSOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">stm32h563xx.h</a></li>
<li>USB_FNR_LSOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga516f8ab52f122807f5984d3bab6871f5">stm32h563xx.h</a></li>
<li>USB_FNR_LSOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8657b0cb275722bc4731b298bb3d81d1">stm32h563xx.h</a></li>
<li>USB_FNR_RXDM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga111fda8e4479562f1de1891f33e795e2">stm32h563xx.h</a></li>
<li>USB_FNR_RXDM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa612be471a264709a7a6503ede0ce2e">stm32h563xx.h</a></li>
<li>USB_FNR_RXDM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f45ec0d215eee16b7d49d7b13a08582">stm32h563xx.h</a></li>
<li>USB_FNR_RXDP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac5d46bbb39223fc1b5fda13cfa8f933">stm32h563xx.h</a></li>
<li>USB_FNR_RXDP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga526811c0f067f81e759d7c13f7b7affb">stm32h563xx.h</a></li>
<li>USB_FNR_RXDP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b74dd7e5796b96354479ff487a64e47">stm32h563xx.h</a></li>
<li>USB_FS_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga9990232132734bde77e11c4f8d2e4163">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_BOTH_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga10b3c6190659b38d5e6d3155e30e3b5a">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_FALLING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga61994671a8124f126378447f96f87843">stm32_hal_legacy.h</a></li>
<li>USB_FS_EXTI_TRIGGER_RISING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga4635bede79c31eb76839b0682657e31e">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_LINE_WAKEUP&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga76b8cf072166993b9e3094bb8c983265">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_BOTH_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga88242c33988234109ab398a9195f6c11">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_FALLING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gacf7c7cd4c0acdaef836d1381884eafdc">stm32_hal_legacy.h</a></li>
<li>USB_HS_EXTI_TRIGGER_RISING_EDGE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gabae8c431934cc5189524c41c4a413e5d">stm32_hal_legacy.h</a></li>
<li>USB_ISTR_CTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7f60ffd5846c9e50d93ae095290c575">stm32h563xx.h</a></li>
<li>USB_ISTR_CTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa63b06671927d47c05d92142d8b7008f">stm32h563xx.h</a></li>
<li>USB_ISTR_CTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8c0bce36a449f10f9942aaf4aaa4f1ac">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga85b021909b076c3ff00c26be86d6f60d">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef3b621097d8334916ad097ee57f94f7">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga305a489d0f4e0275696100061079ef51">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON_STAT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa176e1e03bd8313605f9c0fac2b62aed">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON_STAT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga83ed792a557cb3d69e9e8997392456d4">stm32h563xx.h</a></li>
<li>USB_ISTR_DCON_STAT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa570f940d6f697e8876e14285e5c5516">stm32h563xx.h</a></li>
<li>USB_ISTR_DIR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81c3cbe7072f6821b808037365962a93">stm32h563xx.h</a></li>
<li>USB_ISTR_DIR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93ca676381b09e94f28032360ae6044b">stm32h563xx.h</a></li>
<li>USB_ISTR_DIR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a94edfee2b0830d15dee4b115acb093">stm32h563xx.h</a></li>
<li>USB_ISTR_ERR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50875e0075a050305a676eadcf6a5c3a">stm32h563xx.h</a></li>
<li>USB_ISTR_ERR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a9bf30e71643d9168490a27c7cf1461">stm32h563xx.h</a></li>
<li>USB_ISTR_ERR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadd690fa6fb90db897add55a24d3dc907">stm32h563xx.h</a></li>
<li>USB_ISTR_ESOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">stm32h563xx.h</a></li>
<li>USB_ISTR_ESOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae33f17e5fc1d13de7d7a6cbeb6849d08">stm32h563xx.h</a></li>
<li>USB_ISTR_ESOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6ad1f39ed50b1d6fa5797288e38cd14">stm32h563xx.h</a></li>
<li>USB_ISTR_IDN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae00cbb223f5371886c5b613b1bc0442f">stm32h563xx.h</a></li>
<li>USB_ISTR_IDN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25e883ecaa676cdb9f706eb270779691">stm32h563xx.h</a></li>
<li>USB_ISTR_IDN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac8131ffba8c4a3555ec7c25ca774416">stm32h563xx.h</a></li>
<li>USB_ISTR_L1REQ&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1d55976b79b67bfec9a3872a038e3fb8">stm32h563xx.h</a></li>
<li>USB_ISTR_L1REQ_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64065ef464843c587cb3c825d4bbdff6">stm32h563xx.h</a></li>
<li>USB_ISTR_L1REQ_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga873d6728e11334e053403c2a384d6bd2">stm32h563xx.h</a></li>
<li>USB_ISTR_LS_DCONN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2c6153c15c2009e5dc06396f86eb9190">stm32h563xx.h</a></li>
<li>USB_ISTR_LS_DCONN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f809a11556c7cef176f593cdf1a4e56">stm32h563xx.h</a></li>
<li>USB_ISTR_LS_DCONN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafdf5417dc973d2b97b886063f52c842">stm32h563xx.h</a></li>
<li>USB_ISTR_PMAOVR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4581fce2e7008ea4be136cdfc3936e0">stm32h563xx.h</a></li>
<li>USB_ISTR_PMAOVR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42d321de9f200f1b73032d24a0c001c8">stm32h563xx.h</a></li>
<li>USB_ISTR_PMAOVR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3c487263722cf42f836e2c4d9d3d40e">stm32h563xx.h</a></li>
<li>USB_ISTR_RESET&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga937fa6afcc3a8fa3b3597ac81b39216b">stm32h563xx.h</a></li>
<li>USB_ISTR_RESET_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6af55f037e43577003f862acc79f401b">stm32h563xx.h</a></li>
<li>USB_ISTR_RESET_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaad542fec4e32a18c80b6c0de331fbae9">stm32h563xx.h</a></li>
<li>USB_ISTR_SOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91395f98d9e70d3addcfa2aaca531529">stm32h563xx.h</a></li>
<li>USB_ISTR_SOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b526515db1e9fb33fbfb5ab2972288a">stm32h563xx.h</a></li>
<li>USB_ISTR_SOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga286f991f8619dec1477dea6d8cf2fa16">stm32h563xx.h</a></li>
<li>USB_ISTR_SUSP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa4853d529d9326e3d24ef5fd2861b7d1">stm32h563xx.h</a></li>
<li>USB_ISTR_SUSP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga91f625d7d784c2754a5603331248209f">stm32h563xx.h</a></li>
<li>USB_ISTR_SUSP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa23ae6144e577aba953b4a9d2251476">stm32h563xx.h</a></li>
<li>USB_ISTR_THR512&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga038b152807e30ef90fbd0a0b8e26f7fa">stm32h563xx.h</a></li>
<li>USB_ISTR_THR512_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d511578ace2ee967a2b170c4e801df3">stm32h563xx.h</a></li>
<li>USB_ISTR_THR512_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga680c4da2d5de5bd2d3c3444855bcd347">stm32h563xx.h</a></li>
<li>USB_ISTR_WKUP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga84e13c7c106d028a20a8af0244f66532">stm32h563xx.h</a></li>
<li>USB_ISTR_WKUP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d">stm32h563xx.h</a></li>
<li>USB_ISTR_WKUP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa44beba72741d67a995bc318b702f968">stm32h563xx.h</a></li>
<li>USB_LPMCSR_BESL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga898ef87a3f72b4a8809754f0d5180022">stm32h563xx.h</a></li>
<li>USB_LPMCSR_BESL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cbec67924219af678cb338c1b36d6a3">stm32h563xx.h</a></li>
<li>USB_LPMCSR_BESL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5501e43776adb05af3df613b9a1ac34">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LMPEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0189ae280500d7781445c619ea8cf80c">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LMPEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7c9d4752e8a3c00b2b96a001e8cd7bc0">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LMPEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaab0946ab0648ef865cd2fd0a556a9c81">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LPMACK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga58202ab6174c4440d47ec3fc9bbfcd32">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LPMACK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcbb6e99781b3711d3396a0f7bf95631">stm32h563xx.h</a></li>
<li>USB_LPMCSR_LPMACK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga541f544af6b532286e04e5e033760df2">stm32h563xx.h</a></li>
<li>USB_LPMCSR_REMWAKE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafbc1c8014130ce3b116f0955df4d7839">stm32h563xx.h</a></li>
<li>USB_LPMCSR_REMWAKE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae3894d13c067a4ac5ab60335780a6367">stm32h563xx.h</a></li>
<li>USB_LPMCSR_REMWAKE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga98655b4e833cb4cca8bb3df8da4b0ebb">stm32h563xx.h</a></li>
<li>USB_PMA_RXBD_ADDMSK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d48dcf7e548e9409c627af5aaf9f88e">stm32h563xx.h</a></li>
<li>USB_PMA_RXBD_COUNTMSK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6181d92dfcb490b20dff67933f056833">stm32h563xx.h</a></li>
<li>USB_PMA_TXBD_ADDMSK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf80b45fd809f6116f67e266b9cddfb77">stm32h563xx.h</a></li>
<li>USB_PMA_TXBD_COUNTMSK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2c2ae8aa79775bd73f543a1a50a8513d">stm32h563xx.h</a></li>
<li>USE_HAL_ADC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#acc33abd5393affd16cc4a1397839dfe4">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_CEC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a4b1a233981ef5d96551ea1f08d1a7ea8">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_COMP_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a94f0f5f870b8e45eab42cfe77e4210ed">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_CORDIC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a382744674caee964d227d41574fe2b73">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_CRYP_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#aab15bfcb9198618bda3d7e914193b466">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_DAC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#af9580ae862dcc02cee7822030c48d6b8">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_DCMI_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a64a4d06cebee4009f08652637fbf161d">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_DTS_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#ac38f5d91c277dad9a16f7aebb2ed0661">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_ETH_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#aa24a8d7886d3a497a868d5bf2417bfdf">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_FDCAN_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a5d191a50c40ac4b4e38f9f614e37e48c">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_FMAC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a34a796bea8a48187716b99c6f14b14f2">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_HASH_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a0390418ff6315463b6ef161c63a69d43">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_HCD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a560b53001fb58138f7da15dbda8f58a6">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_I2C_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a99be773f7f62b6277d1c87658e085725">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_I2S_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a1bdc791c35b20c7188b3d74fd6c30ebf">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_I3C_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#aa1b18b0f3a82153152f0ae46538d4568">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_IRDA_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a4a459bcaa046998e6939fc66b0831e96">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_IWDG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a92c662ba5596a5fb3191b96a6ff196bc">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_LPTIM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a5b148dcae2bf8f576fc69a349794df4c">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_MMC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#ae595e885d73a91a83fbdc20f7affcd42">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_NAND_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a80498b459859528918535b88fed54b28">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_NOR_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a7b38c01bd6621f3da5993d71eb5ff42e">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_OPAMP_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a2c51d4e89cd75f4629092d46ca26a750">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_OTFDEC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#aaaf022ff0feeecbe5f69b613fb3efed5">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_PCD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#afd18c04aa4a4a54446df8083be875a00">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_PKA_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a8415c379764067de24b2738274c4a27c">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_RAMCFG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a46271d9c0b46df70a69e8248291329de">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_RNG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a9b01c64d19f0d4839b7da08bd61c7ff7">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_RTC_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a54badbcdb096ce802d2eed981cbbc31a">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SAI_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a0e2ac47c259fc72ef188c0406a2af803">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#acccbc010792c242ce6aae30b7c6f40df">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SDRAM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a0732f81973e1744fe9eec6d2f451faff">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SMARTCARD_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a43bb2335641440326db0f05526c1bff9">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SMBUS_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a74cae3ff25398b4a06a579a7164a8518">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SPI_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a8d8be2d7e4ed5bfc7b64f60ba604c749">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_SRAM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a5c7c04d57c22f5301f1ea589abc6f35f">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_TIM_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a5ef4d67cd7630f6e2e67d17370fbffdb">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_UART_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a68c6c7c633e6cb378824020ef00a5701">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_USART_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#ac79983d623c7f760c5077618a453561b">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_WWDG_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a6879802837c27d8761d8a8fdab626891">stm32h5xx_hal_conf.h</a></li>
<li>USE_HAL_XSPI_REGISTER_CALLBACKS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a01ce38caf5845a4604832a8a28950dc4">stm32h5xx_hal_conf.h</a></li>
<li>USE_RTOS&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#ad048ac737242c2c2cb9f4a72953d10ce">stm32h5xx_hal_conf.h</a></li>
<li>USE_SPI_CRC&#160;:&#160;<a class="el" href="stm32h5xx__hal__conf_8h.html#a4c6fab687afc7ba4469b1b2d34472358">stm32h5xx_hal_conf.h</a></li>
<li>USER_KEY&#160;:&#160;<a class="el" href="_m_c_a_l_2_inc_2gpio_8h.html#ac5cb28a26d2a4b77a95648db8760057e">GPIO.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
