TRACE::2023-11-07.22:53:11::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:11::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:11::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:11::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:11::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-07.22:53:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-11-07.22:53:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test"
		}]
}
TRACE::2023-11-07.22:53:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-11-07.22:53:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-07.22:53:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-07.22:53:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-07.22:53:19::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:19::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:19::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:19::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:19::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2023-11-07.22:53:19::SCWPlatform::Generating the sources  .
TRACE::2023-11-07.22:53:19::SCWBDomain::Generating boot domain sources.
TRACE::2023-11-07.22:53:19::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:19::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:19::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-07.22:53:19::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::mss does not exists at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::Creating sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::Adding the swdes entry, created swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::updating the scw layer changes to swdes at   C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::Writing mss at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:19::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-11-07.22:53:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:19::SCWBDomain::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-11-07.22:53:26::SCWPlatform::Generating sources Done.
TRACE::2023-11-07.22:53:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-07.22:53:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-07.22:53:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-07.22:53:26::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-07.22:53:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:26::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2023-11-07.22:53:26::SCWPlatform::Generating the sources  .
TRACE::2023-11-07.22:53:26::SCWBDomain::Generating boot domain sources.
TRACE::2023-11-07.22:53:26::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2023-11-07.22:53:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:26::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-07.22:53:26::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::mss does not exists at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::Creating sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::Adding the swdes entry, created swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::updating the scw layer changes to swdes at   C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::Writing mss at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:26::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-11-07.22:53:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:26::SCWBDomain::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-11-07.22:53:31::SCWPlatform::Generating sources Done.
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-07.22:53:31::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-11-07.22:53:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-07.22:53:31::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-07.22:53:31::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-11-07.22:53:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-07.22:53:31::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:31::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-07.22:53:31::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:31::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:31::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-07.22:53:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-07.22:53:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-07.22:53:31::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:31::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:31::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:31::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::mss does not exists at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:31::SCWMssOS::Creating sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:32::SCWMssOS::Adding the swdes entry, created swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:32::SCWMssOS::updating the scw layer changes to swdes at   C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:32::SCWMssOS::Writing mss at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:32::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-07.22:53:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-11-07.22:53:32::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-07.22:53:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-11-07.22:53:36::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:36::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:36::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:36::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:36::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2023-11-07.22:53:36::SCWMssOS::Writing the mss file completed C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:36::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:36::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:36::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:36::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:36::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-07.22:53:37::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-07.22:53:37::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-07.22:53:37::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-07.22:53:37::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-11-07.22:53:37::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-11-07.22:53:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-07.22:53:37::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-11-07.22:53:37::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-11-07.22:53:37::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-11-07.22:53:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-07.22:53:37::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-11-07.22:53:37::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-07.22:53:37::SCWSystem::Not a boot domain 
LOG::2023-11-07.22:53:37::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-07.22:53:37::SCWDomain::Generating domain artifcats
TRACE::2023-11-07.22:53:37::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-07.22:53:37::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-07.22:53:37::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-07.22:53:37::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-07.22:53:37::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-07.22:53:37::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-07.22:53:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-07.22:53:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-07.22:53:37::SCWDomain::Skipping the build for domain :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-07.22:53:37::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-07.22:53:37::SCWMssOS::Copying to export directory.
TRACE::2023-11-07.22:53:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-07.22:53:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-11-07.22:53:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-11-07.22:53:37::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-07.22:53:37::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-07.22:53:37::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-07.22:53:37::SCWPlatform::Started preparing the platform 
TRACE::2023-11-07.22:53:37::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-07.22:53:37::SCWSystem::dir created 
TRACE::2023-11-07.22:53:37::SCWSystem::Writing the bif 
TRACE::2023-11-07.22:53:37::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-07.22:53:37::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-07.22:53:37::SCWPlatform::Completed generating the platform
TRACE::2023-11-07.22:53:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:37::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-07.22:53:37::SCWPlatform::updated the xpfm file.
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-11-07.22:53:39::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-07.22:53:39::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-07.22:53:39::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-07.22:53:39::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-07.22:53:39::SCWDomain::Generating domain artifcats
TRACE::2023-11-07.22:53:39::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-07.22:53:39::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-07.22:53:39::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-07.22:53:39::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-07.22:53:39::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-07.22:53:39::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-07.22:53:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-07.22:53:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-07.22:53:39::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-07.22:53:39::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-07.22:53:39::SCWMssOS::Copying to export directory.
TRACE::2023-11-07.22:53:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-07.22:53:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-11-07.22:53:39::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-11-07.22:53:39::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-07.22:53:39::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-07.22:53:39::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-07.22:53:39::SCWPlatform::Started preparing the platform 
TRACE::2023-11-07.22:53:39::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-07.22:53:39::SCWSystem::dir created 
TRACE::2023-11-07.22:53:39::SCWSystem::Writing the bif 
TRACE::2023-11-07.22:53:39::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-07.22:53:39::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-07.22:53:39::SCWPlatform::Completed generating the platform
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-07.22:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-07.22:53:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.22:53:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.22:53:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.22:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.22:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.22:53:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.22:53:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-07.22:53:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-07.22:53:39::SCWPlatform::updated the xpfm file.
LOG::2023-11-07.23:59:40::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-07.23:59:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-07.23:59:40::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-07.23:59:40::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-11-07.23:59:40::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-11-07.23:59:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-07.23:59:40::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2023-11-07.23:59:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.23:59:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.23:59:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.23:59:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-07.23:59:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-07.23:59:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-07.23:59:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-07.23:59:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-07.23:59:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-07.23:59:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.23:59:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-07.23:59:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-07.23:59:40::SCWBDomain::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2023-11-07.23:59:40::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-07.23:59:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-07.23:59:40::SCWBDomain::System Command Ran  C:&  cd  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2023-11-07.23:59:40::SCWBDomain::make: Entering directory 'C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-11-07.23:59:40::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-11-07.23:59:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-07.23:59:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:40::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-07.23:59:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:40::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:40::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-07.23:59:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:40::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-07.23:59:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-07.23:59:40::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2023-11-07.23:59:40::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-07.23:59:41::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-07.23:59:41::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:41::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:41::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:41::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:41::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:41::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:41::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-07.23:59:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-07.23:59:41::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-07.23:59:41::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-07.23:59:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:42::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-07.23:59:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:42::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:42::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-07.23:59:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:42::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-07.23:59:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-11-07.23:59:42::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-07.23:59:42::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:43::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-07.23:59:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-07.23:59:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-07.23:59:43::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:44::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:44::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:44::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:44::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:44::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-07.23:59:44::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-07.23:59:44::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:44::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:44::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2023-11-07.23:59:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-07.23:59:44::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2023-11-07.23:59:44::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:45::SCWBDomain::"Compiling xilpm library"

TRACE::2023-11-07.23:59:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-07.23:59:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:46::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:46::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:46::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-11-07.23:59:48::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-11-07.23:59:48::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:48::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-07.23:59:48::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2023-11-07.23:59:48::SCWBDomain::tribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-07.23:59:48::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-07.23:59:48::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-07.23:59:48::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-07.23:59:48::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:48::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:48::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-07.23:59:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:48::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-11-07.23:59:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-07.23:59:49::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-07.23:59:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-07.23:59:49::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:49::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:49::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:49::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:49::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:49::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:49::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:49::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v5_0/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v5_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:49::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-07.23:59:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-07.23:59:49::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:49::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:49::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Include files for this library have already been copied."

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:49::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:49::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-11-07.23:59:49::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patter
TRACE::2023-11-07.23:59:49::SCWBDomain::ns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:49::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:49::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-11-07.23:59:49::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2023-11-07.23:59:49::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:49::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-07.23:59:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-11-07.23:59:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-07.23:59:49::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-07.23:59:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:50::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-07.23:59:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:50::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-07.23:59:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:50::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-07.23:59:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:50::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:50::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-07.23:59:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:51::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-07.23:59:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-07.23:59:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-07.23:59:51::SCWBDomain::tterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-07.23:59:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:51::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-07.23:59:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:52::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-07.23:59:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-07.23:59:52::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2023-11-07.23:59:52::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-07.23:59:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-07.23:59:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-07.23:59:52::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-07.23:59:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-07.23:59:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-07.23:59:52::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-07.23:59:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-07.23:59:53::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2023-11-07.23:59:53::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-07.23:59:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-07.23:59:53::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pat
TRACE::2023-11-07.23:59:53::SCWBDomain::terns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-07.23:59:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-07.23:59:53::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2023-11-07.23:59:53::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:54::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v5_0/src"

TRACE::2023-11-07.23:59:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v5_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-07.23:59:54::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patt
TRACE::2023-11-07.23:59:54::SCWBDomain::erns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:54::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-07.23:59:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-07.23:59:54::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-patte
TRACE::2023-11-07.23:59:54::SCWBDomain::rns -Os -flto -ffat-lto-objects"

TRACE::2023-11-07.23:59:56::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-11-07.23:59:56::SCWBDomain::make --no-print-directory archive

TRACE::2023-11-07.23:59:56::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2023-11-07.23:59:56::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2023-11-07.23:59:56::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2023-11-07.23:59:56::SCWBDomain::texa53_0/lib/getentropy.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_hand
TRACE::2023-11-07.23:59:56::SCWBDomain::les.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortex
TRACE::2023-11-07.23:59:56::SCWBDomain::a53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbr
TRACE::2023-11-07.23:59:56::SCWBDomain::k.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o
TRACE::2023-11-07.23:59:56::SCWBDomain:: psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_
TRACE::2023-11-07.23:59:56::SCWBDomain::cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_
TRACE::2023-11-07.23:59:56::SCWBDomain::g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbram_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib
TRACE::2023-11-07.23:59:56::SCWBDomain::/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o 
TRACE::2023-11-07.23:59:56::SCWBDomain::psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/x
TRACE::2023-11-07.23:59:56::SCWBDomain::clockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa
TRACE::2023-11-07.23:59:56::SCWBDomain::53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.
TRACE::2023-11-07.23:59:56::SCWBDomain::o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/li
TRACE::2023-11-07.23:59:56::SCWBDomain::b/xemacps_hw.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa
TRACE::2023-11-07.23:59:56::SCWBDomain::53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o
TRACE::2023-11-07.23:59:56::SCWBDomain:: psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_ca
TRACE::2023-11-07.23:59:56::SCWBDomain::che.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/
TRACE::2023-11-07.23:59:56::SCWBDomain::xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_corte
TRACE::2023-11-07.23:59:56::SCWBDomain::xa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o ps
TRACE::2023-11-07.23:59:56::SCWBDomain::u_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipips
TRACE::2023-11-07.23:59:56::SCWBDomain::u.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/x
TRACE::2023-11-07.23:59:56::SCWBDomain::platform_info.o psu_cortexa53_0/lib/xpm_counter.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cor
TRACE::2023-11-07.23:59:56::SCWBDomain::texa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu
TRACE::2023-11-07.23:59:56::SCWBDomain::_sinit.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/l
TRACE::2023-11-07.23:59:56::SCWBDomain::ib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cort
TRACE::2023-11-07.23:59:56::SCWBDomain::exa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_
TRACE::2023-11-07.23:59:56::SCWBDomain::cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/x
TRACE::2023-11-07.23:59:56::SCWBDomain::sysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o 
TRACE::2023-11-07.23:59:56::SCWBDomain::psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.
TRACE::2023-11-07.23:59:56::SCWBDomain::o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0
TRACE::2023-11-07.23:59:57::SCWBDomain::/lib/xuartps.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa5
TRACE::2023-11-07.23:59:57::SCWBDomain::3_0/lib/xuartps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps
TRACE::2023-11-07.23:59:57::SCWBDomain::.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/
TRACE::2023-11-07.23:59:57::SCWBDomain::xzdma.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib
TRACE::2023-11-07.23:59:57::SCWBDomain::/xzdma_sinit.o

TRACE::2023-11-07.23:59:57::SCWBDomain::'Finished building libraries'

TRACE::2023-11-07.23:59:57::SCWBDomain::make: Leaving directory 'C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2023-11-07.23:59:57::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2023-11-07.23:59:57::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2023-11-07.23:59:58::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2023-11-07.23:59:58::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2023-11-07.23:59:58::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2023-11-07.23:59:58::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2023-11-07.23:59:58::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:58::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2023-11-07.23:59:58::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2023-11-07.23:59:59::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2023-11-07.23:59:59::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2023-11-07.23:59:59::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2023-11-07.23:59:59::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2023-11-07.23:59:59::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-07.23:59:59::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2023-11-07.23:59:59::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2023-11-08.00:00:00::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2023-11-08.00:00:00::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2023-11-08.00:00:00::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2023-11-08.00:00:00::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:00::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2023-11-08.00:00:00::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2023-11-08.00:00:01::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2023-11-08.00:00:01::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2023-11-08.00:00:01::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2023-11-08.00:00:01::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:01::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2023-11-08.00:00:01::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:02::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2023-11-08.00:00:02::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:02::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2023-11-08.00:00:02::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2023-11-08.00:00:02::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2023-11-08.00:00:02::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2023-11-08.00:00:02::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2023-11-08.00:00:02::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2023-11-08.00:00:02::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2023-11-08.00:00:02::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2023-11-08.00:00:02::SCWBDomain::                                                                             -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortex
TRACE::2023-11-08.00:00:02::SCWBDomain::a53_0/lib -Tlscript.ld

LOG::2023-11-08.00:00:05::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-11-08.00:00:05::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-11-08.00:00:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.00:00:05::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2023-11-08.00:00:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:00:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:00:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:00:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:00:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:00:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:00:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:00:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:00:05::SCWBDomain::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2023-11-08.00:00:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-08.00:00:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.00:00:05::SCWBDomain::System Command Ran  C:&  cd  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2023-11-08.00:00:05::SCWBDomain::make: Entering directory 'C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-11-08.00:00:05::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:05::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:05::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:05::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:05::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:05::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:05::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:05::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:05::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-08.00:00:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-11-08.00:00:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:06::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-08.00:00:06::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-08.00:00:06::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-11-08.00:00:06::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-08.00:00:08::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-11-08.00:00:08::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-08.00:00:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-11-08.00:00:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-08.00:00:08::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-11-08.00:00:08::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-08.00:00:08::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-11-08.00:00:08::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:08::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:00:08::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-08.00:00:08::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-11-08.00:00:08::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-08.00:00:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-08.00:00:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-11-08.00:00:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:09::SCWBDomain::"Compiling XilSecure Library"

TRACE::2023-11-08.00:00:11::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-11-08.00:00:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:11::SCWBDomain::"Compiling Xilskey Library"

TRACE::2023-11-08.00:00:12::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-11-08.00:00:12::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-11-08.00:00:12::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2023-11-08.00:00:12::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-11-08.00:00:12::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2023-11-08.00:00:12::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-08.00:00:12::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-11-08.00:00:12::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:12::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-08.00:00:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-11-08.00:00:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-08.00:00:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-11-08.00:00:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v5_1/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-11-08.00:00:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2023-11-08.00:00:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_4/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-08.00:00:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-11-08.00:00:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-11-08.00:00:13::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-11-08.00:00:13::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_17/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2023-11-08.00:00:13::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2023-11-08.00:00:13::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:13::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:14::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:14::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:14::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:14::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:14::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:14::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:14::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:14::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:14::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:15::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:15::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2023-11-08.00:00:15::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2023-11-08.00:00:15::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:15::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:15::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:15::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:15::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:15::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:15::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:15::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:15::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v8_1/src"

TRACE::2023-11-08.00:00:16::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v8_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-11-08.00:00:16::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2023-11-08.00:00:16::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:16::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2023-11-08.00:00:16::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2023-11-08.00:00:16::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:16::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2023-11-08.00:00:16::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2023-11-08.00:00:16::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:00:16::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:16::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:16::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:17::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:00:17::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-11-08.00:00:17::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-11-08.00:00:17::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:17::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_4/src"

TRACE::2023-11-08.00:00:17::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-11-08.00:00:17::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2023-11-08.00:00:17::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:17::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:00:17::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2023-11-08.00:00:17::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2023-11-08.00:00:17::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2023-11-08.00:00:19::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-11-08.00:00:20::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-11-08.00:00:20::SCWBDomain::make --no-print-directory archive

TRACE::2023-11-08.00:00:20::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2023-11-08.00:00:20::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2023-11-08.00:00:20::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2023-11-08.00:00:20::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2023-11-08.00:00:20::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2023-11-08.00:00:20::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2023-11-08.00:00:20::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2023-11-08.00:00:20::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2023-11-08.00:00:20::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2023-11-08.00:00:20::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2023-11-08.00:00:20::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2023-11-08.00:00:20::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2023-11-08.00:00:20::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2023-11-08.00:00:20::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2023-11-08.00:00:20::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2023-11-08.00:00:20::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2023-11-08.00:00:20::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xemacps.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xemacps_c
TRACE::2023-11-08.00:00:20::SCWBDomain::ontrol.o psu_pmu_0/lib/xemacps_g.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/xemacps_sinit.o psu_pm
TRACE::2023-11-08.00:00:20::SCWBDomain::u_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selft
TRACE::2023-11-08.00:00:20::SCWBDomain::est.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0
TRACE::2023-11-08.00:00:20::SCWBDomain::/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_
TRACE::2023-11-08.00:00:20::SCWBDomain::sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu
TRACE::2023-11-08.00:00:20::SCWBDomain::_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o 
TRACE::2023-11-08.00:00:20::SCWBDomain::psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xqspipsu_control.o psu_pmu_
TRACE::2023-11-08.00:00:20::SCWBDomain::0/lib/xqspipsu_g.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xr
TRACE::2023-11-08.00:00:20::SCWBDomain::esetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/
TRACE::2023-11-08.00:00:20::SCWBDomain::lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsys
TRACE::2023-11-08.00:00:20::SCWBDomain::monpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/x
TRACE::2023-11-08.00:00:20::SCWBDomain::ttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o ps
TRACE::2023-11-08.00:00:20::SCWBDomain::u_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_o
TRACE::2023-11-08.00:00:20::SCWBDomain::ptions.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu
TRACE::2023-11-08.00:00:20::SCWBDomain::_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o 
TRACE::2023-11-08.00:00:20::SCWBDomain::psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2023-11-08.00:00:20::SCWBDomain::'Finished building libraries'

TRACE::2023-11-08.00:00:20::SCWBDomain::make: Leaving directory 'C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2023-11-08.00:00:20::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:20::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:20::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2023-11-08.00:00:21::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2023-11-08.00:00:21::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:21::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:21::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:21::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:21::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2023-11-08.00:00:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2023-11-08.00:00:22::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:22::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:22::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2023-11-08.00:00:22::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2023-11-08.00:00:23::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:23::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2023-11-08.00:00:23::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2023-11-08.00:00:23::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:23::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2023-11-08.00:00:23::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:23::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:23::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:23::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2023-11-08.00:00:24::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2023-11-08.00:00:24::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2023-11-08.00:00:24::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2023-11-08.00:00:24::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2023-11-08.00:00:24::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2023-11-08.00:00:24::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:24::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:24::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2023-11-08.00:00:24::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2023-11-08.00:00:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2023-11-08.00:00:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:25::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2023-11-08.00:00:25::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2023-11-08.00:00:25::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2023-11-08.00:00:25::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2023-11-08.00:00:25::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:25::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:25::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2023-11-08.00:00:25::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2023-11-08.00:00:26::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2023-11-08.00:00:26::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2023-11-08.00:00:26::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2023-11-08.00:00:26::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2023-11-08.00:00:26::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:26::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:26::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:26::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2023-11-08.00:00:27::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2023-11-08.00:00:27::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2023-11-08.00:00:27::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:27::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2023-11-08.00:00:27::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:27::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:27::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2023-11-08.00:00:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:28::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2023-11-08.00:00:28::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:28::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:28::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:28::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2023-11-08.00:00:28::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2023-11-08.00:00:29::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2023-11-08.00:00:29::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2023-11-08.00:00:29::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2023-11-08.00:00:29::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2023-11-08.00:00:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2023-11-08.00:00:29::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:29::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:29::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:29::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:30::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2023-11-08.00:00:30::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:30::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2023-11-08.00:00:30::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:30::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2023-11-08.00:00:30::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:30::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2023-11-08.00:00:30::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2023-11-08.00:00:30::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2023-11-08.00:00:30::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2023-11-08.00:00:30::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2023-11-08.00:00:30::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2023-11-08.00:00:30::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2023-11-08.00:00:30::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2023-11-08.00:00:30::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2023-11-08.00:00:30::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2023-11-08.00:00:30::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2023-11-08.00:00:30::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2023-11-08.00:00:30::SCWBDomain::                   -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2023-11-08.00:00:33::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.00:00:33::SCWSystem::Not a boot domain 
LOG::2023-11-08.00:00:33::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.00:00:33::SCWDomain::Generating domain artifcats
TRACE::2023-11-08.00:00:33::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-08.00:00:33::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.00:00:33::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.00:00:33::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.00:00:33::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.00:00:33::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-08.00:00:33::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:33::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:33::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:33::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:00:33::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:00:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:00:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:00:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:00:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:00:33::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:00:33::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:00:33::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:00:33::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.00:00:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:00:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-08.00:00:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-08.00:00:33::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.00:00:33::SCWMssOS::doing bsp build ... 
TRACE::2023-11-08.00:00:33::SCWMssOS::System Command Ran  C: & cd  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp & make 
TRACE::2023-11-08.00:00:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-08.00:00:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:33::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:34::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:34::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.00:00:34::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.00:00:34::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-08.00:00:34::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2023-11-08.00:00:34::SCWMssOS::istribute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:34::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:34::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:34::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.00:00:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=a
TRACE::2023-11-08.00:00:34::SCWMssOS::arch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-l
TRACE::2023-11-08.00:00:34::SCWMssOS::oop-distribute-patterns"

TRACE::2023-11-08.00:00:35::SCWMssOS::"include"

TRACE::2023-11-08.00:00:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:37::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:37::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:37::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.00:00:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:37::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:37::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-08.00:00:39::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2023-11-08.00:00:39::SCWMssOS::bute-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:39::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:39::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.00:00:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.00:00:39::SCWMssOS::te-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-08.00:00:39::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-08.00:00:39::SCWMssOS::ibute-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.00:00:39::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.00:00:39::SCWMssOS::te-patterns"

TRACE::2023-11-08.00:00:39::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:00:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:39::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:39::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:00:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.00:00:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.00:00:40::SCWMssOS::e-patterns"

TRACE::2023-11-08.00:00:40::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:00:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.00:00:40::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.00:00:40::SCWMssOS::e-patterns"

TRACE::2023-11-08.00:00:40::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.00:00:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:40::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:40::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:40::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-11-08.00:00:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-08.00:00:53::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2023-11-08.00:00:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:53::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:53::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:53::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:53::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:53::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:53::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.00:00:54::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.00:00:54::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-08.00:00:54::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2023-11-08.00:00:54::SCWMssOS::istribute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=a
TRACE::2023-11-08.00:00:54::SCWMssOS::arch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-l
TRACE::2023-11-08.00:00:54::SCWMssOS::oop-distribute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::"include"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-08.00:00:54::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2023-11-08.00:00:54::SCWMssOS::bute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.00:00:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.00:00:54::SCWMssOS::te-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-08.00:00:54::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-08.00:00:54::SCWMssOS::ibute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.00:00:54::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.00:00:54::SCWMssOS::te-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.00:00:54::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.00:00:54::SCWMssOS::ute-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.00:00:54::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.00:00:54::SCWMssOS::e-patterns"

TRACE::2023-11-08.00:00:54::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:00:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.00:00:54::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.00:00:54::SCWMssOS::e-patterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.00:00:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:55::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.00:00:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-11-08.00:00:55::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-08.00:00:55::SCWMssOS::tterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.00:00:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:55::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:55::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.00:00:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-11-08.00:00:55::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2023-11-08.00:00:55::SCWMssOS::stribute-patterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.00:00:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-11-08.00:00:55::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2023-11-08.00:00:55::SCWMssOS::ribute-patterns"

TRACE::2023-11-08.00:00:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.00:00:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:56::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.00:00:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:56::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.00:00:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:56::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.00:00:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.00:00:56::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.00:00:56::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.00:00:56::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.00:00:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:56::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:56::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.00:00:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:57::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:57::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:57::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.00:00:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.00:00:57::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.00:00:57::SCWMssOS::e-patterns"

TRACE::2023-11-08.00:00:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.00:00:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:58::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.00:00:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:00:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:00:58::SCWMssOS::-patterns"

TRACE::2023-11-08.00:00:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.00:00:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-08.00:00:58::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-08.00:00:58::SCWMssOS::patterns"

TRACE::2023-11-08.00:00:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.00:00:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.00:00:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.00:00:59::SCWMssOS::te-patterns"

TRACE::2023-11-08.00:00:59::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.00:00:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-08.00:00:59::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-08.00:00:59::SCWMssOS::patterns"

TRACE::2023-11-08.00:01:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.00:01:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.00:01:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.00:01:00::SCWMssOS::-patterns"

TRACE::2023-11-08.00:01:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.00:01:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-08.00:01:00::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-08.00:01:00::SCWMssOS::atterns"

TRACE::2023-11-08.00:01:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.00:01:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-08.00:01:01::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-08.00:01:01::SCWMssOS::atterns"

TRACE::2023-11-08.00:01:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-08.00:01:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-08.00:01:03::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2023-11-08.00:01:03::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.
TRACE::2023-11-08.00:01:03::SCWMssOS::o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getentropy.o psu_cort
TRACE::2023-11-08.00:01:03::SCWMssOS::exa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o
TRACE::2023-11-08.00:01:03::SCWMssOS:: psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_
TRACE::2023-11-08.00:01:03::SCWMssOS::0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o ps
TRACE::2023-11-08.00:01:03::SCWMssOS::u_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu
TRACE::2023-11-08.00:01:03::SCWMssOS::_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2023-11-08.00:01:03::SCWMssOS::o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr
TRACE::2023-11-08.00:01:03::SCWMssOS::.o psu_cortexa53_0/lib/xbram_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xc
TRACE::2023-11-08.00:01:03::SCWMssOS::lockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.
TRACE::2023-11-08.00:01:03::SCWMssOS::o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/li
TRACE::2023-11-08.00:01:03::SCWMssOS::b/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortex
TRACE::2023-11-08.00:01:03::SCWMssOS::a53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_bdri
TRACE::2023-11-08.00:01:03::SCWMssOS::ng.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib
TRACE::2023-11-08.00:01:03::SCWMssOS::/xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53
TRACE::2023-11-08.00:01:03::SCWMssOS::_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit
TRACE::2023-11-08.00:01:03::SCWMssOS::.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_cloc
TRACE::2023-11-08.00:01:03::SCWMssOS::king.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_
TRACE::2023-11-08.00:01:03::SCWMssOS::printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53
TRACE::2023-11-08.00:01:03::SCWMssOS::_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o ps
TRACE::2023-11-08.00:01:03::SCWMssOS::u_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_bu
TRACE::2023-11-08.00:01:03::SCWMssOS::f.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/li
TRACE::2023-11-08.00:01:03::SCWMssOS::b/xpm_counter.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cort
TRACE::2023-11-08.00:01:03::SCWMssOS::exa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xrese
TRACE::2023-11-08.00:01:03::SCWMssOS::tps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/x
TRACE::2023-11-08.00:01:03::SCWMssOS::rtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_co
TRACE::2023-11-08.00:01:03::SCWMssOS::rtexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu
TRACE::2023-11-08.00:01:03::SCWMssOS::_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xs
TRACE::2023-11-08.00:01:03::SCWMssOS::ysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sin
TRACE::2023-11-08.00:01:03::SCWMssOS::it.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_optio
TRACE::2023-11-08.00:01:03::SCWMssOS::ns.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib
TRACE::2023-11-08.00:01:03::SCWMssOS::/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cort
TRACE::2023-11-08.00:01:03::SCWMssOS::exa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o 
TRACE::2023-11-08.00:01:03::SCWMssOS::psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_
TRACE::2023-11-08.00:01:03::SCWMssOS::g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2023-11-08.00:01:04::SCWMssOS::'Finished building libraries'

TRACE::2023-11-08.00:01:04::SCWMssOS::Copying to export directory.
TRACE::2023-11-08.00:01:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-08.00:01:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-08.00:01:05::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.00:01:05::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-08.00:01:05::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-08.00:01:05::SCWPlatform::Started preparing the platform 
TRACE::2023-11-08.00:01:05::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-08.00:01:05::SCWSystem::dir created 
TRACE::2023-11-08.00:01:05::SCWSystem::Writing the bif 
TRACE::2023-11-08.00:01:05::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-08.00:01:05::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-08.00:01:05::SCWPlatform::Completed generating the platform
TRACE::2023-11-08.00:01:05::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:01:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:01:05::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:01:05::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:01:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:01:05::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:01:05::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:01:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:01:05::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-08.00:01:05::SCWPlatform::updated the xpfm file.
TRACE::2023-11-08.00:01:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:01:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:01:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2023-11-08.00:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2023-11-08.00:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:01:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:01:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:01:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:26::SCWPlatform::Clearing the existing platform
TRACE::2023-11-08.00:44:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-08.00:44:26::SCWBDomain::clearing the fsbl build
TRACE::2023-11-08.00:44:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:26::SCWBDomain::clearing the pmufw build
TRACE::2023-11-08.00:44:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:26::SCWSystem::Clearing the domains completed.
TRACE::2023-11-08.00:44:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-08.00:44:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform:: Platform location is C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:26::SCWPlatform::Removing the HwDB with name C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-08.00:44:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2023-11-08.00:44:36::SCWReader::Active system found as  design_1_eth_test
TRACE::2023-11-08.00:44:36::SCWReader::Handling sysconfig design_1_eth_test
TRACE::2023-11-08.00:44:36::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.00:44:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.00:44:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.00:44:36::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.00:44:36::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:36::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:36::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:36::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-08.00:44:37::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-11-08.00:44:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWReader::No isolation master present  
TRACE::2023-11-08.00:44:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:44:37::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2023-11-08.00:44:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWReader::No isolation master present  
TRACE::2023-11-08.00:44:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.00:44:37::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2023-11-08.00:44:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:37::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.00:44:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWReader::No isolation master present  
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-11-08.00:44:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:38::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:38::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:44:42::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:42::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:42::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:42::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:42::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:42::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:42::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:43::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-08.00:44:52::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system
TRACE::2023-11-08.00:44:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:44:52::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:44:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:44:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:44:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:44:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:44:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:44:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:44:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system||

TRACE::2023-11-08.00:44:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:44:52::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:45:14::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:14::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:14::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:14::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:14::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:14::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:14::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-08.00:45:14::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:14::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:14::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:14::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-11-08.00:45:14::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:45:14::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:21::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:45:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-08.00:45:21::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:21::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:21::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:21::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2023-11-08.00:45:21::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:45:22::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:45:22::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:45:22::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:45:22::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:45:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:45:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:45:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:45:22::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2023-11-08.00:45:22::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:45:22::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:46:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:46:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:46:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:46:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:46:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:46:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:46:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:46:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:46:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:46:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:46:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-11-08.00:46:05::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:46:05::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:46:05::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:46:05::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:46:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:46:05::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:02::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:02::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:02::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:02::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:47:05::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:47:05::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:47:05::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:47:05::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:47::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:47::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:47::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:47::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:48::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:48::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:48::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:48::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:51:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:51:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:51:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:51:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:51:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:51:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:51:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:01::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:01::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:01::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:01::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:21::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:21::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:21::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||

TRACE::2023-11-08.00:52:21::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_0
TRACE::2023-11-08.00:52:27::SCWMssOS::Writing the mss file completed C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:52:27::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_1
TRACE::2023-11-08.00:52:27::SCWMssOS::Writing the mss file completed C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:52:27::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:52:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:52:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"RAW_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcp_keepalive":	"false",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"no_sys_no_timers":	"true",
							"pbuf_pool_size":	"16384",
							"sgmii_fixed_link":	"false",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"use_axieth_on_zynq":	"1",
							"use_emaclite_on_zynq":	"0",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcp_keepalive", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "no_sys_no_timers", "pbuf_pool_size", "sgmii_fixed_link", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size", "use_axieth_on_zynq", "use_emaclite_on_zynq"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-08.00:52:27::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:52:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:52:27::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:52:27::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:52:27::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:27::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:27::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:52:28::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:52:28::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:28::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:28::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:28::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:52:28::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:52:28::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:28::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.00:52:28::SCWMssOS::Forcing BSP Sources regeneration.
ERROR::2023-11-08.00:52:30::SCWMssOS::Failed to generate the bsp sources for domain.freertos10_xilinx_psu_cortexa53_0

Details: ERROR: lwIP in RAW mode requires "standalone" OS

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip213_v1_0::lwip_drc : ERROR: lwIP in RAW mode requires "standalone" OS
    while executing
"error "ERROR: lwIP in RAW mode requires \"standalone\" OS" "" "mdt_error""
    (procedure "lwip_sw_drc" line 17)
    invoked from within
"lwip_sw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip213_v1_0::lwip_drc" line 82)
    invoked from within
"::sw_lwip213_v1_0::lwip_drc lwip213"

ERROR: [Hsi 55-1440] Error(s) while running DRCs.

TRACE::2023-11-08.00:52:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:52:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:52:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:52:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:52:38::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:52:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:52:38::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:38::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:38::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:52:38::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:52:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:52:39::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:49::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:49::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:49::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:49::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:53:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:53:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"socket_mode_thread_prio":	"2",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"use_emaclite_on_zynq":	"1",
							"libOptionNames":	["default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "socket_mode_thread_prio", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size", "use_emaclite_on_zynq"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-08.00:53:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:53:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:53:52::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:52::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:53:52::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:53:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:53:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:53:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:53:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:53:53::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:53:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:53:53::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:53:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:53:53::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:53:53::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.00:53:53::SCWMssOS::Forcing BSP Sources regeneration.
ERROR::2023-11-08.00:53:54::SCWMssOS::Failed to generate the bsp sources for domain.freertos10_xilinx_psu_cortexa53_0

Details: ERROR: lwIP in RAW mode requires "standalone" OS

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_lwip213_v1_0::lwip_drc : ERROR: lwIP in RAW mode requires "standalone" OS
    while executing
"error "ERROR: lwIP in RAW mode requires \"standalone\" OS" "" "mdt_error""
    (procedure "lwip_sw_drc" line 17)
    invoked from within
"lwip_sw_drc $libhandle $emac_names_list"
    (procedure "::sw_lwip213_v1_0::lwip_drc" line 82)
    invoked from within
"::sw_lwip213_v1_0::lwip_drc lwip213"

ERROR: [Hsi 55-1440] Error(s) while running DRCs.

TRACE::2023-11-08.00:54:00::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:00::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:00::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:00::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:00::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:00::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:00::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:00::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:00::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:00::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:00::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:54:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:54:00::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:08::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:08::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:08::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:08::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:54:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:54:09::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:54:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:54:09::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:54:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-08.00:54:09::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:54:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:54:09::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.00:54:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.00:54:09::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.00:54:09::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.00:54:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.00:54:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.00:54:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.00:54:09::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||

TRACE::2023-11-08.00:54:09::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:09::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2023-11-08.00:54:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.00:54:10::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.00:54:10::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.00:54:10::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-11-08.01:06:07::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:07::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:07::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:07::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:07::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:07::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:07::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:07::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:07::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:07::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:07::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:07::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.01:06:07::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.01:06:07::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.01:06:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.01:06:29::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:29::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:29::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:29::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:29::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:29::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.01:06:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.01:06:30::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:06:30::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:06:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:06:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:06:30::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:06:30::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:06:30::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
LOG::2023-11-08.01:44:24::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-08.01:44:24::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-08.01:44:24::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-08.01:44:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-11-08.01:44:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-11-08.01:44:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.01:44:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-11-08.01:44:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-11-08.01:44:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-11-08.01:44:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.01:44:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-11-08.01:44:24::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.01:44:24::SCWSystem::Not a boot domain 
LOG::2023-11-08.01:44:24::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.01:44:24::SCWDomain::Generating domain artifcats
TRACE::2023-11-08.01:44:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-08.01:44:24::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.01:44:24::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.01:44:24::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.01:44:24::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.01:44:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-08.01:44:24::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:24::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:24::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:24::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:44:24::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:44:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:44:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:44:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:44:24::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:44:24::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_4
TRACE::2023-11-08.01:44:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.01:44:24::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.01:44:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-08.01:44:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-08.01:44:24::SCWDomain::Building the domain :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.01:44:24::SCWMssOS::doing bsp build ... 
TRACE::2023-11-08.01:44:24::SCWMssOS::System Command Ran  C: & cd  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp & make 
TRACE::2023-11-08.01:44:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-11-08.01:44:24::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.01:44:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:24::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:24::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.01:44:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:24::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:24::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:25::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.01:44:25::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.01:44:25::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-08.01:44:25::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2023-11-08.01:44:25::SCWMssOS::istribute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:25::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:25::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:25::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:25::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.01:44:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=a
TRACE::2023-11-08.01:44:25::SCWMssOS::arch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-l
TRACE::2023-11-08.01:44:25::SCWMssOS::oop-distribute-patterns"

TRACE::2023-11-08.01:44:26::SCWMssOS::"include"

TRACE::2023-11-08.01:44:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.01:44:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:27::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.01:44:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:27::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:27::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.01:44:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:27::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.01:44:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-08.01:44:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2023-11-08.01:44:29::SCWMssOS::bute-patterns"

TRACE::2023-11-08.01:44:29::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.01:44:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:29::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:29::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:30::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.01:44:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.01:44:30::SCWMssOS::te-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-08.01:44:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-08.01:44:30::SCWMssOS::ibute-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.01:44:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.01:44:30::SCWMssOS::te-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:30::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.01:44:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.01:44:30::SCWMssOS::e-patterns"

TRACE::2023-11-08.01:44:30::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.01:44:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.01:44:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.01:44:30::SCWMssOS::e-patterns"

TRACE::2023-11-08.01:44:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.01:44:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:31::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:31::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:31::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-11-08.01:44:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-11-08.01:44:45::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:45::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.01:44:45::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.01:44:45::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2023-11-08.01:44:45::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2023-11-08.01:44:45::SCWMssOS::istribute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=a
TRACE::2023-11-08.01:44:45::SCWMssOS::arch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-l
TRACE::2023-11-08.01:44:45::SCWMssOS::oop-distribute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip213_v1_0/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip213_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::"include"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2023-11-08.01:44:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2023-11-08.01:44:45::SCWMssOS::bute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.01:44:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.01:44:45::SCWMssOS::te-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2023-11-08.01:44:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2023-11-08.01:44:45::SCWMssOS::ibute-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.01:44:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.01:44:45::SCWMssOS::te-patterns"

TRACE::2023-11-08.01:44:45::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.01:44:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2023-11-08.01:44:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2023-11-08.01:44:45::SCWMssOS::ute-patterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.01:44:46::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.01:44:46::SCWMssOS::e-patterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.01:44:46::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.01:44:46::SCWMssOS::e-patterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/bram_v4_8/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:46::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2023-11-08.01:44:46::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-pa
TRACE::2023-11-08.01:44:46::SCWMssOS::tterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:46::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:46::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:46::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-11-08.01:44:46::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2023-11-08.01:44:46::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2023-11-08.01:44:46::SCWMssOS::stribute-patterns"

TRACE::2023-11-08.01:44:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src"

TRACE::2023-11-08.01:44:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2023-11-08.01:44:47::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2023-11-08.01:44:47::SCWMssOS::ribute-patterns"

TRACE::2023-11-08.01:44:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_13/src"

TRACE::2023-11-08.01:44:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:47::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:47::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:47::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src"

TRACE::2023-11-08.01:44:47::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:47::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:47::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_18/src"

TRACE::2023-11-08.01:44:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_18/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:48::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src"

TRACE::2023-11-08.01:44:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/freertos10_xilinx_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2023-11-08.01:44:48::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2023-11-08.01:44:48::SCWMssOS::-distribute-patterns"

TRACE::2023-11-08.01:44:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_11/src"

TRACE::2023-11-08.01:44:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:48::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_13/src"

TRACE::2023-11-08.01:44:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:48::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:48::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_17/src"

TRACE::2023-11-08.01:44:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2023-11-08.01:44:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2023-11-08.01:44:49::SCWMssOS::e-patterns"

TRACE::2023-11-08.01:44:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src"

TRACE::2023-11-08.01:44:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:49::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:49::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_12/src"

TRACE::2023-11-08.01:44:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:50::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:50::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v5_1/src"

TRACE::2023-11-08.01:44:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v5_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-08.01:44:50::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-08.01:44:50::SCWMssOS::patterns"

TRACE::2023-11-08.01:44:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src"

TRACE::2023-11-08.01:44:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2023-11-08.01:44:50::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2023-11-08.01:44:50::SCWMssOS::te-patterns"

TRACE::2023-11-08.01:44:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_17/src"

TRACE::2023-11-08.01:44:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2023-11-08.01:44:51::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2023-11-08.01:44:51::SCWMssOS::patterns"

TRACE::2023-11-08.01:44:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_12/src"

TRACE::2023-11-08.01:44:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2023-11-08.01:44:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2023-11-08.01:44:51::SCWMssOS::-patterns"

TRACE::2023-11-08.01:44:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2023-11-08.01:44:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-08.01:44:52::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-08.01:44:52::SCWMssOS::atterns"

TRACE::2023-11-08.01:44:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_16/src"

TRACE::2023-11-08.01:44:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_16/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2023-11-08.01:44:52::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2023-11-08.01:44:52::SCWMssOS::atterns"

TRACE::2023-11-08.01:44:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-11-08.01:44:55::SCWMssOS::make --no-print-directory archive

TRACE::2023-11-08.01:44:55::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2023-11-08.01:44:55::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.
TRACE::2023-11-08.01:44:55::SCWMssOS::o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getentropy.o psu_cort
TRACE::2023-11-08.01:44:55::SCWMssOS::exa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o
TRACE::2023-11-08.01:44:55::SCWMssOS:: psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_
TRACE::2023-11-08.01:44:55::SCWMssOS::0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o ps
TRACE::2023-11-08.01:44:55::SCWMssOS::u_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu
TRACE::2023-11-08.01:44:55::SCWMssOS::_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.
TRACE::2023-11-08.01:44:55::SCWMssOS::o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr
TRACE::2023-11-08.01:44:55::SCWMssOS::.o psu_cortexa53_0/lib/xbram_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xc
TRACE::2023-11-08.01:44:55::SCWMssOS::lockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.
TRACE::2023-11-08.01:44:55::SCWMssOS::o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/li
TRACE::2023-11-08.01:44:55::SCWMssOS::b/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortex
TRACE::2023-11-08.01:44:55::SCWMssOS::a53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xemacps_bdri
TRACE::2023-11-08.01:44:55::SCWMssOS::ng.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xemacps_hw.o psu_cortexa53_0/lib
TRACE::2023-11-08.01:44:55::SCWMssOS::/xemacps_intr.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53
TRACE::2023-11-08.01:44:55::SCWMssOS::_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit
TRACE::2023-11-08.01:44:55::SCWMssOS::.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_cloc
TRACE::2023-11-08.01:44:55::SCWMssOS::king.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_
TRACE::2023-11-08.01:44:55::SCWMssOS::printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53
TRACE::2023-11-08.01:44:55::SCWMssOS::_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o ps
TRACE::2023-11-08.01:44:55::SCWMssOS::u_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_bu
TRACE::2023-11-08.01:44:55::SCWMssOS::f.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/li
TRACE::2023-11-08.01:44:55::SCWMssOS::b/xpm_counter.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cort
TRACE::2023-11-08.01:44:55::SCWMssOS::exa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xrese
TRACE::2023-11-08.01:44:55::SCWMssOS::tps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/x
TRACE::2023-11-08.01:44:55::SCWMssOS::rtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_co
TRACE::2023-11-08.01:44:55::SCWMssOS::rtexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu
TRACE::2023-11-08.01:44:55::SCWMssOS::_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xs
TRACE::2023-11-08.01:44:55::SCWMssOS::ysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sin
TRACE::2023-11-08.01:44:55::SCWMssOS::it.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps_optio
TRACE::2023-11-08.01:44:55::SCWMssOS::ns.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib
TRACE::2023-11-08.01:44:55::SCWMssOS::/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps_options.o psu_cort
TRACE::2023-11-08.01:44:55::SCWMssOS::exa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_g.o 
TRACE::2023-11-08.01:44:55::SCWMssOS::psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_
TRACE::2023-11-08.01:44:55::SCWMssOS::g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2023-11-08.01:44:56::SCWMssOS::'Finished building libraries'

TRACE::2023-11-08.01:44:56::SCWMssOS::Copying to export directory.
TRACE::2023-11-08.01:44:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-08.01:44:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-08.01:44:57::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.01:44:57::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-08.01:44:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-08.01:44:57::SCWPlatform::Started preparing the platform 
TRACE::2023-11-08.01:44:57::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-08.01:44:57::SCWSystem::dir created 
TRACE::2023-11-08.01:44:57::SCWSystem::Writing the bif 
TRACE::2023-11-08.01:44:57::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-08.01:44:57::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-08.01:44:57::SCWPlatform::Completed generating the platform
TRACE::2023-11-08.01:44:57::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.01:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.01:44:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.01:44:57::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.01:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.01:44:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.01:44:57::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.01:44:57::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.01:44:57::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:44:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:44:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_4||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:44:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:44:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:44:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_4||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:44:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:44:57::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:44:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:44:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:44:57::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_4||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:44:57::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-08.01:44:57::SCWPlatform::updated the xpfm file.
TRACE::2023-11-08.01:44:59::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:59::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:59::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:59::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.01:44:59::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.01:44:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.01:44:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2023-11-08.01:44:59::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2023-11-08.01:44:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.01:44:59::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.01:44:59::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_4||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2023-11-08.01:44:59::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:26::SCWPlatform::Clearing the existing platform
TRACE::2023-11-08.02:41:26::SCWSystem::Clearing the existing sysconfig
TRACE::2023-11-08.02:41:26::SCWBDomain::clearing the fsbl build
TRACE::2023-11-08.02:41:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:26::SCWBDomain::clearing the pmufw build
TRACE::2023-11-08.02:41:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:26::SCWSystem::Clearing the domains completed.
TRACE::2023-11-08.02:41:26::SCWPlatform::Clearing the opened hw db.
TRACE::2023-11-08.02:41:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:26::SCWPlatform:: Platform location is C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:26::SCWPlatform::Removing the HwDB with name C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:27::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:27::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:27::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:27::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:27::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWReader::Active system found as  design_1_eth_test
TRACE::2023-11-08.02:41:37::SCWReader::Handling sysconfig design_1_eth_test
TRACE::2023-11-08.02:41:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_0
TRACE::2023-11-08.02:41:37::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:37::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS:: library already available in sw design:  xilpm:5.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:37::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.02:41:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:37::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:37::SCWReader::No isolation master present  
TRACE::2023-11-08.02:41:37::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.02:41:37::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:37::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:37::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2023-11-08.02:41:37::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:37::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_1
TRACE::2023-11-08.02:41:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:38::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS:: library already available in sw design:  xilfpga:6.4
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS:: library already available in sw design:  xilsecure:5.1
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS:: library already available in sw design:  xilskey:7.4
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.02:41:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWReader::No isolation master present  
TRACE::2023-11-08.02:41:38::SCWDomain::checking for install qemu data   : 
TRACE::2023-11-08.02:41:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2023-11-08.02:41:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2023-11-08.02:41:38::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2023.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.02:41:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:38::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:38::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-11-08.02:41:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWReader::No isolation master present  
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:38::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:38::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:38::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:38::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.02:41:38::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:39::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:39::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.02:41:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:39::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:39::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:39::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:39::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:39::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:39::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:40::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:40::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:40::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:40::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:40::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:40::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.02:41:40::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:41::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::In reload Mss file.
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.02:41:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.02:41:51::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS:: library already available in sw design:  lwip213:1.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.02:41:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.02:41:51::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.02:41:51::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.02:41:51::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.02:41:51::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.02:41:51::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:18::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:18::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:18::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:18::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:56:18::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:56:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:56:18::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:56:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:56:18::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:18::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:56:18::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:18::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:18::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:18::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.22:56:18::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.22:56:18::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:56:26::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:56:26::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:56:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:56:26::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:56:26::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:56:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:56:26::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:56:26::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:56:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:56:26::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:56:26::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-08.22:56:26::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:56:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:56:26::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:56:26::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:56:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:56:26::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:56:26::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:56:26::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
LOG::2023-11-08.22:57:52::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-08.22:57:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-08.22:57:52::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-08.22:57:52::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-11-08.22:57:52::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-11-08.22:57:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.22:57:52::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-11-08.22:57:52::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-11-08.22:57:52::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-11-08.22:57:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.22:57:52::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-11-08.22:57:52::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.22:57:52::SCWSystem::Not a boot domain 
LOG::2023-11-08.22:57:52::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.22:57:52::SCWDomain::Generating domain artifcats
TRACE::2023-11-08.22:57:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-08.22:57:52::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.22:57:52::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.22:57:52::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.22:57:52::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.22:57:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-08.22:57:52::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:52::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:52::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:52::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:57:52::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:57:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:57:52::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:57:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:57:52::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:57:52::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.22:57:52::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.22:57:52::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.22:57:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-08.22:57:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-08.22:57:52::SCWDomain::Skipping the build for domain :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.22:57:52::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-08.22:57:52::SCWMssOS::Copying to export directory.
TRACE::2023-11-08.22:57:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-08.22:57:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-08.22:57:53::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.22:57:53::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-08.22:57:53::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-08.22:57:53::SCWPlatform::Started preparing the platform 
TRACE::2023-11-08.22:57:53::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-08.22:57:53::SCWSystem::dir created 
TRACE::2023-11-08.22:57:53::SCWSystem::Writing the bif 
TRACE::2023-11-08.22:57:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-08.22:57:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-08.22:57:53::SCWPlatform::Completed generating the platform
TRACE::2023-11-08.22:57:53::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:57:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:57:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:57:53::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:57:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:57:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:57:53::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:57:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:57:53::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:57:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:57:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:57:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:57:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:57:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:57:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:57:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:57:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:57:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:57:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:57:53::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-08.22:57:53::SCWPlatform::updated the xpfm file.
TRACE::2023-11-08.22:57:55::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:55::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:55::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:55::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:57:55::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:57:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:57:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:57:55::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:57:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:57:55::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:57:55::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:57:55::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:35::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:35::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:35::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:35::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:35::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:35::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:35::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:35::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:35::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:41::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:41::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:41::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:41::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:41::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:41::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:41::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:41::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:41::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:41::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:41::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-11-08.22:58:41::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:41::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:41::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:41::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:41::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:41::SCWMssOS::Removing the swdes entry for  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
LOG::2023-11-08.22:58:53::SCWPlatform::Started generating the artifacts platform design_1_eth_test
TRACE::2023-11-08.22:58:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-11-08.22:58:53::SCWPlatform::Started generating the artifacts for system configuration design_1_eth_test
LOG::2023-11-08.22:58:53::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2023-11-08.22:58:53::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2023-11-08.22:58:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.22:58:53::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2023-11-08.22:58:53::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2023-11-08.22:58:53::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2023-11-08.22:58:53::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-11-08.22:58:53::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2023-11-08.22:58:53::SCWSystem::Checking the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.22:58:53::SCWSystem::Not a boot domain 
LOG::2023-11-08.22:58:53::SCWSystem::Started Processing the domain freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.22:58:53::SCWDomain::Generating domain artifcats
TRACE::2023-11-08.22:58:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-11-08.22:58:53::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.22:58:53::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/qemu/
TRACE::2023-11-08.22:58:53::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.22:58:53::SCWMssOS::Copying the qemu file from  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt To C:/verilog/target_board/project_1/workspace2/design_1_eth_test/export/design_1_eth_test/sw/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu/
TRACE::2023-11-08.22:58:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-11-08.22:58:53::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:53::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:53::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:53::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:53::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:53::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:53::SCWMssOS::No sw design opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::mss exists loading the mss file  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::Opened the sw design from mss  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::Adding the swdes entry C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss with des name system_3
TRACE::2023-11-08.22:58:53::SCWMssOS::updating the scw layer about changes
TRACE::2023-11-08.22:58:53::SCWMssOS::Opened the sw design.  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::Completed writing the mss file at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp
TRACE::2023-11-08.22:58:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-11-08.22:58:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-11-08.22:58:53::SCWDomain::Skipping the build for domain :  freertos10_xilinx_psu_cortexa53_0
TRACE::2023-11-08.22:58:53::SCWMssOS::skipping the bsp build ... 
TRACE::2023-11-08.22:58:53::SCWMssOS::Copying to export directory.
TRACE::2023-11-08.22:58:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-11-08.22:58:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-11-08.22:58:54::SCWSystem::Completed Processing the domain freertos10_xilinx_psu_cortexa53_0
LOG::2023-11-08.22:58:54::SCWSystem::Completed Processing the sysconfig design_1_eth_test
LOG::2023-11-08.22:58:54::SCWPlatform::Completed generating the artifacts for system configuration design_1_eth_test
TRACE::2023-11-08.22:58:54::SCWPlatform::Started preparing the platform 
TRACE::2023-11-08.22:58:54::SCWSystem::Writing the bif file for system config design_1_eth_test
TRACE::2023-11-08.22:58:54::SCWSystem::dir created 
TRACE::2023-11-08.22:58:54::SCWSystem::Writing the bif 
TRACE::2023-11-08.22:58:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-11-08.22:58:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-11-08.22:58:54::SCWPlatform::Completed generating the platform
TRACE::2023-11-08.22:58:54::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:54::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:54::SCWMssOS::Saving the mss changes C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-11-08.22:58:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-11-08.22:58:54::SCWMssOS::Commit changes completed.
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:54::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:54::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:54::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_eth_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_eth_test",
	"platHandOff":	"C:/verilog/target_board/project_1/bin/design_1_eth_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_eth_test.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_eth_test",
	"systems":	[{
			"systemName":	"design_1_eth_test",
			"systemDesc":	"design_1_eth_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_eth_test",
			"sysActiveDom":	"freertos10_xilinx_psu_cortexa53_0",
			"sysDefaultDom":	"freertos10_xilinx_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"39a9830539afc82e2149c6b2e6ebdc6f",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilsecure:5.1", "xilpm:5.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"eab59dcc8a0c0a070f6c13bcad0ad61c",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.4", "xilsecure:5.1", "xilskey:7.4"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDispName":	"freertos10_xilinx_psu_cortexa53_0",
					"domainDesc":	"freertos10_xilinx_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_eth_test/freertos10_xilinx_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.13",
					"mssFile":	"",
					"md5Digest":	"ee38429d97f9e17a8b1dac673498b1e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.0"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-11-08.22:58:54::SCWPlatform::updated the xpfm file.
TRACE::2023-11-08.22:58:56::SCWPlatform::Trying to open the hw design at C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:56::SCWPlatform::DSA given C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:56::SCWPlatform::DSA absoulate path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:56::SCWPlatform::DSA directory C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw
TRACE::2023-11-08.22:58:56::SCWPlatform:: Platform Path C:/verilog/target_board/project_1/workspace2/design_1_eth_test/hw/design_1_eth_test.xsa
TRACE::2023-11-08.22:58:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-11-08.22:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2023-11-08.22:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2023-11-08.22:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-11-08.22:58:56::SCWMssOS::Checking the sw design at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
TRACE::2023-11-08.22:58:56::SCWMssOS::DEBUG:  swdes dump  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_3||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_0||
C:/verilog/target_board/project_1/workspace2/design_1_eth_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_1||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/verilog/target_board/project_1/workspace2/design_1_loop/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss|system_7||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/verilog/target_board/project_1/workspace2/design_1_tx_test/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2023-11-08.22:58:56::SCWMssOS::Sw design exists and opened at  C:/verilog/target_board/project_1/workspace2/design_1_eth_test/psu_cortexa53_0/freertos10_xilinx_psu_cortexa53_0/bsp/system.mss
