Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 29 10:26:54 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_Module_timing_summary_routed.rpt -rpx Top_Module_timing_summary_routed.rpx
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.107        0.000                      0                   28        0.228        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.107        0.000                      0                   28        0.228        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.264ns (46.248%)  route 2.631ns (53.752%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  half_second_pulse/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.884    half_second_pulse/counter_reg[20]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.218 r  half_second_pulse/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.218    half_second_pulse/counter_reg[24]_i_1_n_6
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    half_second_pulse/CLK
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[25]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    half_second_pulse/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.153ns (45.001%)  route 2.631ns (54.999%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.884 r  half_second_pulse/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.884    half_second_pulse/counter_reg[20]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.107 r  half_second_pulse/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.107    half_second_pulse/counter_reg[24]_i_1_n_7
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    half_second_pulse/CLK
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    half_second_pulse/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.150ns (44.966%)  route 2.631ns (55.034%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.104 r  half_second_pulse/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.104    half_second_pulse/counter_reg[20]_i_1_n_6
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.129ns (44.723%)  route 2.631ns (55.276%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.083 r  half_second_pulse/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.083    half_second_pulse/counter_reg[20]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[23]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.055ns (43.851%)  route 2.631ns (56.149%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.009 r  half_second_pulse/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.009    half_second_pulse/counter_reg[20]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 2.039ns (43.658%)  route 2.631ns (56.342%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  half_second_pulse/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.770    half_second_pulse/counter_reg[16]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.993 r  half_second_pulse/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.993    half_second_pulse/counter_reg[20]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 2.036ns (43.776%)  route 2.615ns (56.224%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    half_second_pulse/CLK
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  half_second_pulse/counter_reg[25]/Q
                         net (fo=2, routed)           0.810     6.590    half_second_pulse/counter_reg[25]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.714 f  half_second_pulse/cs[1]_i_6/O
                         net (fo=1, routed)           0.941     7.655    half_second_pulse/cs[1]_i_6_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.779 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.643    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.767    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.975 r  half_second_pulse/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.975    half_second_pulse/counter_reg[16]_i_1_n_6
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 2.015ns (43.521%)  route 2.615ns (56.479%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    half_second_pulse/CLK
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  half_second_pulse/counter_reg[25]/Q
                         net (fo=2, routed)           0.810     6.590    half_second_pulse/counter_reg[25]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.714 f  half_second_pulse/cs[1]_i_6/O
                         net (fo=1, routed)           0.941     7.655    half_second_pulse/cs[1]_i_6_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.779 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.643    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.767    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.954 r  half_second_pulse/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.954    half_second_pulse/counter_reg[16]_i_1_n_4
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.941ns (42.604%)  route 2.615ns (57.396%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.721     5.324    half_second_pulse/CLK
    SLICE_X0Y87          FDCE                                         r  half_second_pulse/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  half_second_pulse/counter_reg[25]/Q
                         net (fo=2, routed)           0.810     6.590    half_second_pulse/counter_reg[25]
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     6.714 f  half_second_pulse/cs[1]_i_6/O
                         net (fo=1, routed)           0.941     7.655    half_second_pulse/cs[1]_i_6_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I3_O)        0.124     7.779 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.643    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.767    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.299 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.299    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.413    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.527    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.641 r  half_second_pulse/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.641    half_second_pulse/counter_reg[12]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.880 r  half_second_pulse/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.880    half_second_pulse/counter_reg[16]_i_1_n_5
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    half_second_pulse/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.922ns (42.211%)  route 2.631ns (57.789%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.720     5.323    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.953     6.732    half_second_pulse/counter_reg[19]
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.856 f  half_second_pulse/cs[1]_i_3/O
                         net (fo=1, routed)           0.815     7.671    half_second_pulse/cs[1]_i_3_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     7.795 f  half_second_pulse/cs[1]_i_2/O
                         net (fo=29, routed)          0.863     8.658    half_second_pulse/tick
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.124     8.782 r  half_second_pulse/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.782    half_second_pulse/counter[0]_i_6_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.314 r  half_second_pulse/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.314    half_second_pulse/counter_reg[0]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.428 r  half_second_pulse/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    half_second_pulse/counter_reg[4]_i_1_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  half_second_pulse/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    half_second_pulse/counter_reg[8]_i_1_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.876 r  half_second_pulse/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.876    half_second_pulse/counter_reg[12]_i_1_n_6
    SLICE_X0Y84          FDCE                                         r  half_second_pulse/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.599    15.022    half_second_pulse/CLK
    SLICE_X0Y84          FDCE                                         r  half_second_pulse/counter_reg[13]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y84          FDCE (Setup_fdce_C_D)        0.062    15.323    half_second_pulse/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 RGB_controller/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_controller/cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    RGB_controller/CLK
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  RGB_controller/cs_reg[1]/Q
                         net (fo=5, routed)           0.134     1.795    RGB_controller/cs[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  RGB_controller/cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    RGB_controller/cs[0]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    RGB_controller/CLK
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.092     1.611    RGB_controller/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RGB_controller/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_controller/cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    RGB_controller/CLK
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  RGB_controller/cs_reg[1]/Q
                         net (fo=5, routed)           0.135     1.796    RGB_controller/cs[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  RGB_controller/cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    RGB_controller/cs[1]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    RGB_controller/CLK
    SLICE_X1Y85          FDCE                                         r  RGB_controller/cs_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.091     1.610    RGB_controller/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    half_second_pulse/CLK
    SLICE_X0Y84          FDCE                                         r  half_second_pulse/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  half_second_pulse/counter_reg[15]/Q
                         net (fo=2, routed)           0.172     1.832    half_second_pulse/counter_reg[15]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  half_second_pulse/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.877    half_second_pulse/counter[12]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.940 r  half_second_pulse/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    half_second_pulse/counter_reg[12]_i_1_n_4
    SLICE_X0Y84          FDCE                                         r  half_second_pulse/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    half_second_pulse/CLK
    SLICE_X0Y84          FDCE                                         r  half_second_pulse/counter_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.105     1.624    half_second_pulse/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  half_second_pulse/counter_reg[23]/Q
                         net (fo=2, routed)           0.172     1.832    half_second_pulse/counter_reg[23]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  half_second_pulse/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.877    half_second_pulse/counter[20]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.940 r  half_second_pulse/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    half_second_pulse/counter_reg[20]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    half_second_pulse/CLK
    SLICE_X0Y86          FDCE                                         r  half_second_pulse/counter_reg[23]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    half_second_pulse/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    half_second_pulse/CLK
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  half_second_pulse/counter_reg[7]/Q
                         net (fo=2, routed)           0.173     1.831    half_second_pulse/counter_reg[7]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  half_second_pulse/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.876    half_second_pulse/counter[4]_i_2_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  half_second_pulse/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    half_second_pulse/counter_reg[4]_i_1_n_4
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    half_second_pulse/CLK
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    half_second_pulse/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    half_second_pulse/CLK
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  half_second_pulse/counter_reg[11]/Q
                         net (fo=2, routed)           0.173     1.832    half_second_pulse/counter_reg[11]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  half_second_pulse/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.877    half_second_pulse/counter[8]_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.940 r  half_second_pulse/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    half_second_pulse/counter_reg[8]_i_1_n_4
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    half_second_pulse/CLK
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    half_second_pulse/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    half_second_pulse/CLK
    SLICE_X0Y81          FDCE                                         r  half_second_pulse/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  half_second_pulse/counter_reg[3]/Q
                         net (fo=2, routed)           0.173     1.830    half_second_pulse/counter_reg[3]
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  half_second_pulse/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    half_second_pulse/counter[0]_i_3_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.938 r  half_second_pulse/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    half_second_pulse/counter_reg[0]_i_1_n_4
    SLICE_X0Y81          FDCE                                         r  half_second_pulse/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    half_second_pulse/CLK
    SLICE_X0Y81          FDCE                                         r  half_second_pulse/counter_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDCE (Hold_fdce_C_D)         0.105     1.621    half_second_pulse/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  half_second_pulse/counter_reg[19]/Q
                         net (fo=2, routed)           0.173     1.833    half_second_pulse/counter_reg[19]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  half_second_pulse/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.878    half_second_pulse/counter[16]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  half_second_pulse/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    half_second_pulse/counter_reg[16]_i_1_n_4
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    half_second_pulse/CLK
    SLICE_X0Y85          FDCE                                         r  half_second_pulse/counter_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDCE (Hold_fdce_C_D)         0.105     1.624    half_second_pulse/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    half_second_pulse/CLK
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  half_second_pulse/counter_reg[4]/Q
                         net (fo=2, routed)           0.184     1.842    half_second_pulse/counter_reg[4]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.887 r  half_second_pulse/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.887    half_second_pulse/counter[4]_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  half_second_pulse/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    half_second_pulse/counter_reg[4]_i_1_n_7
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    half_second_pulse/CLK
    SLICE_X0Y82          FDCE                                         r  half_second_pulse/counter_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.105     1.622    half_second_pulse/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 half_second_pulse/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            half_second_pulse/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    half_second_pulse/CLK
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  half_second_pulse/counter_reg[8]/Q
                         net (fo=2, routed)           0.184     1.843    half_second_pulse/counter_reg[8]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  half_second_pulse/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.888    half_second_pulse/counter[8]_i_5_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.958 r  half_second_pulse/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    half_second_pulse/counter_reg[8]_i_1_n_7
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    half_second_pulse/CLK
    SLICE_X0Y83          FDCE                                         r  half_second_pulse/counter_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDCE (Hold_fdce_C_D)         0.105     1.623    half_second_pulse/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     RGB_controller/cs_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     RGB_controller/cs_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     half_second_pulse/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     half_second_pulse/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     half_second_pulse/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     half_second_pulse/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     half_second_pulse/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     half_second_pulse/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     half_second_pulse/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     half_second_pulse/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     half_second_pulse/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     half_second_pulse/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     half_second_pulse/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     half_second_pulse/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     half_second_pulse/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     half_second_pulse/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     half_second_pulse/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     half_second_pulse/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     half_second_pulse/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     half_second_pulse/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     RGB_controller/cs_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y85     RGB_controller/cs_reg[0]/C



