

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 16:08:11 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     6.022|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  313|  425|  313|  425|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |  312|  424|  39 ~ 53 |          -|          -|      8|    no    |
        | + Loop 1.1  |    0|   14|         2|          -|          -| 0 ~ 7 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     430|    278|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    254|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     494|    610|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U1  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      0|  430|  278|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_fu_208_p2   |     *    |      3|  0|  20|          32|          32|
    |add_ln1371_fu_163_p2  |     +    |      0|  0|  15|           8|           8|
    |i_fu_135_p2           |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_184_p2         |     +    |      0|  0|  11|           3|           1|
    |icmp_ln887_fu_178_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln9_fu_129_p2    |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0|  78|          55|          51|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |L_int_V_address0    |   15|          3|    6|         18|
    |ap_NS_fsm           |  185|         42|    1|         42|
    |op2_assign_reg_106  |    9|          2|    4|          8|
    |p_092_0_reg_118     |    9|          2|    3|          6|
    |x_int_V_address0    |   15|          3|    3|          9|
    |x_int_V_d0          |   21|          4|   32|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  254|         56|   49|        211|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |L_int_V_addr_1_reg_240  |   6|   0|    6|          0|
    |ap_CS_fsm               |  41|   0|   41|          0|
    |i_reg_225               |   4|   0|    4|          0|
    |j_V_reg_248             |   3|   0|    3|          0|
    |op2_assign_reg_106      |   4|   0|    4|          0|
    |p_092_0_reg_118         |   3|   0|    3|          0|
    |x_int_V_addr_reg_235    |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  64|   0|   64|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|L_int_V_address0       | out |    6|  ap_memory |    L_int_V   |     array    |
|L_int_V_ce0            | out |    1|  ap_memory |    L_int_V   |     array    |
|L_int_V_q0             |  in |   32|  ap_memory |    L_int_V   |     array    |
|x_int_V_address0       | out |    3|  ap_memory |    x_int_V   |     array    |
|x_int_V_ce0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_we0            | out |    1|  ap_memory |    x_int_V   |     array    |
|x_int_V_d0             | out |   32|  ap_memory |    x_int_V   |     array    |
|x_int_V_q0             |  in |   32|  ap_memory |    x_int_V   |     array    |
|b_int_V_address0       | out |    3|  ap_memory |    b_int_V   |     array    |
|b_int_V_ce0            | out |    1|  ap_memory |    b_int_V   |     array    |
|b_int_V_q0             |  in |   32|  ap_memory |    b_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

