{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531557704112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531557704112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 11:41:42 2018 " "Processing started: Sat Jul 14 11:41:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531557704112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531557704112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531557704112 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531557704674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tdc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_tb " "Found entity 1: tdc_tb" {  } { { "tdc_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tdc " "Found entity 1: tdc" {  } { { "tdc.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tail_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tail_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tail_counter " "Found entity 1: tail_counter" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clkdiv " "Found entity 1: pll_clkdiv" {  } { { "pll_clkdiv.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlt_x400.sv 1 1 " "Found 1 design units, including 1 entities, in source file mlt_x400.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mlt_x400 " "Found entity 1: mlt_x400" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file integer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integer_counter " "Found entity 1: integer_counter" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_sync " "Found entity 1: int_sync" {  } { { "int_sync.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file head_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 head_counter " "Found entity 1: head_counter" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frc_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file frc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frc_counter " "Found entity 1: frc_counter" {  } { { "frc_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FRACTIONAL_Counter2.v(59) " "Verilog HDL information at FRACTIONAL_Counter2.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "FRACTIONAL_Counter2.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fractional_counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file fractional_counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRACTIONAL_Counter2 " "Found entity 1: FRACTIONAL_Counter2" {  } { { "FRACTIONAL_Counter2.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frac_tb.sv(52) " "Verilog HDL information at frac_tb.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "frac_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frac_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frac_tb " "Found entity 1: frac_tb" {  } { { "frac_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file frac_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frac_sync " "Found entity 1: frac_sync" {  } { { "frac_sync.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_sv " "Found entity 1: dm_sv" {  } { { "dm_sv.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_min.sv 1 1 " "Found 1 design units, including 1 entities, in source file dm_min.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm_min " "Found entity 1: dm_min" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digmod.sv 1 1 " "Found 1 design units, including 1 entities, in source file digmod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digmod " "Found entity 1: digmod" {  } { { "digmod.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/digmod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(166) " "Verilog HDL information at DE0_TDC.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(188) " "Verilog HDL information at DE0_TDC.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(211) " "Verilog HDL information at DE0_TDC.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(235) " "Verilog HDL information at DE0_TDC.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(256) " "Verilog HDL information at DE0_TDC.v(256): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 256 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_TDC.v(285) " "Verilog HDL information at DE0_TDC.v(285): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SIGNAL signal DE0_TDC.v(63) " "Verilog HDL Declaration information at DE0_TDC.v(63): object \"SIGNAL\" differs only in case from object \"signal\" in the same scope" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531557704796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MOD mod DE0_TDC.v(64) " "Verilog HDL Declaration information at DE0_TDC.v(64): object \"MOD\" differs only in case from object \"mod\" in the same scope" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531557704796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_tdc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_tdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TDC " "Found entity 1: DE0_TDC" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_block " "Found entity 1: clock_block" {  } { { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_x50.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_x50.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_x50 " "Found entity 1: mult_x50" {  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tdc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_pll " "Found entity 1: tdc_pll" {  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.sv 1 1 " "Found 1 design units, including 1 entities, in source file diff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file diff_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_sub " "Found entity 1: diff_sub" {  } { { "diff_sub.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file phase_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_controller " "Found entity 1: phase_controller" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ph_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ph_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ph_tb " "Found entity 1: ph_tb" {  } { { "ph_tb.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/byass_data.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/byass_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 byass_data " "Found entity 1: byass_data" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singen.v 1 1 " "Found 1 design units, including 1 entities, in source file singen.v" { { "Info" "ISGN_ENTITY_NAME" "1 singen " "Found entity 1: singen" {  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_addr " "Found entity 1: sin_addr" {  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_spi " "Found entity 1: pll_spi" {  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_data_transm.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_data_transm.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_data_transm " "Found entity 1: spi_data_transm" {  } { { "spi_data_transm.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulation.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulation " "Found entity 1: accumulation" {  } { { "accumulation.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/accumulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.v(26) " "Verilog HDL information at UART.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531557704827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/output_files/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/output_files/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704830 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704830 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704830 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file led/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "led/SEG7_LUT.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/led/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557704833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557704833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mod_posedge time_counter.sv(16) " "Verilog HDL Implicit Net warning at time_counter.sv(16): created implicit net for \"mod_posedge\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557704833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signal_xor time_counter.sv(16) " "Verilog HDL Implicit Net warning at time_counter.sv(16): created implicit net for \"signal_xor\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557704833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mod_negedge time_counter.sv(17) " "Verilog HDL Implicit Net warning at time_counter.sv(17): created implicit net for \"mod_negedge\"" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557704833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_rst DE0_TDC.v(162) " "Verilog HDL Implicit Net warning at DE0_TDC.v(162): created implicit net for \"pll_rst\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557704834 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_TDC.v(434) " "Verilog HDL Instantiation warning at DE0_TDC.v(434): instance has no name" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 434 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1531557704843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TDC " "Elaborating entity \"DE0_TDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531557704933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_rst DE0_TDC.v(162) " "Verilog HDL or VHDL warning at DE0_TDC.v(162): object \"pll_rst\" assigned a value but never read" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557704935 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_biass DE0_TDC.v(283) " "Verilog HDL or VHDL warning at DE0_TDC.v(283): object \"result_biass\" assigned a value but never read" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557704935 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff_out_temp0 DE0_TDC.v(418) " "Verilog HDL or VHDL warning at DE0_TDC.v(418): object \"diff_out_temp0\" assigned a value but never read" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557704936 "|DE0_TDC"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Tdx_temp DE0_TDC.v(458) " "Verilog HDL warning at DE0_TDC.v(458): object Tdx_temp used but never assigned" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 458 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1531557704936 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(181) " "Verilog HDL assignment warning at DE0_TDC.v(181): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704937 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(203) " "Verilog HDL assignment warning at DE0_TDC.v(203): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704937 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(226) " "Verilog HDL assignment warning at DE0_TDC.v(226): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704938 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(250) " "Verilog HDL assignment warning at DE0_TDC.v(250): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704939 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE0_TDC.v(271) " "Verilog HDL assignment warning at DE0_TDC.v(271): truncated value with size 32 to match size of target (16)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704939 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE0_TDC.v(297) " "Verilog HDL assignment warning at DE0_TDC.v(297): truncated value with size 32 to match size of target (5)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704940 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE0_TDC.v(310) " "Verilog HDL assignment warning at DE0_TDC.v(310): truncated value with size 32 to match size of target (5)" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704940 "|DE0_TDC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Tdx_temp 0 DE0_TDC.v(458) " "Net \"Tdx_temp\" at DE0_TDC.v(458) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1531557704957 "|DE0_TDC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DE0_TDC.v(58) " "Output port \"LED\" at DE0_TDC.v(58) has no driver" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531557704957 "|DE0_TDC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_controller phase_controller:ph_ctl " "Elaborating entity \"phase_controller\" for hierarchy \"phase_controller:ph_ctl\"" {  } { { "DE0_TDC.v" "ph_ctl" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557704988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(41) " "Verilog HDL assignment warning at phase_controller.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(54) " "Verilog HDL assignment warning at phase_controller.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(55) " "Verilog HDL assignment warning at phase_controller.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(56) " "Verilog HDL assignment warning at phase_controller.sv(56): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(57) " "Verilog HDL assignment warning at phase_controller.sv(57): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(70) " "Verilog HDL assignment warning at phase_controller.sv(70): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(71) " "Verilog HDL assignment warning at phase_controller.sv(71): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(72) " "Verilog HDL assignment warning at phase_controller.sv(72): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(73) " "Verilog HDL assignment warning at phase_controller.sv(73): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(84) " "Verilog HDL assignment warning at phase_controller.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704990 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase_controller.sv(86) " "Verilog HDL assignment warning at phase_controller.sv(86): truncated value with size 32 to match size of target (16)" {  } { { "phase_controller.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557704991 "|DE0_TDC|phase_controller:ph_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_block clock_block:cb_inst " "Elaborating entity \"clock_block\" for hierarchy \"clock_block:cb_inst\"" {  } { { "DE0_TDC.v" "cb_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557704992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_pll clock_block:cb_inst\|tdc_pll:pll_inst " "Elaborating entity \"tdc_pll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\"" {  } { { "clock_block.sv" "pll_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557704994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tdc_pll.v" "altpll_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\"" {  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557705035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 208 " "Parameter \"clk1_phase_shift\" = \"208\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 417 " "Parameter \"clk2_phase_shift\" = \"417\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 625 " "Parameter \"clk3_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 833 " "Parameter \"clk4_phase_shift\" = \"833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tdc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tdc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705036 ""}  } { { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531557705036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tdc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tdc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_pll_altpll " "Found entity 1: tdc_pll_altpll" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_pll_altpll clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated " "Elaborating entity \"tdc_pll_altpll\" for hierarchy \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_spi clock_block:cb_inst\|pll_spi:pll_inst2 " "Elaborating entity \"pll_spi\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\"" {  } { { "clock_block.sv" "pll_inst2" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_spi.v" "altpll_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component " "Instantiated megafunction \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 1042 " "Parameter \"clk0_phase_shift\" = \"1042\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1250 " "Parameter \"clk1_phase_shift\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1458 " "Parameter \"clk2_phase_shift\" = \"1458\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 10 " "Parameter \"clk4_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 100000 " "Parameter \"clk4_phase_shift\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_spi " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_spi\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705146 ""}  } { { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531557705146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_spi_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_spi_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_spi_altpll " "Found entity 1: pll_spi_altpll" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_spi_altpll clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated " "Elaborating entity \"pll_spi_altpll\" for hierarchy \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_min dm_min:dm_inst " "Elaborating entity \"dm_min\" for hierarchy \"dm_min:dm_inst\"" {  } { { "DE0_TDC.v" "dm_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod_q dm_min.sv(11) " "Verilog HDL or VHDL warning at dm_min.sv(11): object \"mod_q\" assigned a value but never read" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705234 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cc_d dm_min.sv(11) " "Verilog HDL or VHDL warning at dm_min.sv(11): object \"cc_d\" assigned a value but never read" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705234 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(34) " "Verilog HDL assignment warning at dm_min.sv(34): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705234 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(39) " "Verilog HDL assignment warning at dm_min.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705234 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(91) " "Verilog HDL assignment warning at dm_min.sv(91): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705234 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(92) " "Verilog HDL assignment warning at dm_min.sv(92): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(93) " "Verilog HDL assignment warning at dm_min.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(98) " "Verilog HDL assignment warning at dm_min.sv(98): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(99) " "Verilog HDL assignment warning at dm_min.sv(99): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(100) " "Verilog HDL assignment warning at dm_min.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(105) " "Verilog HDL assignment warning at dm_min.sv(105): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(106) " "Verilog HDL assignment warning at dm_min.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(109) " "Verilog HDL assignment warning at dm_min.sv(109): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(114) " "Verilog HDL assignment warning at dm_min.sv(114): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(115) " "Verilog HDL assignment warning at dm_min.sv(115): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(118) " "Verilog HDL assignment warning at dm_min.sv(118): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(123) " "Verilog HDL assignment warning at dm_min.sv(123): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705235 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dm_min.sv(124) " "Verilog HDL assignment warning at dm_min.sv(124): truncated value with size 32 to match size of target (7)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705236 "|DE0_TDC|dm_min:dm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dm_min.sv(125) " "Verilog HDL assignment warning at dm_min.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "dm_min.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705236 "|DE0_TDC|dm_min:dm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc tdc:tdc_inst_0 " "Elaborating entity \"tdc\" for hierarchy \"tdc:tdc_inst_0\"" {  } { { "DE0_TDC.v" "tdc_inst_0" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst " "Elaborating entity \"time_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\"" {  } { { "tdc.sv" "gen\[0\].tc_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_q time_counter.sv(7) " "Verilog HDL or VHDL warning at time_counter.sv(7): object \"signal_q\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod_pos time_counter.sv(9) " "Verilog HDL or VHDL warning at time_counter.sv(9): object \"lr_mod_pos\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod_neg time_counter.sv(9) " "Verilog HDL or VHDL warning at time_counter.sv(9): object \"lr_mod_neg\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_time time_counter.sv(13) " "Verilog HDL or VHDL warning at time_counter.sv(13): object \"out_time\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_mod time_counter.sv(14) " "Verilog HDL or VHDL warning at time_counter.sv(14): object \"lr_mod\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lr_signal time_counter.sv(14) " "Verilog HDL or VHDL warning at time_counter.sv(14): object \"lr_signal\" assigned a value but never read" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 time_counter.sv(101) " "Verilog HDL assignment warning at time_counter.sv(101): truncated value with size 32 to match size of target (11)" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705240 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 time_counter.sv(109) " "Verilog HDL assignment warning at time_counter.sv(109): truncated value with size 32 to match size of target (11)" {  } { { "time_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705241 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "head_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|head_counter:head_ctr_pos " "Elaborating entity \"head_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|head_counter:head_ctr_pos\"" {  } { { "time_counter.sv" "head_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 head_counter.sv(8) " "Verilog HDL assignment warning at head_counter.sv(8): truncated value with size 32 to match size of target (6)" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705242 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 head_counter.sv(62) " "Verilog HDL assignment warning at head_counter.sv(62): truncated value with size 32 to match size of target (6)" {  } { { "head_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705242 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tail_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|tail_counter:tail_ctr_pos " "Elaborating entity \"tail_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|tail_counter:tail_ctr_pos\"" {  } { { "time_counter.sv" "tail_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tail_counter.sv(27) " "Verilog HDL assignment warning at tail_counter.sv(27): truncated value with size 32 to match size of target (6)" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705245 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tail_counter.sv(33) " "Verilog HDL assignment warning at tail_counter.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "tail_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705245 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integer_counter tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|integer_counter:int_ctr_pos " "Elaborating entity \"integer_counter\" for hierarchy \"tdc:tdc_inst_0\|time_counter:gen\[0\].tc_inst\|integer_counter:int_ctr_pos\"" {  } { { "time_counter.sv" "int_ctr_pos" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(38) " "Verilog HDL assignment warning at integer_counter.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705247 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(44) " "Verilog HDL assignment warning at integer_counter.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705247 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 integer_counter.sv(49) " "Verilog HDL assignment warning at integer_counter.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "integer_counter.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705247 "|DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_sync tdc:tdc_inst_0\|frac_sync:fr_sync " "Elaborating entity \"frac_sync\" for hierarchy \"tdc:tdc_inst_0\|frac_sync:fr_sync\"" {  } { { "tdc.sv" "fr_sync" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_sync tdc:tdc_inst_0\|int_sync:i_sync " "Elaborating entity \"int_sync\" for hierarchy \"tdc:tdc_inst_0\|int_sync:i_sync\"" {  } { { "tdc.sv" "i_sync" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlt_x400 tdc:tdc_inst_0\|mlt_x400:mlt_inst " "Elaborating entity \"mlt_x400\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\"" {  } { { "tdc.sv" "mlt_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mlt_x400.sv(54) " "Verilog HDL assignment warning at mlt_x400.sv(54): truncated value with size 32 to match size of target (7)" {  } { { "mlt_x400.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705255 "|DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_x50 tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst " "Elaborating entity \"mult_x50\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\"" {  } { { "mlt_x400.sv" "gen_mult\[0\].mlt_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_x50.v" "lpm_mult_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 6 " "Parameter \"lpm_widthb\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705283 ""}  } { { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531557705283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_60j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_60j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_60j " "Found entity 1: add_sub_60j" {  } { { "db/add_sub_60j.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_60j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_60j tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_60j:auto_generated " "Elaborating entity \"add_sub_60j\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_60j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_efh tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_efh:auto_generated " "Elaborating entity \"add_sub_efh\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_efh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"tdc:tdc_inst_0\|mlt_x400:mlt_inst\|mult_x50:gen_mult\[0\].mlt_inst\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mult_x50.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v" 63 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff diff:diff_inst " "Elaborating entity \"diff\" for hierarchy \"diff:diff_inst\"" {  } { { "DE0_TDC.v" "diff_inst" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 diff.sv(50) " "Verilog HDL assignment warning at diff.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "diff.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705551 "|DE0_TDC|diff:diff_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byass_data byass_data:byass_data1 " "Elaborating entity \"byass_data\" for hierarchy \"byass_data:byass_data1\"" {  } { { "DE0_TDC.v" "byass_data1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_plus_flag byass_data.v(8) " "Verilog HDL or VHDL warning at byass_data.v(8): object \"count_plus_flag\" assigned a value but never read" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705553 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_min_flag byass_data.v(8) " "Verilog HDL or VHDL warning at byass_data.v(8): object \"count_min_flag\" assigned a value but never read" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705553 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 byass_data.v(56) " "Verilog HDL assignment warning at byass_data.v(56): truncated value with size 32 to match size of target (4)" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705553 "|DE0_TDC|byass_data:byass_data1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 byass_data.v(68) " "Verilog HDL assignment warning at byass_data.v(68): truncated value with size 32 to match size of target (4)" {  } { { "output_files/byass_data.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705553 "|DE0_TDC|byass_data:byass_data1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_addr sin_addr:sin_addr1 " "Elaborating entity \"sin_addr\" for hierarchy \"sin_addr:sin_addr1\"" {  } { { "DE0_TDC.v" "sin_addr1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "sin_addr.v" "LPM_COUNTER_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 500 " "Parameter \"lpm_modulus\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705582 ""}  } { { "sin_addr.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531557705582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_95j sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated " "Elaborating entity \"cntr_95j\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mfc " "Found entity 1: cmpr_mfc" {  } { { "db/cmpr_mfc.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_mfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mfc sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\|cmpr_mfc:cmpr1 " "Elaborating entity \"cmpr_mfc\" for hierarchy \"sin_addr:sin_addr1\|lpm_counter:LPM_COUNTER_component\|cntr_95j:auto_generated\|cmpr_mfc:cmpr1\"" {  } { { "db/cntr_95j.tdf" "cmpr1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singen singen:singen1 " "Elaborating entity \"singen\" for hierarchy \"singen:singen1\"" {  } { { "DE0_TDC.v" "singen1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram singen:singen1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"singen:singen1\|altsyncram:altsyncram_component\"" {  } { { "singen.v" "altsyncram_component" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "singen:singen1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"singen:singen1\|altsyncram:altsyncram_component\"" {  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557705770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "singen:singen1\|altsyncram:altsyncram_component " "Instantiated megafunction \"singen:singen1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin8bit.mif " "Parameter \"init_file\" = \"sin8bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705771 ""}  } { { "singen.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531557705771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v91 " "Found entity 1: altsyncram_9v91" {  } { { "db/altsyncram_9v91.tdf" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_9v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531557705854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531557705854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9v91 singen:singen1\|altsyncram:altsyncram_component\|altsyncram_9v91:auto_generated " "Elaborating entity \"altsyncram_9v91\" for hierarchy \"singen:singen1\|altsyncram:altsyncram_component\|altsyncram_9v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_data_transm spi_data_transm:spi_data_transm " "Elaborating entity \"spi_data_transm\" for hierarchy \"spi_data_transm:spi_data_transm\"" {  } { { "DE0_TDC.v" "spi_data_transm" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_write_negedge spi_data_transm.v(57) " "Verilog HDL or VHDL warning at spi_data_transm.v(57): object \"spi_write_negedge\" assigned a value but never read" {  } { { "spi_data_transm.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705861 "|DE0_TDC|spi_data_transm:spi_data_transm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulation accumulation:comb_1017 " "Elaborating entity \"accumulation\" for hierarchy \"accumulation:comb_1017\"" {  } { { "DE0_TDC.v" "comb_1017" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 accumulation.v(20) " "Verilog HDL assignment warning at accumulation.v(20): truncated value with size 32 to match size of target (10)" {  } { { "accumulation.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/accumulation.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705863 "|DE0_TDC|accumulation:comb_941"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_test " "Elaborating entity \"UART\" for hierarchy \"UART:uart_test\"" {  } { { "DE0_TDC.v" "uart_test" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_temp_case1 UART.v(18) " "Verilog HDL or VHDL warning at UART.v(18): object \"data_temp_case1\" assigned a value but never read" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705866 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_temp_case2 UART.v(19) " "Verilog HDL or VHDL warning at UART.v(19): object \"data_temp_case2\" assigned a value but never read" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1531557705866 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(51) " "Verilog HDL assignment warning at UART.v(51): truncated value with size 32 to match size of target (4)" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705867 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (4)" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705867 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(80) " "Verilog HDL assignment warning at UART.v(80): truncated value with size 32 to match size of target (4)" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705867 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(91) " "Verilog HDL assignment warning at UART.v(91): truncated value with size 32 to match size of target (4)" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705867 "|DE0_TDC|UART:uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(102) " "Verilog HDL assignment warning at UART.v(102): truncated value with size 32 to match size of target (4)" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531557705867 "|DE0_TDC|UART:uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter UART:uart_test\|async_transmitter:async_transmitter_1 " "Elaborating entity \"async_transmitter\" for hierarchy \"UART:uart_test\|async_transmitter:async_transmitter_1\"" {  } { { "output_files/output_files/UART.v" "async_transmitter_1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen UART:uart_test\|async_transmitter:async_transmitter_1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"UART:uart_test\|async_transmitter:async_transmitter_1\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:test_led1 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:test_led1\"" {  } { { "DE0_TDC.v" "test_led1" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531557705871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531557707136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TxD VCC " "Pin \"TxD\" is stuck at VCC" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531557707453 "|DE0_TDC|TxD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531557707453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531557707628 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1531557708319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.map.smsg " "Generated suppressed messages file C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531557708419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531557708643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708643 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1531557708723 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1531557708724 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "tdc_pll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 8 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1531557708725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531557708841 "|DE0_TDC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1531557708841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1099 " "Implemented 1099 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531557708843 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531557708843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1004 " "Implemented 1004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531557708843 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531557708843 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1531557708843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531557708843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531557708886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 11:41:48 2018 " "Processing ended: Sat Jul 14 11:41:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531557708886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531557708886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531557708886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531557708886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531557711980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531557711981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 11:41:50 2018 " "Processing started: Sat Jul 14 11:41:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531557711981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531557711981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531557711981 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531557712051 ""}
{ "Info" "0" "" "Project  = de0_tdc" {  } {  } 0 0 "Project  = de0_tdc" 0 0 "Fitter" 0 0 1531557712052 ""}
{ "Info" "0" "" "Revision = de0_tdc" {  } {  } 0 0 "Revision = de0_tdc" 0 0 "Fitter" 0 0 1531557712052 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1531557712385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_tdc EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"de0_tdc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531557712401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531557712450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531557712450 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock3 " "Compensate clock of PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 741 9662 10382 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1531557712516 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 744 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531557712522 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] 1 10 180 100000 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 180 degrees (100000 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 745 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531557712522 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 741 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1531557712522 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1531557712522 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1531557712522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531557712568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531557712579 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531557712822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531557712822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1531557712822 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531557712822 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2344 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531557712826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2346 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531557712826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2348 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531557712826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2350 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531557712826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 2352 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1531557712826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531557712826 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531557712829 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531557712832 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 85 " "No exact pin location assignment(s) for 9 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 58 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRIG " "Pin TRIG not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { TRIG } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TRIG" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 66 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRIG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1531557713789 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1531557713789 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 " "The parameters of the PLL clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 and the PLL clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Compensate Clock clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Compensate Clock\" do not match for the PLL atoms clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 and PLL clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clock3 " "The value of the parameter \"Compensate Clock\" for the PLL atom clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 is clock3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1531557713836 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Compensate Clock clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 clock0 " "The value of the parameter \"Compensate Clock\" for the PLL atom clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 is clock0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1531557713836 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1531557713836 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 762 9662 10382 0} { 0 { 0 ""} 0 741 9662 10382 0}  }  } } { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1531557713836 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } } { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1531557713852 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_tdc.sdc " "Reading SDC File: 'de0_tdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531557714199 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714206 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714206 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714206 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1531557714206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1531557714207 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40k " "Node: clk_40k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531557714210 "|DE0_TDC|clk_40k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20m " "Node: clk_20m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531557714210 "|DE0_TDC|clk_20m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20k " "Node: clk_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531557714210 "|DE0_TDC|clk_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1531557714210 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531557714216 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531557714217 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1531557714218 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531557714218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714287 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 741 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714287 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 741 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714287 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 762 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_20m  " "Automatically promoted node clk_20m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_20m~0 " "Destination node clk_20m~0" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1656 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531557714287 ""}  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 124 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_40k  " "Automatically promoted node clk_40k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_40k~0 " "Destination node clk_40k~0" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 120 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_40k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1688 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531557714288 ""}  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 120 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_40k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 918 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_20k  " "Automatically promoted node clk_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|always1~0 " "Destination node UART:uart_test\|always1~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|always1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1728 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|data_count~3 " "Destination node UART:uart_test\|data_count~3" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|data_count~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1733 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_test\|data_rdy_flag~0 " "Destination node UART:uart_test\|data_rdy_flag~0" {  } { { "output_files/output_files/UART.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:uart_test|data_rdy_flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1741 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_data_transm:spi_data_transm1\|clkout~0 " "Destination node spi_data_transm:spi_data_transm1\|clkout~0" {  } { { "spi_data_transm.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v" 26 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spi_data_transm:spi_data_transm1|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1814 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_20k~0 " "Destination node clk_20k~0" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1822 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1531557714288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1531557714288 ""}  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 116 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531557714288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531557714682 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531557714684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531557714685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531557714688 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531557714692 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531557714694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531557714695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531557714697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531557714737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1531557714740 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531557714740 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531557714765 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531557714765 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1531557714765 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1531557714765 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531557714765 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 17 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 17 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 13 33 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 25 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 1 45 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 32 15 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1531557714767 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1531557714767 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531557714767 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clk\[3\] SPI3_CLK~output " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SPI3_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 74 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1531557714834 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clk\[4\] DAC2_WR~output " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"DAC2_WR~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 392 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 91 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1531557714835 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI1_CLK " "Node \"SPI1_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI1_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1531557714881 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1531557714881 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531557714882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531557716025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531557716464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531557716478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531557717281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531557717281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531557717720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1531557718802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531557718802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531557718974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1531557718975 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1531557718975 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531557718975 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1531557719009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531557719056 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531557719580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531557719616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531557720161 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531557720799 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1531557721741 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone III " "15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SIGNAL 3.3-V LVTTL AA16 " "Pin SIGNAL uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SIGNAL } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIGNAL" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 63 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 55 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL H2 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 61 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1531557721761 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1531557721761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg " "Generated suppressed messages file C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531557721919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531557722381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 11:42:02 2018 " "Processing ended: Sat Jul 14 11:42:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531557722381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531557722381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531557722381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531557722381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531557725419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531557725419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 11:42:03 2018 " "Processing started: Sat Jul 14 11:42:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531557725419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531557725419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531557725419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531557726618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531557726644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531557726995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 11:42:06 2018 " "Processing ended: Sat Jul 14 11:42:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531557726995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531557726995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531557726995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531557726995 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531557727598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531557730128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531557730129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 11:42:08 2018 " "Processing started: Sat Jul 14 11:42:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531557730129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531557730129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_tdc -c de0_tdc " "Command: quartus_sta de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531557730129 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1531557730213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531557730626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531557730681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1531557730681 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_tdc.sdc " "Reading SDC File: 'de0_tdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1531557730986 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557730991 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557730991 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557730991 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1531557730991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1531557730992 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40k " "Node: clk_40k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557730997 "|DE0_TDC|clk_40k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20m " "Node: clk_20m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557730997 "|DE0_TDC|clk_20m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20k " "Node: clk_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557730997 "|DE0_TDC|clk_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557730997 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731135 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1531557731137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1531557731150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.830 " "Worst-case setup slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.830               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.348               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.348               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  197.016               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  197.016               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557731179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.318               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.357               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557731186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557731189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557731190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.253 " "Worst-case minimum pulse width slack is 2.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.253               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.253               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 CLOCK_50  " "    9.740               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.736               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   99.736               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.795               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.795               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557731193 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531557731308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1531557731337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1531557731966 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40k " "Node: clk_40k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732061 "|DE0_TDC|clk_40k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20m " "Node: clk_20m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732061 "|DE0_TDC|clk_20m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20k " "Node: clk_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732061 "|DE0_TDC|clk_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732061 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.244 " "Worst-case setup slack is 1.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.244               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.619               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.619               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  197.334               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  197.334               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.312               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.315               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557732101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557732106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.245 " "Worst-case minimum pulse width slack is 2.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.245               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.245               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.713               0.000 CLOCK_50  " "    9.713               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.741               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   99.741               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.790               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.790               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732111 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1531557732241 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_40k " "Node: clk_40k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732416 "|DE0_TDC|clk_40k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20m " "Node: clk_20m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732416 "|DE0_TDC|clk_20m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_20k " "Node: clk_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732416 "|DE0_TDC|clk_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1531557732416 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.085 " "Worst-case setup slack is 2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.085               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.376               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.376               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  198.337               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "  198.337               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.157               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.185               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557732450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1531557732457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.268 " "Worst-case minimum pulse width slack is 2.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.268               0.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.425               0.000 CLOCK_50  " "    9.425               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.748               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   99.748               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.771               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.771               0.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1531557732464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531557732875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1531557732876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531557733027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 11:42:13 2018 " "Processing ended: Sat Jul 14 11:42:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531557733027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531557733027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531557733027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531557733027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531557736097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531557736098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 11:42:14 2018 " "Processing started: Sat Jul 14 11:42:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531557736098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531557736098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de0_tdc -c de0_tdc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531557736098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_85c_slow.svo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_85c_slow.svo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737081 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_0c_slow.svo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_0c_slow.svo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737288 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_min_1200mv_0c_fast.svo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_min_1200mv_0c_fast.svo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc.svo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc.svo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_85c_v_slow.sdo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_85c_v_slow.sdo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_6_1200mv_0c_v_slow.sdo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_6_1200mv_0c_v_slow.sdo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557737998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_min_1200mv_0c_v_fast.sdo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_min_1200mv_0c_v_fast.sdo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557738145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de0_tdc_v.sdo C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/ simulation " "Generated file de0_tdc_v.sdo in folder \"C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1531557738304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531557738370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 11:42:18 2018 " "Processing ended: Sat Jul 14 11:42:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531557738370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531557738370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531557738370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531557738370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus II Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531557739003 ""}
