# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/single_port_ram.vhd" \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/skp_rs485.vhd" \
"../../../../factor2_vhdl_test1.srcs/sources_1/new/uart.vhd" \
"../../../../factor2_vhdl_test1.srcs/sim_1/new/skp_tx_tb.vhd" \

# Do not sort compile order
nosort
