# Reading G:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do space_invaders_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying G:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# vlog -vlog01compat -work nios_system +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/nios_system/synthesis/submodules {C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:03 on Apr 08,2019
# vlog -reportprogress 300 -vlog01compat -work nios_system "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/nios_system/synthesis/submodules" C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_scfifo_w
# -- Compiling module nios_system_jtag_uart_0_sim_scfifo_r
# -- Compiling module nios_system_jtag_uart_0_scfifo_r
# -- Compiling module nios_system_jtag_uart_0
# 
# Top level modules:
# 	nios_system_jtag_uart_0
# End time: 19:43:03 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject {C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/sprite_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:03 on Apr 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject" C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/sprite_rom.sv 
# -- Compiling module sprite_rom
# 
# Top level modules:
# 	sprite_rom
# End time: 19:43:03 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject {C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:03 on Apr 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject" C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:43:03 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject {C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/sprite_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:03 on Apr 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject" C:/Users/Brock/School/ECE385/GitLab/ece385/FinalProject/sprite_rom.sv 
# -- Compiling module sprite_rom
# 
# Top level modules:
# 	sprite_rom
# End time: 19:43:03 on Apr 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 19:43:03 on Apr 08,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.sprite_rom
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 20:38:03 on Apr 08,2019, Elapsed time: 0:55:00
# Errors: 0, Warnings: 0
