

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Tue Feb 11 01:49:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 5 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 6 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 7 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 8 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 9 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 10 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 11 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 12 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 13 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 14 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 15 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 16 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_35_val"   --->   Operation 17 'read' 'data_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_34_val"   --->   Operation 18 'read' 'data_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_33_val"   --->   Operation 19 'read' 'data_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_32_val"   --->   Operation 20 'read' 'data_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_31_val"   --->   Operation 21 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_30_val"   --->   Operation 22 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_29_val"   --->   Operation 23 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_28_val"   --->   Operation 24 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_27_val"   --->   Operation 25 'read' 'data_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_26_val"   --->   Operation 26 'read' 'data_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_25_val"   --->   Operation 27 'read' 'data_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_24_val"   --->   Operation 28 'read' 'data_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_23_val"   --->   Operation 29 'read' 'data_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_22_val"   --->   Operation 30 'read' 'data_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_21_val"   --->   Operation 31 'read' 'data_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_20_val"   --->   Operation 32 'read' 'data_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_19_val"   --->   Operation 33 'read' 'data_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_18_val"   --->   Operation 34 'read' 'data_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_17_val"   --->   Operation 35 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_16_val"   --->   Operation 36 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 37 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 38 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 39 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 40 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_11_val"   --->   Operation 41 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_10_val"   --->   Operation 42 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_9_val"   --->   Operation 43 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val"   --->   Operation 44 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 45 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 46 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 47 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 48 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 49 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 50 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 51 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 52 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.64ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_0_val_read, i5 1, i13 %data_1_val_read, i5 2, i13 %data_2_val_read, i5 3, i13 %data_3_val_read, i5 4, i13 %data_4_val_read, i5 5, i13 %data_5_val_read, i5 6, i13 %data_6_val_read, i5 7, i13 %data_7_val_read, i5 8, i13 %data_8_val_read, i5 9, i13 %data_9_val_read, i5 10, i13 %data_10_val_read, i5 11, i13 %data_11_val_read, i5 12, i13 %data_12_val_read, i5 13, i13 %data_13_val_read, i5 14, i13 %data_14_val_read, i5 15, i13 %data_15_val_read, i5 16, i13 %data_16_val_read, i5 17, i13 %data_17_val_read, i5 18, i13 %data_18_val_read, i5 19, i13 %data_19_val_read, i5 20, i13 %data_20_val_read, i5 21, i13 %data_21_val_read, i5 22, i13 %data_22_val_read, i5 23, i13 %data_23_val_read, i5 24, i13 %data_24_val_read, i5 25, i13 %data_25_val_read, i5 26, i13 %data_26_val_read, i5 27, i13 %data_27_val_read, i5 28, i13 %data_28_val_read, i5 29, i13 %data_29_val_read, i5 30, i13 %data_30_val_read, i13 0, i5 %idx_read"   --->   Operation 53 'sparsemux' 'a' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln73_52 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'sext' 'sext_ln73_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_52" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7928 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_7928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7929 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_7929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_250)   --->   "%tmp_7930 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_7930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_7928, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_7929" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7931 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'bitselect' 'tmp_7931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_250)   --->   "%xor_ln42 = xor i1 %tmp_7931, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_250 = and i1 %tmp_7930, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.57ns)   --->   "%icmp_ln42_142 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_143 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_144 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln73_53 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln73_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.89ns)   --->   "%mul_ln73_34 = mul i26 %sext_ln73, i26 %sext_ln73_53" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7933 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_7933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_34, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_7934 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_7934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_7935 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_7935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i26 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'trunc' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_ne  i8 %trunc_ln42_45, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_257)   --->   "%tmp_7936 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_7936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_108 = or i1 %tmp_7934, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_256 = and i1 %or_ln42_108, i1 %tmp_7935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_34 = add i13 %trunc_ln42_s, i13 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7937 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'bitselect' 'tmp_7937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_257)   --->   "%xor_ln42_145 = xor i1 %tmp_7937, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_257 = and i1 %tmp_7936, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2982 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_34, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'partselect' 'tmp_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.57ns)   --->   "%icmp_ln42_146 = icmp_eq  i3 %tmp_2982, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2983 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_34, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_147 = icmp_eq  i4 %tmp_2983, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln42_148 = icmp_eq  i4 %tmp_2983, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.64ns)   --->   "%a_16 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_1_val_read, i5 1, i13 %data_2_val_read, i5 2, i13 %data_3_val_read, i5 3, i13 %data_4_val_read, i5 4, i13 %data_5_val_read, i5 5, i13 %data_6_val_read, i5 6, i13 %data_7_val_read, i5 7, i13 %data_8_val_read, i5 8, i13 %data_9_val_read, i5 9, i13 %data_10_val_read, i5 10, i13 %data_11_val_read, i5 11, i13 %data_12_val_read, i5 12, i13 %data_13_val_read, i5 13, i13 %data_14_val_read, i5 14, i13 %data_15_val_read, i5 15, i13 %data_16_val_read, i5 16, i13 %data_17_val_read, i5 17, i13 %data_18_val_read, i5 18, i13 %data_19_val_read, i5 19, i13 %data_20_val_read, i5 20, i13 %data_21_val_read, i5 21, i13 %data_22_val_read, i5 22, i13 %data_23_val_read, i5 23, i13 %data_24_val_read, i5 24, i13 %data_25_val_read, i5 25, i13 %data_26_val_read, i5 26, i13 %data_27_val_read, i5 27, i13 %data_28_val_read, i5 28, i13 %data_29_val_read, i5 29, i13 %data_30_val_read, i5 30, i13 %data_31_val_read, i13 0, i5 %idx_read"   --->   Operation 97 'sparsemux' 'a_16' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln73_54 = sext i13 %a_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sext' 'sext_ln73_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln73_55 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'sext' 'sext_ln73_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln73_35 = mul i26 %sext_ln73_54, i26 %sext_ln73_55" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7939 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_7939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_31 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_35, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_7940 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_7940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_7941 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_7941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i26 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'trunc' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_ne  i8 %trunc_ln42_46, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_264)   --->   "%tmp_7942 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_7942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_111 = or i1 %tmp_7940, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_263 = and i1 %or_ln42_111, i1 %tmp_7941" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_35 = add i13 %trunc_ln42_31, i13 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7943 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'bitselect' 'tmp_7943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_264)   --->   "%xor_ln42_149 = xor i1 %tmp_7943, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_264 = and i1 %tmp_7942, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2984 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_35, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'partselect' 'tmp_2984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.57ns)   --->   "%icmp_ln42_150 = icmp_eq  i3 %tmp_2984, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2985 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_35, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln42_151 = icmp_eq  i4 %tmp_2985, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_152 = icmp_eq  i4 %tmp_2985, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln73_56 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'sext' 'sext_ln73_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.89ns)   --->   "%mul_ln73_36 = mul i26 %sext_ln73_54, i26 %sext_ln73_56" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7945 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_7945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_32 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_36, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_7946 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'bitselect' 'tmp_7946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_7947 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_7947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = trunc i26 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'trunc' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_ne  i8 %trunc_ln42_47, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_271)   --->   "%tmp_7948 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_7948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_114 = or i1 %tmp_7946, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_270 = and i1 %or_ln42_114, i1 %tmp_7947" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_36 = add i13 %trunc_ln42_32, i13 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_7949 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'bitselect' 'tmp_7949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_271)   --->   "%xor_ln42_153 = xor i1 %tmp_7949, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_271 = and i1 %tmp_7948, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2986 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_36, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'partselect' 'tmp_2986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.57ns)   --->   "%icmp_ln42_154 = icmp_eq  i3 %tmp_2986, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2987 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_36, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'partselect' 'tmp_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_155 = icmp_eq  i4 %tmp_2987, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.70ns)   --->   "%icmp_ln42_156 = icmp_eq  i4 %tmp_2987, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.64ns)   --->   "%a_17 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_2_val_read, i5 1, i13 %data_3_val_read, i5 2, i13 %data_4_val_read, i5 3, i13 %data_5_val_read, i5 4, i13 %data_6_val_read, i5 5, i13 %data_7_val_read, i5 6, i13 %data_8_val_read, i5 7, i13 %data_9_val_read, i5 8, i13 %data_10_val_read, i5 9, i13 %data_11_val_read, i5 10, i13 %data_12_val_read, i5 11, i13 %data_13_val_read, i5 12, i13 %data_14_val_read, i5 13, i13 %data_15_val_read, i5 14, i13 %data_16_val_read, i5 15, i13 %data_17_val_read, i5 16, i13 %data_18_val_read, i5 17, i13 %data_19_val_read, i5 18, i13 %data_20_val_read, i5 19, i13 %data_21_val_read, i5 20, i13 %data_22_val_read, i5 21, i13 %data_23_val_read, i5 22, i13 %data_24_val_read, i5 23, i13 %data_25_val_read, i5 24, i13 %data_26_val_read, i5 25, i13 %data_27_val_read, i5 26, i13 %data_28_val_read, i5 27, i13 %data_29_val_read, i5 28, i13 %data_30_val_read, i5 29, i13 %data_31_val_read, i5 30, i13 %data_32_val_read, i13 0, i5 %idx_read"   --->   Operation 141 'sparsemux' 'a_17' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln73_57 = sext i13 %a_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'sext' 'sext_ln73_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln73_58 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'sext' 'sext_ln73_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.89ns)   --->   "%mul_ln73_37 = mul i26 %sext_ln73_57, i26 %sext_ln73_58" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7951 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_7951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_33 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_37, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_7952 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'bitselect' 'tmp_7952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_7953 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_7953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = trunc i26 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'trunc' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_ne  i8 %trunc_ln42_48, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_278)   --->   "%tmp_7954 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_7954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_117 = or i1 %tmp_7952, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_277 = and i1 %or_ln42_117, i1 %tmp_7953" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_37 = add i13 %trunc_ln42_33, i13 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7955 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'bitselect' 'tmp_7955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_278)   --->   "%xor_ln42_157 = xor i1 %tmp_7955, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_278 = and i1 %tmp_7954, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2988 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_37, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'partselect' 'tmp_2988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.57ns)   --->   "%icmp_ln42_158 = icmp_eq  i3 %tmp_2988, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_2989 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_37, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'partselect' 'tmp_2989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln42_159 = icmp_eq  i4 %tmp_2989, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_160 = icmp_eq  i4 %tmp_2989, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_59 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.89ns)   --->   "%mul_ln73_38 = mul i26 %sext_ln73_57, i26 %sext_ln73_59" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7957 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_7957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_34 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_38, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_7958 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_7958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_7959 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_7959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = trunc i26 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'trunc' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_ne  i8 %trunc_ln42_49, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_285)   --->   "%tmp_7960 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_7960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_120 = or i1 %tmp_7958, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_284 = and i1 %or_ln42_120, i1 %tmp_7959" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_38 = add i13 %trunc_ln42_34, i13 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7961 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'bitselect' 'tmp_7961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_285)   --->   "%xor_ln42_161 = xor i1 %tmp_7961, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_285 = and i1 %tmp_7960, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2990 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_38, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'partselect' 'tmp_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.57ns)   --->   "%icmp_ln42_162 = icmp_eq  i3 %tmp_2990, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2991 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_38, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_2991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_163 = icmp_eq  i4 %tmp_2991, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_164 = icmp_eq  i4 %tmp_2991, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.64ns)   --->   "%a_18 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_3_val_read, i5 1, i13 %data_4_val_read, i5 2, i13 %data_5_val_read, i5 3, i13 %data_6_val_read, i5 4, i13 %data_7_val_read, i5 5, i13 %data_8_val_read, i5 6, i13 %data_9_val_read, i5 7, i13 %data_10_val_read, i5 8, i13 %data_11_val_read, i5 9, i13 %data_12_val_read, i5 10, i13 %data_13_val_read, i5 11, i13 %data_14_val_read, i5 12, i13 %data_15_val_read, i5 13, i13 %data_16_val_read, i5 14, i13 %data_17_val_read, i5 15, i13 %data_18_val_read, i5 16, i13 %data_19_val_read, i5 17, i13 %data_20_val_read, i5 18, i13 %data_21_val_read, i5 19, i13 %data_22_val_read, i5 20, i13 %data_23_val_read, i5 21, i13 %data_24_val_read, i5 22, i13 %data_25_val_read, i5 23, i13 %data_26_val_read, i5 24, i13 %data_27_val_read, i5 25, i13 %data_28_val_read, i5 26, i13 %data_29_val_read, i5 27, i13 %data_30_val_read, i5 28, i13 %data_31_val_read, i5 29, i13 %data_32_val_read, i5 30, i13 %data_33_val_read, i13 0, i5 %idx_read"   --->   Operation 185 'sparsemux' 'a_18' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.64ns)   --->   "%a_19 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_4_val_read, i5 1, i13 %data_5_val_read, i5 2, i13 %data_6_val_read, i5 3, i13 %data_7_val_read, i5 4, i13 %data_8_val_read, i5 5, i13 %data_9_val_read, i5 6, i13 %data_10_val_read, i5 7, i13 %data_11_val_read, i5 8, i13 %data_12_val_read, i5 9, i13 %data_13_val_read, i5 10, i13 %data_14_val_read, i5 11, i13 %data_15_val_read, i5 12, i13 %data_16_val_read, i5 13, i13 %data_17_val_read, i5 14, i13 %data_18_val_read, i5 15, i13 %data_19_val_read, i5 16, i13 %data_20_val_read, i5 17, i13 %data_21_val_read, i5 18, i13 %data_22_val_read, i5 19, i13 %data_23_val_read, i5 20, i13 %data_24_val_read, i5 21, i13 %data_25_val_read, i5 22, i13 %data_26_val_read, i5 23, i13 %data_27_val_read, i5 24, i13 %data_28_val_read, i5 25, i13 %data_29_val_read, i5 26, i13 %data_30_val_read, i5 27, i13 %data_31_val_read, i5 28, i13 %data_32_val_read, i5 29, i13 %data_33_val_read, i5 30, i13 %data_34_val_read, i13 0, i5 %idx_read"   --->   Operation 186 'sparsemux' 'a_19' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.64ns)   --->   "%a_20 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 %data_5_val_read, i5 1, i13 %data_6_val_read, i5 2, i13 %data_7_val_read, i5 3, i13 %data_8_val_read, i5 4, i13 %data_9_val_read, i5 5, i13 %data_10_val_read, i5 6, i13 %data_11_val_read, i5 7, i13 %data_12_val_read, i5 8, i13 %data_13_val_read, i5 9, i13 %data_14_val_read, i5 10, i13 %data_15_val_read, i5 11, i13 %data_16_val_read, i5 12, i13 %data_17_val_read, i5 13, i13 %data_18_val_read, i5 14, i13 %data_19_val_read, i5 15, i13 %data_20_val_read, i5 16, i13 %data_21_val_read, i5 17, i13 %data_22_val_read, i5 18, i13 %data_23_val_read, i5 19, i13 %data_24_val_read, i5 20, i13 %data_25_val_read, i5 21, i13 %data_26_val_read, i5 22, i13 %data_27_val_read, i5 23, i13 %data_28_val_read, i5 24, i13 %data_29_val_read, i5 25, i13 %data_30_val_read, i5 26, i13 %data_31_val_read, i5 27, i13 %data_32_val_read, i5 28, i13 %data_33_val_read, i5 29, i13 %data_34_val_read, i5 30, i13 %data_35_val_read, i13 0, i5 %idx_read"   --->   Operation 187 'sparsemux' 'a_20' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%select_ln42 = select i1 %and_ln42_250, i1 %icmp_ln42_143, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%tmp_7932 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_7932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_189 = xor i1 %tmp_7932, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%and_ln42_251 = and i1 %icmp_ln42_142, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%select_ln42_142 = select i1 %and_ln42_250, i1 %and_ln42_251, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%and_ln42_252 = and i1 %and_ln42_250, i1 %icmp_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%xor_ln42_142 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%or_ln42_106 = or i1 %tmp_7931, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_253)   --->   "%xor_ln42_143 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_253 = and i1 %or_ln42_106, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_254 = and i1 %tmp_7931, i1 %select_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%or_ln42_141 = or i1 %and_ln42_252, i1 %and_ln42_254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%xor_ln42_144 = xor i1 %or_ln42_141, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_107)   --->   "%and_ln42_255 = and i1 %tmp, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_144)   --->   "%select_ln42_143 = select i1 %and_ln42_253, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'select' 'select_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_107 = or i1 %and_ln42_253, i1 %and_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_144 = select i1 %or_ln42_107, i13 %select_ln42_143, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%select_ln42_145 = select i1 %and_ln42_257, i1 %icmp_ln42_147, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%tmp_7938 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_34, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_7938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_190 = xor i1 %tmp_7938, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%and_ln42_258 = and i1 %icmp_ln42_146, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%select_ln42_146 = select i1 %and_ln42_257, i1 %and_ln42_258, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%and_ln42_259 = and i1 %and_ln42_257, i1 %icmp_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%xor_ln42_146 = xor i1 %select_ln42_145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%or_ln42_109 = or i1 %tmp_7937, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_260)   --->   "%xor_ln42_147 = xor i1 %tmp_7933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_260 = and i1 %or_ln42_109, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_261 = and i1 %tmp_7937, i1 %select_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%or_ln42_142 = or i1 %and_ln42_259, i1 %and_ln42_261" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%xor_ln42_148 = xor i1 %or_ln42_142, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_110)   --->   "%and_ln42_262 = and i1 %tmp_7933, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_148)   --->   "%select_ln42_147 = select i1 %and_ln42_260, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'select' 'select_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_110 = or i1 %and_ln42_260, i1 %and_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_148 = select i1 %or_ln42_110, i13 %select_ln42_147, i13 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%select_ln42_149 = select i1 %and_ln42_264, i1 %icmp_ln42_151, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%tmp_7944 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_35, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_7944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_191 = xor i1 %tmp_7944, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%and_ln42_265 = and i1 %icmp_ln42_150, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%select_ln42_150 = select i1 %and_ln42_264, i1 %and_ln42_265, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_266 = and i1 %and_ln42_264, i1 %icmp_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%xor_ln42_150 = xor i1 %select_ln42_149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%or_ln42_112 = or i1 %tmp_7943, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_267)   --->   "%xor_ln42_151 = xor i1 %tmp_7939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_267 = and i1 %or_ln42_112, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_268 = and i1 %tmp_7943, i1 %select_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%or_ln42_143 = or i1 %and_ln42_266, i1 %and_ln42_268" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%xor_ln42_152 = xor i1 %or_ln42_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_269 = and i1 %tmp_7939, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_152)   --->   "%select_ln42_151 = select i1 %and_ln42_267, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_113 = or i1 %and_ln42_267, i1 %and_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_152 = select i1 %or_ln42_113, i13 %select_ln42_151, i13 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%select_ln42_153 = select i1 %and_ln42_271, i1 %icmp_ln42_155, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%tmp_7950 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_36, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_7950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_192 = xor i1 %tmp_7950, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%and_ln42_272 = and i1 %icmp_ln42_154, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%select_ln42_154 = select i1 %and_ln42_271, i1 %and_ln42_272, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%and_ln42_273 = and i1 %and_ln42_271, i1 %icmp_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%xor_ln42_154 = xor i1 %select_ln42_153, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%or_ln42_115 = or i1 %tmp_7949, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_274)   --->   "%xor_ln42_155 = xor i1 %tmp_7945, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_274 = and i1 %or_ln42_115, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_275 = and i1 %tmp_7949, i1 %select_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%or_ln42_144 = or i1 %and_ln42_273, i1 %and_ln42_275" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%xor_ln42_156 = xor i1 %or_ln42_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_116)   --->   "%and_ln42_276 = and i1 %tmp_7945, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_156)   --->   "%select_ln42_155 = select i1 %and_ln42_274, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'select' 'select_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_116 = or i1 %and_ln42_274, i1 %and_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_156 = select i1 %or_ln42_116, i13 %select_ln42_155, i13 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%select_ln42_157 = select i1 %and_ln42_278, i1 %icmp_ln42_159, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%tmp_7956 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_37, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_7956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_193 = xor i1 %tmp_7956, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%and_ln42_279 = and i1 %icmp_ln42_158, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%select_ln42_158 = select i1 %and_ln42_278, i1 %and_ln42_279, i1 %icmp_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%and_ln42_280 = and i1 %and_ln42_278, i1 %icmp_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%xor_ln42_158 = xor i1 %select_ln42_157, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%or_ln42_118 = or i1 %tmp_7955, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_281)   --->   "%xor_ln42_159 = xor i1 %tmp_7951, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_281 = and i1 %or_ln42_118, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_282 = and i1 %tmp_7955, i1 %select_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%or_ln42_145 = or i1 %and_ln42_280, i1 %and_ln42_282" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%xor_ln42_160 = xor i1 %or_ln42_145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_119)   --->   "%and_ln42_283 = and i1 %tmp_7951, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_160)   --->   "%select_ln42_159 = select i1 %and_ln42_281, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'select' 'select_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_119 = or i1 %and_ln42_281, i1 %and_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_160 = select i1 %or_ln42_119, i13 %select_ln42_159, i13 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%select_ln42_161 = select i1 %and_ln42_285, i1 %icmp_ln42_163, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%tmp_7962 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_38, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_7962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_194 = xor i1 %tmp_7962, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%and_ln42_286 = and i1 %icmp_ln42_162, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%select_ln42_162 = select i1 %and_ln42_285, i1 %and_ln42_286, i1 %icmp_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%and_ln42_287 = and i1 %and_ln42_285, i1 %icmp_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%xor_ln42_162 = xor i1 %select_ln42_161, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%or_ln42_121 = or i1 %tmp_7961, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_288)   --->   "%xor_ln42_163 = xor i1 %tmp_7957, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_288 = and i1 %or_ln42_121, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_289 = and i1 %tmp_7961, i1 %select_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%or_ln42_146 = or i1 %and_ln42_287, i1 %and_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%xor_ln42_164 = xor i1 %or_ln42_146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_122)   --->   "%and_ln42_290 = and i1 %tmp_7957, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_164)   --->   "%select_ln42_163 = select i1 %and_ln42_288, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_122 = or i1 %and_ln42_288, i1 %and_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_164 = select i1 %or_ln42_122, i13 %select_ln42_163, i13 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_60 = sext i13 %a_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_61 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_39 = mul i26 %sext_ln73_60, i26 %sext_ln73_61" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7963 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_7963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_35 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_39, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_7964 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_7964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_7965 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_7965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i26 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_ne  i8 %trunc_ln42_50, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%tmp_7966 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_7966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_123 = or i1 %tmp_7964, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_291 = and i1 %or_ln42_123, i1 %tmp_7965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_39 = add i13 %trunc_ln42_35, i13 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_7967 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_7967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_292)   --->   "%xor_ln42_165 = xor i1 %tmp_7967, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_292 = and i1 %tmp_7966, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2992 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_39, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_2992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_166 = icmp_eq  i3 %tmp_2992, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2993 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_39, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_2993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_167 = icmp_eq  i4 %tmp_2993, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_168 = icmp_eq  i4 %tmp_2993, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%select_ln42_165 = select i1 %and_ln42_292, i1 %icmp_ln42_167, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%tmp_7968 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_39, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_7968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_195 = xor i1 %tmp_7968, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%and_ln42_293 = and i1 %icmp_ln42_166, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%select_ln42_166 = select i1 %and_ln42_292, i1 %and_ln42_293, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_294 = and i1 %and_ln42_292, i1 %icmp_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_166 = xor i1 %select_ln42_165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%or_ln42_124 = or i1 %tmp_7967, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_295)   --->   "%xor_ln42_167 = xor i1 %tmp_7963, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_295 = and i1 %or_ln42_124, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_296 = and i1 %tmp_7967, i1 %select_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%or_ln42_147 = or i1 %and_ln42_294, i1 %and_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%xor_ln42_168 = xor i1 %or_ln42_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_297 = and i1 %tmp_7963, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_168)   --->   "%select_ln42_167 = select i1 %and_ln42_295, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'select' 'select_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_125 = or i1 %and_ln42_295, i1 %and_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_168 = select i1 %or_ln42_125, i13 %select_ln42_167, i13 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln73_62 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'sext' 'sext_ln73_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.89ns)   --->   "%mul_ln73_40 = mul i26 %sext_ln73_60, i26 %sext_ln73_62" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_7969 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'bitselect' 'tmp_7969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_36 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_40, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_7970 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_7970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_7971 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_7971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i26 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.70ns)   --->   "%icmp_ln42_169 = icmp_ne  i8 %trunc_ln42_51, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%tmp_7972 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'bitselect' 'tmp_7972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_126 = or i1 %tmp_7970, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_298 = and i1 %or_ln42_126, i1 %tmp_7971" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_40 = add i13 %trunc_ln42_36, i13 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_7973 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'bitselect' 'tmp_7973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_299)   --->   "%xor_ln42_169 = xor i1 %tmp_7973, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_299 = and i1 %tmp_7972, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_2994 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_40, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'partselect' 'tmp_2994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.57ns)   --->   "%icmp_ln42_170 = icmp_eq  i3 %tmp_2994, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_2995 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_40, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_2995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_171 = icmp_eq  i4 %tmp_2995, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_172 = icmp_eq  i4 %tmp_2995, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%select_ln42_169 = select i1 %and_ln42_299, i1 %icmp_ln42_171, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%tmp_7974 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_40, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_7974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_196 = xor i1 %tmp_7974, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%and_ln42_300 = and i1 %icmp_ln42_170, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%select_ln42_170 = select i1 %and_ln42_299, i1 %and_ln42_300, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%and_ln42_301 = and i1 %and_ln42_299, i1 %icmp_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_170 = xor i1 %select_ln42_169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%or_ln42_127 = or i1 %tmp_7973, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_302)   --->   "%xor_ln42_171 = xor i1 %tmp_7969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_302 = and i1 %or_ln42_127, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_303 = and i1 %tmp_7973, i1 %select_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%or_ln42_148 = or i1 %and_ln42_301, i1 %and_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%xor_ln42_172 = xor i1 %or_ln42_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_128)   --->   "%and_ln42_304 = and i1 %tmp_7969, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_172)   --->   "%select_ln42_171 = select i1 %and_ln42_302, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'select' 'select_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_128 = or i1 %and_ln42_302, i1 %and_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_172 = select i1 %or_ln42_128, i13 %select_ln42_171, i13 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln73_63 = sext i13 %a_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'sext' 'sext_ln73_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_64 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.89ns)   --->   "%mul_ln73_41 = mul i26 %sext_ln73_63, i26 %sext_ln73_64" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_7975 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'bitselect' 'tmp_7975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_37 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_41, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_7976 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_7976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_7977 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_7977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = trunc i26 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'trunc' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.70ns)   --->   "%icmp_ln42_173 = icmp_ne  i8 %trunc_ln42_52, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%tmp_7978 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'bitselect' 'tmp_7978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_129 = or i1 %tmp_7976, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_305 = and i1 %or_ln42_129, i1 %tmp_7977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_41 = add i13 %trunc_ln42_37, i13 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_7979 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_7979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_306)   --->   "%xor_ln42_173 = xor i1 %tmp_7979, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_306 = and i1 %tmp_7978, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_2996 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_41, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'partselect' 'tmp_2996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.57ns)   --->   "%icmp_ln42_174 = icmp_eq  i3 %tmp_2996, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2997 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_41, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'partselect' 'tmp_2997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.70ns)   --->   "%icmp_ln42_175 = icmp_eq  i4 %tmp_2997, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_176 = icmp_eq  i4 %tmp_2997, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%select_ln42_173 = select i1 %and_ln42_306, i1 %icmp_ln42_175, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%tmp_7980 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_41, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'bitselect' 'tmp_7980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_197 = xor i1 %tmp_7980, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%and_ln42_307 = and i1 %icmp_ln42_174, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%select_ln42_174 = select i1 %and_ln42_306, i1 %and_ln42_307, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%and_ln42_308 = and i1 %and_ln42_306, i1 %icmp_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_174 = xor i1 %select_ln42_173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%or_ln42_130 = or i1 %tmp_7979, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_309)   --->   "%xor_ln42_175 = xor i1 %tmp_7975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_309 = and i1 %or_ln42_130, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_310 = and i1 %tmp_7979, i1 %select_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%or_ln42_149 = or i1 %and_ln42_308, i1 %and_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%xor_ln42_176 = xor i1 %or_ln42_149, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_131)   --->   "%and_ln42_311 = and i1 %tmp_7975, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_176)   --->   "%select_ln42_175 = select i1 %and_ln42_309, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'select' 'select_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_131 = or i1 %and_ln42_309, i1 %and_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_176 = select i1 %or_ln42_131, i13 %select_ln42_175, i13 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln73_65 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'sext' 'sext_ln73_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (1.89ns)   --->   "%mul_ln73_42 = mul i26 %sext_ln73_63, i26 %sext_ln73_65" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_7981 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'bitselect' 'tmp_7981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_38 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_42, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_7982 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'bitselect' 'tmp_7982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_7983 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_7983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i26 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_177 = icmp_ne  i8 %trunc_ln42_53, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%tmp_7984 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'bitselect' 'tmp_7984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_132 = or i1 %tmp_7982, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_312 = and i1 %or_ln42_132, i1 %tmp_7983" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_42 = add i13 %trunc_ln42_38, i13 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_7985 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_7985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_313)   --->   "%xor_ln42_177 = xor i1 %tmp_7985, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_313 = and i1 %tmp_7984, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_2998 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_42, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'partselect' 'tmp_2998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.57ns)   --->   "%icmp_ln42_178 = icmp_eq  i3 %tmp_2998, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_2999 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_42, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'partselect' 'tmp_2999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.70ns)   --->   "%icmp_ln42_179 = icmp_eq  i4 %tmp_2999, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_180 = icmp_eq  i4 %tmp_2999, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%select_ln42_177 = select i1 %and_ln42_313, i1 %icmp_ln42_179, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%tmp_7986 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_42, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_7986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_198 = xor i1 %tmp_7986, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%and_ln42_314 = and i1 %icmp_ln42_178, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%select_ln42_178 = select i1 %and_ln42_313, i1 %and_ln42_314, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%and_ln42_315 = and i1 %and_ln42_313, i1 %icmp_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_178 = xor i1 %select_ln42_177, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%or_ln42_133 = or i1 %tmp_7985, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_316)   --->   "%xor_ln42_179 = xor i1 %tmp_7981, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_316 = and i1 %or_ln42_133, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_317 = and i1 %tmp_7985, i1 %select_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%or_ln42_150 = or i1 %and_ln42_315, i1 %and_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%xor_ln42_180 = xor i1 %or_ln42_150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_134)   --->   "%and_ln42_318 = and i1 %tmp_7981, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_180)   --->   "%select_ln42_179 = select i1 %and_ln42_316, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'select' 'select_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_134 = or i1 %and_ln42_316, i1 %and_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_180 = select i1 %or_ln42_134, i13 %select_ln42_179, i13 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln73_66 = sext i13 %a_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'sext' 'sext_ln73_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_67 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (1.89ns)   --->   "%mul_ln73_43 = mul i26 %sext_ln73_66, i26 %sext_ln73_67" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_7987 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'bitselect' 'tmp_7987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_39 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_43, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_7988 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_7988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_7989 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_7989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = trunc i26 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'trunc' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.70ns)   --->   "%icmp_ln42_181 = icmp_ne  i8 %trunc_ln42_54, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%tmp_7990 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_7990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_135 = or i1 %tmp_7988, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_319 = and i1 %or_ln42_135, i1 %tmp_7989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_43 = add i13 %trunc_ln42_39, i13 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_7991 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_7991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_320)   --->   "%xor_ln42_181 = xor i1 %tmp_7991, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_320 = and i1 %tmp_7990, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_3000 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_43, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'partselect' 'tmp_3000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.57ns)   --->   "%icmp_ln42_182 = icmp_eq  i3 %tmp_3000, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_3001 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_43, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'partselect' 'tmp_3001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.70ns)   --->   "%icmp_ln42_183 = icmp_eq  i4 %tmp_3001, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_184 = icmp_eq  i4 %tmp_3001, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%select_ln42_181 = select i1 %and_ln42_320, i1 %icmp_ln42_183, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%tmp_7992 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_43, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_7992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_199 = xor i1 %tmp_7992, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%and_ln42_321 = and i1 %icmp_ln42_182, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%select_ln42_182 = select i1 %and_ln42_320, i1 %and_ln42_321, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_322 = and i1 %and_ln42_320, i1 %icmp_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_182 = xor i1 %select_ln42_181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%or_ln42_136 = or i1 %tmp_7991, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_323)   --->   "%xor_ln42_183 = xor i1 %tmp_7987, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_323 = and i1 %or_ln42_136, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_324 = and i1 %tmp_7991, i1 %select_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%or_ln42_151 = or i1 %and_ln42_322, i1 %and_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%xor_ln42_184 = xor i1 %or_ln42_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_325 = and i1 %tmp_7987, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_184)   --->   "%select_ln42_183 = select i1 %and_ln42_323, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'select' 'select_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_137 = or i1 %and_ln42_323, i1 %and_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_184 = select i1 %or_ln42_137, i13 %select_ln42_183, i13 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln73_68 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'sext' 'sext_ln73_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (1.89ns)   --->   "%mul_ln73_44 = mul i26 %sext_ln73_66, i26 %sext_ln73_68" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_7993 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'bitselect' 'tmp_7993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_40 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_44, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_7994 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_7994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_7995 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_7995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i26 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.70ns)   --->   "%icmp_ln42_185 = icmp_ne  i8 %trunc_ln42_55, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%tmp_7996 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'bitselect' 'tmp_7996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_138 = or i1 %tmp_7994, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_326 = and i1 %or_ln42_138, i1 %tmp_7995" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_44 = add i13 %trunc_ln42_40, i13 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_7997 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'bitselect' 'tmp_7997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_327)   --->   "%xor_ln42_185 = xor i1 %tmp_7997, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_327 = and i1 %tmp_7996, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_3002 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_44, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'partselect' 'tmp_3002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.57ns)   --->   "%icmp_ln42_186 = icmp_eq  i3 %tmp_3002, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_3003 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_44, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_3003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln42_187 = icmp_eq  i4 %tmp_3003, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_188 = icmp_eq  i4 %tmp_3003, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%select_ln42_185 = select i1 %and_ln42_327, i1 %icmp_ln42_187, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%tmp_7998 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_44, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_7998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_200 = xor i1 %tmp_7998, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%and_ln42_328 = and i1 %icmp_ln42_186, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%select_ln42_186 = select i1 %and_ln42_327, i1 %and_ln42_328, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%and_ln42_329 = and i1 %and_ln42_327, i1 %icmp_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_186 = xor i1 %select_ln42_185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%or_ln42_139 = or i1 %tmp_7997, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_330)   --->   "%xor_ln42_187 = xor i1 %tmp_7993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_330 = and i1 %or_ln42_139, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_331 = and i1 %tmp_7997, i1 %select_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%or_ln42_152 = or i1 %and_ln42_329, i1 %and_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%xor_ln42_188 = xor i1 %or_ln42_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_140)   --->   "%and_ln42_332 = and i1 %tmp_7993, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_188)   --->   "%select_ln42_187 = select i1 %and_ln42_330, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_140 = or i1 %and_ln42_330, i1 %and_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_188 = select i1 %or_ln42_140, i13 %select_ln42_187, i13 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i13 %select_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.75ns)   --->   "%add_ln58_40 = add i13 %select_ln42_152, i13 %select_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_58, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_7999 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'bitselect' 'tmp_7999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_8000 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_40, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'bitselect' 'tmp_8000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%xor_ln58 = xor i1 %tmp_7999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%and_ln58 = and i1 %tmp_8000, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%xor_ln58_118 = xor i1 %tmp_8000, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'xor' 'xor_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_88)   --->   "%and_ln58_58 = and i1 %tmp_7999, i1 %xor_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'and' 'and_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.12ns)   --->   "%xor_ln58_119 = xor i1 %tmp_7999, i1 %tmp_8000" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'xor' 'xor_ln58_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%xor_ln58_120 = xor i1 %xor_ln58_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'xor' 'xor_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_120" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%select_ln58 = select i1 %xor_ln58_119, i13 4095, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_88 = select i1 %and_ln58_58, i13 4096, i13 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_89 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i13 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i13 %select_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.75ns)   --->   "%add_ln58_41 = add i13 %select_ln42_156, i13 %select_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i14 %sext_ln58_60, i14 %sext_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_8001 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_28, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'bitselect' 'tmp_8001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_8002 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_41, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'bitselect' 'tmp_8002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%xor_ln58_121 = xor i1 %tmp_8001, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'xor' 'xor_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%and_ln58_59 = and i1 %tmp_8002, i1 %xor_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'and' 'and_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%xor_ln58_122 = xor i1 %tmp_8002, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'xor' 'xor_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_91)   --->   "%and_ln58_60 = and i1 %tmp_8001, i1 %xor_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'and' 'and_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.12ns)   --->   "%xor_ln58_123 = xor i1 %tmp_8001, i1 %tmp_8002" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'xor' 'xor_ln58_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%xor_ln58_124 = xor i1 %xor_ln58_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'xor' 'xor_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%or_ln58_28 = or i1 %and_ln58_59, i1 %xor_ln58_124" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%select_ln58_90 = select i1 %xor_ln58_123, i13 4095, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_91 = select i1 %and_ln58_60, i13 4096, i13 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_92 = select i1 %or_ln58_28, i13 %select_ln58_90, i13 %select_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i13 %select_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i13 %select_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.75ns)   --->   "%add_ln58_42 = add i13 %select_ln42_160, i13 %select_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i14 %sext_ln58_62, i14 %sext_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_8003 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_29, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'bitselect' 'tmp_8003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_8004 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'bitselect' 'tmp_8004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%xor_ln58_125 = xor i1 %tmp_8003, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'xor' 'xor_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%and_ln58_61 = and i1 %tmp_8004, i1 %xor_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'and' 'and_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%xor_ln58_126 = xor i1 %tmp_8004, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'xor' 'xor_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_94)   --->   "%and_ln58_62 = and i1 %tmp_8003, i1 %xor_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'and' 'and_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.12ns)   --->   "%xor_ln58_127 = xor i1 %tmp_8003, i1 %tmp_8004" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'xor' 'xor_ln58_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%xor_ln58_128 = xor i1 %xor_ln58_127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'xor' 'xor_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%or_ln58_29 = or i1 %and_ln58_61, i1 %xor_ln58_128" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'or' 'or_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%select_ln58_93 = select i1 %xor_ln58_127, i13 4095, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'select' 'select_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_94 = select i1 %and_ln58_62, i13 4096, i13 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'select' 'select_ln58_94' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_95 = select i1 %or_ln58_29, i13 %select_ln58_93, i13 %select_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'select' 'select_ln58_95' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i13 %select_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i13 %select_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.75ns)   --->   "%add_ln58_43 = add i13 %select_ln42_164, i13 %select_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.75ns)   --->   "%add_ln58_30 = add i14 %sext_ln58_64, i14 %sext_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_8005 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_30, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'bitselect' 'tmp_8005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_8006 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_43, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'bitselect' 'tmp_8006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%xor_ln58_129 = xor i1 %tmp_8005, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'xor' 'xor_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%and_ln58_63 = and i1 %tmp_8006, i1 %xor_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'and' 'and_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%xor_ln58_130 = xor i1 %tmp_8006, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'xor' 'xor_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_97)   --->   "%and_ln58_64 = and i1 %tmp_8005, i1 %xor_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'and' 'and_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.12ns)   --->   "%xor_ln58_131 = xor i1 %tmp_8005, i1 %tmp_8006" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'xor' 'xor_ln58_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%xor_ln58_132 = xor i1 %xor_ln58_131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'xor' 'xor_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%or_ln58_30 = or i1 %and_ln58_63, i1 %xor_ln58_132" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%select_ln58_96 = select i1 %xor_ln58_131, i13 4095, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'select' 'select_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_97 = select i1 %and_ln58_64, i13 4096, i13 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'select' 'select_ln58_97' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_98 = select i1 %or_ln58_30, i13 %select_ln58_96, i13 %select_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 585 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 586 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i13 %select_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i13 %select_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.75ns)   --->   "%add_ln58_44 = add i13 %select_ln42_168, i13 %select_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.75ns)   --->   "%add_ln58_31 = add i14 %sext_ln58_66, i14 %sext_ln58_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_8007 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_31, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'bitselect' 'tmp_8007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_8008 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_44, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'bitselect' 'tmp_8008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%xor_ln58_133 = xor i1 %tmp_8007, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'xor' 'xor_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%and_ln58_65 = and i1 %tmp_8008, i1 %xor_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'and' 'and_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%xor_ln58_134 = xor i1 %tmp_8008, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'xor' 'xor_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_100)   --->   "%and_ln58_66 = and i1 %tmp_8007, i1 %xor_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'and' 'and_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.12ns)   --->   "%xor_ln58_135 = xor i1 %tmp_8007, i1 %tmp_8008" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'xor' 'xor_ln58_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%xor_ln58_136 = xor i1 %xor_ln58_135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'xor' 'xor_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%or_ln58_31 = or i1 %and_ln58_65, i1 %xor_ln58_136" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%select_ln58_99 = select i1 %xor_ln58_135, i13 4095, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_100 = select i1 %and_ln58_66, i13 4096, i13 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_101 = select i1 %or_ln58_31, i13 %select_ln58_99, i13 %select_ln58_100" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i13 %select_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i13 %select_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.75ns)   --->   "%add_ln58_45 = add i13 %select_ln42_172, i13 %select_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.75ns)   --->   "%add_ln58_32 = add i14 %sext_ln58_68, i14 %sext_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_8009 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_32, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'bitselect' 'tmp_8009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_8010 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_45, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'bitselect' 'tmp_8010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%xor_ln58_137 = xor i1 %tmp_8009, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'xor' 'xor_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%and_ln58_67 = and i1 %tmp_8010, i1 %xor_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'and' 'and_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%xor_ln58_138 = xor i1 %tmp_8010, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'xor' 'xor_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_103)   --->   "%and_ln58_68 = and i1 %tmp_8009, i1 %xor_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'and' 'and_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.12ns)   --->   "%xor_ln58_139 = xor i1 %tmp_8009, i1 %tmp_8010" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'xor' 'xor_ln58_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%xor_ln58_140 = xor i1 %xor_ln58_139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'xor' 'xor_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%or_ln58_32 = or i1 %and_ln58_67, i1 %xor_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%select_ln58_102 = select i1 %xor_ln58_139, i13 4095, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_103 = select i1 %and_ln58_68, i13 4096, i13 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_104 = select i1 %or_ln58_32, i13 %select_ln58_102, i13 %select_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i13 %select_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln58_70 = sext i13 %select_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'sext' 'sext_ln58_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.75ns)   --->   "%add_ln58_46 = add i13 %select_ln42_176, i13 %select_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.75ns)   --->   "%add_ln58_33 = add i14 %sext_ln58_70, i14 %sext_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_8011 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_33, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'bitselect' 'tmp_8011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_8012 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_46, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'bitselect' 'tmp_8012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_141 = xor i1 %tmp_8011, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'xor' 'xor_ln58_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%and_ln58_69 = and i1 %tmp_8012, i1 %xor_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'and' 'and_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%xor_ln58_142 = xor i1 %tmp_8012, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'xor' 'xor_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_106)   --->   "%and_ln58_70 = and i1 %tmp_8011, i1 %xor_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'and' 'and_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.12ns)   --->   "%xor_ln58_143 = xor i1 %tmp_8011, i1 %tmp_8012" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'xor' 'xor_ln58_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%xor_ln58_144 = xor i1 %xor_ln58_143, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'xor' 'xor_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%or_ln58_33 = or i1 %and_ln58_69, i1 %xor_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_107)   --->   "%select_ln58_105 = select i1 %xor_ln58_143, i13 4095, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'select' 'select_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_106 = select i1 %and_ln58_70, i13 4096, i13 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'select' 'select_ln58_106' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_107 = select i1 %or_ln58_33, i13 %select_ln58_105, i13 %select_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'select' 'select_ln58_107' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln58_71 = sext i13 %select_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'sext' 'sext_ln58_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln58_72 = sext i13 %select_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'sext' 'sext_ln58_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.75ns)   --->   "%add_ln58_47 = add i13 %select_ln42_180, i13 %select_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.75ns)   --->   "%add_ln58_34 = add i14 %sext_ln58_72, i14 %sext_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_8013 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_34, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'bitselect' 'tmp_8013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_8014 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_47, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'bitselect' 'tmp_8014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_145 = xor i1 %tmp_8013, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'xor' 'xor_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%and_ln58_71 = and i1 %tmp_8014, i1 %xor_ln58_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'and' 'and_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%xor_ln58_146 = xor i1 %tmp_8014, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'xor' 'xor_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_109)   --->   "%and_ln58_72 = and i1 %tmp_8013, i1 %xor_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'and' 'and_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.12ns)   --->   "%xor_ln58_147 = xor i1 %tmp_8013, i1 %tmp_8014" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'xor' 'xor_ln58_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%xor_ln58_148 = xor i1 %xor_ln58_147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'xor' 'xor_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%or_ln58_34 = or i1 %and_ln58_71, i1 %xor_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'or' 'or_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_110)   --->   "%select_ln58_108 = select i1 %xor_ln58_147, i13 4095, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'select' 'select_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_109 = select i1 %and_ln58_72, i13 4096, i13 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'select' 'select_ln58_109' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_110 = select i1 %or_ln58_34, i13 %select_ln58_108, i13 %select_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'select' 'select_ln58_110' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln58_73 = sext i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'sext' 'sext_ln58_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln58_74 = sext i13 %select_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'sext' 'sext_ln58_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.75ns)   --->   "%add_ln58_48 = add i13 %select_ln42_184, i13 %select_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.75ns)   --->   "%add_ln58_35 = add i14 %sext_ln58_74, i14 %sext_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_8015 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_35, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'bitselect' 'tmp_8015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_8016 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_48, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'bitselect' 'tmp_8016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_149 = xor i1 %tmp_8015, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%and_ln58_73 = and i1 %tmp_8016, i1 %xor_ln58_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%xor_ln58_150 = xor i1 %tmp_8016, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_112)   --->   "%and_ln58_74 = and i1 %tmp_8015, i1 %xor_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_151 = xor i1 %tmp_8015, i1 %tmp_8016" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%xor_ln58_152 = xor i1 %xor_ln58_151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%or_ln58_35 = or i1 %and_ln58_73, i1 %xor_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_113)   --->   "%select_ln58_111 = select i1 %xor_ln58_151, i13 4095, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_112 = select i1 %and_ln58_74, i13 4096, i13 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_112' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_113 = select i1 %or_ln58_35, i13 %select_ln58_111, i13 %select_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_113' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln58_75 = sext i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'sext' 'sext_ln58_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln58_76 = sext i13 %select_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'sext' 'sext_ln58_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.75ns)   --->   "%add_ln58_49 = add i13 %select_ln42_188, i13 %select_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.75ns)   --->   "%add_ln58_36 = add i14 %sext_ln58_76, i14 %sext_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_8017 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_36, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'bitselect' 'tmp_8017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_8018 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_49, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'bitselect' 'tmp_8018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_153 = xor i1 %tmp_8017, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'xor' 'xor_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%and_ln58_75 = and i1 %tmp_8018, i1 %xor_ln58_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'and' 'and_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%xor_ln58_154 = xor i1 %tmp_8018, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_115)   --->   "%and_ln58_76 = and i1 %tmp_8017, i1 %xor_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.12ns)   --->   "%xor_ln58_155 = xor i1 %tmp_8017, i1 %tmp_8018" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%xor_ln58_156 = xor i1 %xor_ln58_155, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'xor' 'xor_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%or_ln58_36 = or i1 %and_ln58_75, i1 %xor_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'or' 'or_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_116)   --->   "%select_ln58_114 = select i1 %xor_ln58_155, i13 4095, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'select' 'select_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_115 = select i1 %and_ln58_76, i13 4096, i13 %add_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'select' 'select_ln58_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_116 = select i1 %or_ln58_36, i13 %select_ln58_114, i13 %select_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_116' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 683 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 684 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 685 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.116ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [52]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [101]  (0.642 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [110]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_250', firmware/nnet_utils/nnet_dense_latency.h:42) [118]  (0.122 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73_39', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [338]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42_165', firmware/nnet_utils/nnet_dense_latency.h:42) [344]  (0.705 ns)
	'or' operation 1 bit ('or_ln42_123', firmware/nnet_utils/nnet_dense_latency.h:42) [346]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_291', firmware/nnet_utils/nnet_dense_latency.h:42) [347]  (0.000 ns)
	'add' operation 13 bit ('add_ln42_39', firmware/nnet_utils/nnet_dense_latency.h:42) [349]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42_165', firmware/nnet_utils/nnet_dense_latency.h:42) [351]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_292', firmware/nnet_utils/nnet_dense_latency.h:42) [352]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_165', firmware/nnet_utils/nnet_dense_latency.h:42) [358]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_166', firmware/nnet_utils/nnet_dense_latency.h:42) [364]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_124', firmware/nnet_utils/nnet_dense_latency.h:42) [365]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_295', firmware/nnet_utils/nnet_dense_latency.h:42) [367]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_125', firmware/nnet_utils/nnet_dense_latency.h:42) [373]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_168', firmware/nnet_utils/nnet_dense_latency.h:42) [374]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_31', firmware/nnet_utils/nnet_dense_latency.h:58) [636]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_66', firmware/nnet_utils/nnet_dense_latency.h:58) [642]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_100', firmware/nnet_utils/nnet_dense_latency.h:58) [647]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_101', firmware/nnet_utils/nnet_dense_latency.h:58) [648]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_46', firmware/nnet_utils/nnet_dense_latency.h:58) [667]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_106', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_107', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_112', firmware/nnet_utils/nnet_dense_latency.h:58) [711]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_113', firmware/nnet_utils/nnet_dense_latency.h:58) [712]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
