// Seed: 2697556488
module module_0 (
    input wor id_0,
    output supply1 id_1
);
  logic id_3;
  ;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3, id_4;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2
);
  reg id_4;
  wor [-1 : -1] id_5;
  initial begin : LABEL_0
    #1 begin : LABEL_1
      id_4 = id_0;
    end
  end
  assign id_5 = id_1 - -1;
  wire id_6;
  assign id_5 = 1;
  assign id_4 = 1;
endmodule
