# do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:16 on May 27,2023
# vcom multadd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity multadd_vhdl
# -- Compiling architecture rtl of multadd_vhdl
# ** Warning: multadd.vhd(23): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: multadd.vhd(24): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: multadd.vhd(25): (vcom-1236) Shared variables must be of a protected type.
# End time: 16:12:17 on May 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on May 27,2023
# vlog multadd.sv 
# -- Compiling module multadd_sv
# 
# Top level modules:
# 	multadd_sv
# End time: 16:12:17 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on May 27,2023
# vlog top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:12:17 on May 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" top 
# Start time: 16:12:17 on May 27,2023
# Loading sv_std.std
# Loading work.top
# Loading work.multadd_sv
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.multadd_vhdl(rtl)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top/VHDL_MUX
#                    0: a: xx  b: xx  c: xx  d: xx   predicted: xxxxx  vhdl_out: 00000   sv_out:  xxxxx
#                10000: a: xx  b: xx  c: xx  d: xx   predicted: xxxxx  vhdl_out: 00000   sv_out:  00000
#                30000: a: xx  b: xx  c: xx  d: xx   predicted: xxxxx  vhdl_out: xxxxx   sv_out:  xxxxx
#                60000: a: 24  b: 81  c: 09  d: 63   predicted: 0159f  vhdl_out: xxxxx   sv_out:  xxxxx
#                70000: a: 24  b: 81  c: 09  d: 63   predicted: 0159f  vhdl_out: 0159f   sv_out:  0159f
#                80000: a: 0d  b: 8d  c: 65  d: 12   predicted: 00e43  vhdl_out: 0159f   sv_out:  0159f
#                90000: a: 0d  b: 8d  c: 65  d: 12   predicted: 00e43  vhdl_out: 00e43   sv_out:  00e43
#               100000: a: 01  b: 0d  c: 76  d: 3d   predicted: 01c2b  vhdl_out: 00e43   sv_out:  00e43
#               110000: a: 01  b: 0d  c: 76  d: 3d   predicted: 01c2b  vhdl_out: 01c2b   sv_out:  01c2b
#               120000: a: ed  b: 8c  c: f9  d: c6   predicted: 14232  vhdl_out: 01c2b   sv_out:  01c2b
#               130000: a: ed  b: 8c  c: f9  d: c6   predicted: 14232  vhdl_out: 14232   sv_out:  14232
#               140000: a: c5  b: aa  c: e5  d: 77   predicted: 0ed45  vhdl_out: 14232   sv_out:  14232
#               150000: a: c5  b: aa  c: e5  d: 77   predicted: 0ed45  vhdl_out: 0ed45   sv_out:  0ed45
#               160000: a: 12  b: 8f  c: f2  d: ce   predicted: 0ccca  vhdl_out: 0ed45   sv_out:  0ed45
#               170000: a: 12  b: 8f  c: f2  d: ce   predicted: 0ccca  vhdl_out: 0ccca   sv_out:  0ccca
#               180000: a: e8  b: c5  c: 5c  d: bd   predicted: 0f674  vhdl_out: 0ccca   sv_out:  0ccca
#               190000: a: e8  b: c5  c: 5c  d: bd   predicted: 0f674  vhdl_out: 0f674   sv_out:  0f674
#               200000: a: 2d  b: 65  c: 63  d: 0a   predicted: 0159f  vhdl_out: 0f674   sv_out:  0f674
#               210000: a: 2d  b: 65  c: 63  d: 0a   predicted: 0159f  vhdl_out: 0159f   sv_out:  0159f
#               220000: a: 80  b: 20  c: aa  d: 9d   predicted: 07842  vhdl_out: 0159f   sv_out:  0159f
#               230000: a: 80  b: 20  c: aa  d: 9d   predicted: 07842  vhdl_out: 07842   sv_out:  07842
#               240000: a: 96  b: 13  c: 0d  d: 53   predicted: 00f59  vhdl_out: 07842   sv_out:  07842
#               250000: a: 96  b: 13  c: 0d  d: 53   predicted: 00f59  vhdl_out: 00f59   sv_out:  00f59
# ** Note: $stop    : top.sv(36)
#    Time: 251 ns  Iteration: 0  Instance: /top
# Break in Module top at top.sv line 36
# Stopped at top.sv line 36
# Break key hit
# End time: 16:12:23 on May 27,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 6
