#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.59 (MB), peak = 1389.94 (MB)
#CELL_VIEW up_counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Jul 20 16:45:33 2025
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 188 um.
#Total half perimeter of net bounding box = 196 um.
#Total wire length on LAYER Metal1 = 17 um.
#Total wire length on LAYER Metal2 = 126 um.
#Total wire length on LAYER Metal3 = 45 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#
#-----------------------
# Metal1             38
# Metal2             18
#-----------------------
#                    56
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.33 (MB), peak = 1389.94 (MB)
#CELL_VIEW up_counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.33 (MB), peak = 1389.94 (MB)
#CELL_VIEW up_counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 188 um.
#Total half perimeter of net bounding box = 196 um.
#Total wire length on LAYER Metal1 = 17 um.
#Total wire length on LAYER Metal2 = 126 um.
#Total wire length on LAYER Metal3 = 45 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#
#-----------------------
# Metal1             38
# Metal2             18
#-----------------------
#                    56
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.41 (MB)
#Total memory = 1359.33 (MB)
#Peak memory = 1389.94 (MB)
#       no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.36 (MB)
#Total memory = 1355.04 (MB)
#Peak memory = 1389.94 (MB)
#Number of warnings = 4
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jul 20 16:45:33 2025
#
#Default setup view is reset to WORST.
#Default setup view is reset to WORST.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1355.16 (MB), peak = 1389.94 (MB)
