$date
	Mon Sep 22 00:49:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_modulo_04 $end
$var wire 5 ! w_corregida_b4 [4:0] $end
$var reg 8 " conmutador_8 [7:0] $end
$var reg 4 # pos_error [3:0] $end
$scope module dut $end
$var wire 8 $ conmutador_8 [7:0] $end
$var wire 4 % pos_error [3:0] $end
$var wire 5 & w_corregida_b4 [4:0] $end
$var wire 8 ' palabra [7:0] $end
$var wire 8 ( mascara_error [7:0] $end
$var wire 3 ) error_bit [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b11100001 '
b1100 &
b0 %
b11100001 $
b0 #
b11100001 "
b1100 !
$end
#10000
b1100 !
b1100 &
b11100001 '
b11 )
b100 (
b1011 #
b1011 %
b11100101 "
b11100101 $
#20000
b10000 (
b1100 !
b1100 &
b11100001 '
b101 )
b1101 #
b1101 %
b11110001 "
b11110001 $
#30000
b100000 (
b1100 !
b1100 &
b11100001 '
b110 )
b1110 #
b1110 %
b11000001 "
b11000001 $
#40000
b1000000 (
b1100 !
b1100 &
b11100001 '
b111 )
b1111 #
b1111 %
b10100001 "
b10100001 $
#50000
b1111111 (
b10000 !
b10000 &
b10000000 '
b1 )
b1 #
b1 %
b10000001 "
b10000001 $
#60000
