# SPARC_V8_Build-CIIC4082_17_2-
Building a SPARC V8 in Verilog for Computer Architecture II
Still a WIP
Expected to finish the entirety of the SPARC V8 in Verilog by the end of January
for now the only thing available is a RAM512x8 that stores and loads half-words,words and bytes
