
xil_DRP_BusSync
###############

.. TODO:: No documentation available.


.. rubric:: Entity Declaration:

.. literalinclude:: ../../../src/xil/xil_DRP_BusSync.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 42-62

Source file: `xil/xil_DRP_BusSync.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/xil/xil_DRP_BusSync.vhdl>`_


	 