SYSTEM ddr2_multi_port
{
   # 
   # Generated by: com.altera.sopcmodel.ensemble.EnsembleGeneratePTF
   # Date: 2010.07.19.09:53:38
   # 
   #    clock_source "clk_50"
   #    altmemddr2 "ddr2"
   #    DDR2_SODIMM_Read_Port "Read_Port0"
   #    DDR2_SODIMM_Write_Port "Write_Port0"
   # 
   #    Contains 5 connections.
   # 
   System_Wizard_Version = "8.0";
   Builder_Application = "sopc_builder_ca";
   #. values for Builder_Application are:
   #.    sopc_builder_preview --> 6.1p, 7.0p prerelease versions
   #.    sopc_builder_ca      --> 7.1 and later
   #.    (missing) --> 6.0 or earlier
   WIZARD_SCRIPT_ARGUMENTS 
   {
      hdl_language = "verilog";
      device_family = "STRATIXIV";
      device_family_id = "STRATIXIV";
      generate_sdk = "0";
      do_build_sim = "0";
      hardcopy_compatible = "0";
      CLOCKS 
      {
         CLOCK clk_50
         {
            frequency = "50000000";
            source = "External";
            Is_Clock_Source = "0";
            display_name = "clk_50";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "clk_50.clk";
         }
         CLOCK ddr2_phy_clk
         {
            frequency = "200000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "phy_clk from ddr2";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "ddr2.sysclk";
         }
         CLOCK ddr2_phy_clk_out
         {
            frequency = "200000000";
            source = "ddr2_phy_clk";
            Is_Clock_Source = "0";
            display_name = "ddr2_phy_clk_out";
         }
         CLOCK ddr2_aux_full_rate_clk
         {
            frequency = "400000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "aux_full_rate_clk from ddr2";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "ddr2.auxfull";
         }
         CLOCK ddr2_aux_full_rate_clk_out
         {
            frequency = "400000000";
            source = "ddr2_aux_full_rate_clk";
            Is_Clock_Source = "0";
            display_name = "ddr2_aux_full_rate_clk_out";
         }
         CLOCK ddr2_aux_half_rate_clk
         {
            frequency = "200000000";
            source = "";
            Is_Clock_Source = "1";
            display_name = "aux_half_rate_clk from ddr2";
            pipeline = "0";
            clock_module_connection_point_for_c2h = "ddr2.auxhalf";
         }
         CLOCK ddr2_aux_half_rate_clk_out
         {
            frequency = "200000000";
            source = "ddr2_aux_half_rate_clk";
            Is_Clock_Source = "0";
            display_name = "ddr2_aux_half_rate_clk_out";
         }
      }
   }
   MODULE ddr2
   {
      PORT_WIRING 
      {
         PORT pll_ref_clk
         {
            type = "clk";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT soft_reset_n
         {
            type = "reset_n";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT aux_full_rate_clk
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT aux_half_rate_clk
         {
            type = "out_clk";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_odt
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            declare_one_bit_as_std_logic_vector = "1";
         }
         PORT mem_clk
         {
            type = "export";
            width = "2";
            direction = "inout";
            Is_Enabled = "1";
         }
         PORT mem_clk_n
         {
            type = "export";
            width = "2";
            direction = "inout";
            Is_Enabled = "1";
         }
         PORT mem_cs_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            declare_one_bit_as_std_logic_vector = "1";
         }
         PORT mem_cke
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
            declare_one_bit_as_std_logic_vector = "1";
         }
         PORT mem_addr
         {
            type = "export";
            width = "14";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_ba
         {
            type = "export";
            width = "3";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_ras_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_cas_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_we_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT mem_dq
         {
            type = "export";
            width = "64";
            direction = "inout";
            Is_Enabled = "1";
         }
         PORT mem_dqs
         {
            type = "export";
            width = "8";
            direction = "inout";
            Is_Enabled = "1";
         }
         PORT mem_dqsn
         {
            type = "export";
            width = "8";
            direction = "inout";
            Is_Enabled = "1";
         }
         PORT mem_dm
         {
            type = "export";
            width = "8";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT local_refresh_ack
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT local_wdata_req
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT local_init_done
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT reset_phy_clk_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT oct_ctl_rs_value
         {
            type = "export";
            width = "14";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT oct_ctl_rt_value
         {
            type = "export";
            width = "14";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT dll_reference_clk
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT dqs_delay_ctrl_export
         {
            type = "export";
            width = "6";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT aux_scan_clk_reset_n
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT aux_scan_clk
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT global_reset_n
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
      }
      SLAVE s1
      {
         PORT_WIRING 
         {
            PORT phy_clk
            {
               type = "out_clk";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT local_address
            {
               type = "address";
               width = "25";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_write_req
            {
               type = "write";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_read_req
            {
               type = "read";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_burstbegin
            {
               type = "beginbursttransfer";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_ready
            {
               type = "waitrequest_n";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT local_rdata
            {
               type = "readdata";
               width = "256";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT local_rdata_valid
            {
               type = "readdatavalid";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT local_wdata
            {
               type = "writedata";
               width = "256";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_be
            {
               type = "byteenable";
               width = "32";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT local_size
            {
               type = "burstcount";
               width = "3";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT reset_request_n
            {
               type = "resetrequest_n";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Hold_Time = "0cycles";
            Setup_Time = "0cycles";
            Is_Printable_Device = "0";
            Address_Alignment = "dynamic";
            Well_Behaved_Waitrequest = "0";
            Is_Nonvolatile_Storage = "0";
            Address_Span = "1073741824";
            Read_Latency = "0";
            Is_Memory_Device = "1";
            Maximum_Pending_Read_Transactions = "32";
            Minimum_Uninterrupted_Run_Length = "1";
            Accepts_Internal_Connections = "1";
            Write_Latency = "0";
            Is_Flash = "0";
            Data_Width = "256";
            Address_Width = "25";
            Maximum_Burst_Size = "4";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
            Clock_Source = "ddr2_phy_clk_out";
            Has_Clock = "1";
            MASTERED_BY Read_Port0/avalon_master
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            MASTERED_BY Write_Port0/avalon_master
            {
               priority = "1";
               Offset_Address = "0x00000000";
            }
            Base_Address = "0x00000000";
         }
      }
      iss_model_name = "altera_memory";
      class = "ddr2_high_perf";
      WIZARD_SCRIPT_ARGUMENTS 
      {
         device_family = "Stratix IV";
         datawidth = "64";
         memtype = "DDR2 SDRAM";
         local_burst_length = "4";
         num_chipselects = "1";
         cas_latency = "6.0";
         addr_width = "14";
         ba_width = "3";
         row_width = "14";
         col_width = "10";
         clockspeed = "2500";
         data_width_ratio = "4";
         reg_dimm = "false";
         dq_per_dqs = "8";
         phy_if_type_afi = "true";
         ddrx = "true";
      }
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Clock_Source = "clk_50";
         Has_Clock = "1";
      }
      class_version = "9.1";
   }
   MODULE Read_Port0
   {
      MASTER avalon_master
      {
         PORT_WIRING 
         {
            PORT iCLK
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT iRST_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT oADDRESS
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oCS
            {
               type = "chipselect";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oREAD
            {
               type = "read";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT iREAD_DATA
            {
               type = "readdata";
               width = "256";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT iREAD_VALID
            {
               type = "readdatavalid";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT oBURST_COUNT
            {
               type = "burstcount";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT iWAIT_REQ
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "256";
            Address_Width = "32";
            Maximum_Burst_Size = "128";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         MEMORY_MAP 
         {
            Entry ddr2/s1
            {
               address = "0x00000000";
               span = "0x40000000";
               is_bridge = "0";
            }
         }
      }
      PORT_WIRING 
      {
         PORT iRST_n_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT iCLK_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT iREAD_ACK_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT oREAD_DATA_F
         {
            type = "export";
            width = "32";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT oEMPTY_F
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT oPORT_READY_F
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT iIP_INIT_DONE
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT c_state
         {
            type = "export";
            width = "4";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT error
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "DDR2_SODIMM_Read_Port";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Bridge = "0";
         Is_Enabled = "1";
         Clock_Source = "ddr2_phy_clk_out";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "D:/Home/User/Desktop/current_work/DE4/CodeGenerated/DE4/DE4_230_CAMERA/DDR2_SODIMM_Read_Port.v,D:/Home/User/Desktop/current_work/DE4/CodeGenerated/DE4/DE4_230_CAMERA/Read_Port0.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
   }
   MODULE Write_Port0
   {
      MASTER avalon_master
      {
         PORT_WIRING 
         {
            PORT iCLK
            {
               type = "clk";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT iRST_n
            {
               type = "reset_n";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT oADDRESS
            {
               type = "address";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oCS
            {
               type = "chipselect";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oWRITE
            {
               type = "write";
               width = "1";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oWRITE_DATA
            {
               type = "writedata";
               width = "256";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT oBYTE_ENABLE
            {
               type = "byteenable";
               width = "32";
               direction = "output";
               Is_Enabled = "1";
            }
            PORT iWAIT_REQ
            {
               type = "waitrequest";
               width = "1";
               direction = "input";
               Is_Enabled = "1";
            }
            PORT oBURST_COUNT
            {
               type = "burstcount";
               width = "8";
               direction = "output";
               Is_Enabled = "1";
            }
         }
         SYSTEM_BUILDER_INFO 
         {
            Bus_Type = "avalon";
            Is_Asynchronous = "0";
            DBS_Big_Endian = "0";
            Adapts_To = "";
            Do_Stream_Reads = "0";
            Do_Stream_Writes = "0";
            Max_Address_Width = "32";
            Data_Width = "256";
            Address_Width = "32";
            Maximum_Burst_Size = "128";
            Register_Incoming_Signals = "0";
            Register_Outgoing_Signals = "0";
            Interleave_Bursts = "0";
            Linewrap_Bursts = "0";
            Burst_On_Burst_Boundaries_Only = "0";
            Always_Burst_Max_Burst = "0";
            Is_Big_Endian = "0";
            Is_Enabled = "1";
         }
         MEMORY_MAP 
         {
            Entry ddr2/s1
            {
               address = "0x00000000";
               span = "0x40000000";
               is_bridge = "0";
            }
         }
      }
      PORT_WIRING 
      {
         PORT iRST_n_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT iCLK_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT iWRITE_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT iWRITE_DATA_F
         {
            type = "export";
            width = "32";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT oFULL_F
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT iFLUSH_REQ_F
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT oFLUSH_BUSY_F
         {
            type = "export";
            width = "1";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT iIP_INIT_DONE
         {
            type = "export";
            width = "1";
            direction = "input";
            Is_Enabled = "1";
         }
         PORT c_state_flush
         {
            type = "export";
            width = "5";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT wrusedw
         {
            type = "export";
            width = "9";
            direction = "output";
            Is_Enabled = "1";
         }
         PORT c_state
         {
            type = "export";
            width = "4";
            direction = "output";
            Is_Enabled = "1";
         }
      }
      class = "no_legacy_module";
      class_version = "1.0";
      gtf_class_name = "DDR2_SODIMM_Write_Port";
      gtf_class_version = "1.0";
      SYSTEM_BUILDER_INFO 
      {
         Do_Not_Generate = "1";
         Instantiate_In_System_Module = "1";
         Is_Bridge = "0";
         Is_Enabled = "1";
         Clock_Source = "ddr2_phy_clk_out";
         Has_Clock = "1";
      }
      HDL_INFO 
      {
         Simulation_HDL_Files = "D:/Home/User/Desktop/current_work/DE4/CodeGenerated/DE4/DE4_230_CAMERA/DDR2_SODIMM_Write_Port.v,D:/Home/User/Desktop/current_work/DE4/CodeGenerated/DE4/DE4_230_CAMERA/Write_Port0.v";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
   }
}
