\hypertarget{struct_core_debug___type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{struct_core_debug___type}\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}{D\+H\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}{D\+C\+R\+SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}{D\+C\+R\+DR}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}{D\+E\+M\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a1defe18fe95571e383d754b13d3f6c51}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}{D\+A\+U\+T\+H\+C\+T\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}{D\+S\+C\+SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}\label{struct_core_debug___type_a65047e5b8051fa0c84200f8229a155b3}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+A\+U\+T\+H\+C\+T\+RL@{D\+A\+U\+T\+H\+C\+T\+RL}}
\index{D\+A\+U\+T\+H\+C\+T\+RL@{D\+A\+U\+T\+H\+C\+T\+RL}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+A\+U\+T\+H\+C\+T\+RL}{DAUTHCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t D\+A\+U\+T\+H\+C\+T\+RL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register \mbox{\Hypertarget{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}\label{struct_core_debug___type_ad1dbd0dd98b6d9327f70545e0081ddbf}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+DR@{D\+C\+R\+DR}}
\index{D\+C\+R\+DR@{D\+C\+R\+DR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+R\+DR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t D\+C\+R\+DR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register \mbox{\Hypertarget{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}\label{struct_core_debug___type_ab74a9ec90ad18e4f7a20362d362b754a}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+C\+R\+SR@{D\+C\+R\+SR}}
\index{D\+C\+R\+SR@{D\+C\+R\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+R\+SR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t D\+C\+R\+SR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register \mbox{\Hypertarget{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}\label{struct_core_debug___type_aa99de5f8c609f10c25ed51f57b2edd74}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+E\+M\+CR@{D\+E\+M\+CR}}
\index{D\+E\+M\+CR@{D\+E\+M\+CR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+E\+M\+CR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t D\+E\+M\+CR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}\label{struct_core_debug___type_a94ca828091a9226ab6684fbf30e52909}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+H\+C\+SR@{D\+H\+C\+SR}}
\index{D\+H\+C\+SR@{D\+H\+C\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+H\+C\+SR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t D\+H\+C\+SR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register \mbox{\Hypertarget{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}\label{struct_core_debug___type_a2916e1173ded6e0fc26e8445e72a6087}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!D\+S\+C\+SR@{D\+S\+C\+SR}}
\index{D\+S\+C\+SR@{D\+S\+C\+SR}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+S\+C\+SR}{DSCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t D\+S\+C\+SR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register \mbox{\Hypertarget{struct_core_debug___type_a1defe18fe95571e383d754b13d3f6c51}\label{struct_core_debug___type_a1defe18fe95571e383d754b13d3f6c51}} 
\index{Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!Core\+Debug\+\_\+\+Type@{Core\+Debug\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
