Start time: 11:32:44 on Apr 14,2024
qverilog con_diag.sv 
-- Compiling module con
** Warning: con_diag.sv(43): (qverilog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.

Top level modules:
	con
# vsim -lib work work.con -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: con_diag.sv(43): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.con(fast)
# run -all
#          13          29          45          69          73 
# 
#          11          37           9          91          37 
# 
#          75          79          43          39          89 
# 
#          47          35          73          45          71 
# 
#          51          77          87          75          79 
# 
# arr is '{'{13, 29, 45, 69, 73}, '{11, 37, 9, 91, 37}, '{75, 79, 43, 39, 89}, '{47, 35, 73, 45, 71}, '{51, 77, 87, 75, 79}}
#  quit -f
# End time: 11:32:49 on Apr 14,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
