AFE_BIAS_BANDGAP_ANALOG_PROGRAMMABILITY,VAR_0
BANDGAP_96_10,VAR_1
BANDGAP_AND_BIAS_CONTROL,VAR_2
BANDGAP_ON,VAR_3
BANDGAP_SEL,FUNC_0
BIASEXTR_127_7,VAR_4
BIASEXTR_SEL,FUNC_1
BIAS_BLOCK_ON,VAR_5
BIT,FUNC_2
BYPASS_VCO_RANGE,VAR_6
CP_CURRENT_SEL,FUNC_3
CP_PROGRAM_EN,VAR_7
DRM_DEV_ERROR,FUNC_4
HIGH_PROGRAM_EN,VAR_8
HSFREQRANGE_SEL,FUNC_5
HS_RX_CONTROL_OF_LANE_0,VAR_9
HS_TX_CLOCK_LANE_EXIT_STATE_TIME_CONTROL,VAR_10
HS_TX_CLOCK_LANE_HS_ZERO_STATE_TIME_CONTROL,VAR_11
HS_TX_CLOCK_LANE_POST_TIME_CONTROL,VAR_12
HS_TX_CLOCK_LANE_PREPARE_STATE_TIME_CONTROL,VAR_13
HS_TX_CLOCK_LANE_REQUEST_STATE_TIME_CONTROL,VAR_14
HS_TX_CLOCK_LANE_TRAIL_STATE_TIME_CONTROL,VAR_15
HS_TX_DATA_LANE_EXIT_STATE_TIME_CONTROL,VAR_16
HS_TX_DATA_LANE_HS_ZERO_STATE_TIME_CONTROL,VAR_17
HS_TX_DATA_LANE_PREPARE_STATE_TIME_CONTROL,VAR_18
HS_TX_DATA_LANE_REQUEST_STATE_TIME_CONTROL,VAR_19
HS_TX_DATA_LANE_TRAIL_STATE_TIME_CONTROL,VAR_20
INPUT_DIVIDER,FUNC_6
INTERNAL_REG_CURRENT,VAR_21
LEVEL_SHIFTERS_ON,VAR_22
LOOP_DIV_HIGH_SEL,FUNC_7
LOOP_DIV_LOW_SEL,FUNC_8
LOW_PROGRAM_EN,VAR_23
LPF_PROGRAM_EN,VAR_24
LPF_RESISTORS_SEL,FUNC_9
PLL_BIAS_CUR_SEL_CAP_VCO_CONTROL,VAR_25
PLL_CP_CONTROL_PLL_LOCK_BYPASS,VAR_26
PLL_INPUT_AND_LOOP_DIVIDER_RATIOS_CONTROL,VAR_27
PLL_INPUT_DIVIDER_RATIO,VAR_28
PLL_INPUT_DIV_EN,VAR_29
PLL_LOOP_DIVIDER_RATIO,VAR_30
PLL_LOOP_DIV_EN,VAR_31
PLL_LPF_AND_CP_CONTROL,VAR_32
POWER_CONTROL,VAR_33
POWER_MANAGE,VAR_34
REF_BIAS_CUR_SEL,VAR_35
SETRD_MAX,VAR_36
TERMINATION_RESISTER_CONTROL,VAR_37
TER_CAL_DONE,VAR_38
TER_RESISTORS_ON,VAR_39
TER_RESISTOR_HIGH,VAR_40
TER_RESISTOR_LOW,VAR_41
THS_PRE_PROGRAM_EN,VAR_42
THS_ZERO_PROGRAM_EN,VAR_43
TLP_PROGRAM_EN,VAR_44
VCO_IN_CAP_CON_LOW,VAR_45
VCO_RANGE_CON_SEL,FUNC_10
clk_disable_unprepare,FUNC_11
clk_prepare_enable,FUNC_12
dppa_map,VAR_46
dw_mipi_dsi_phy_write,FUNC_13
max_mbps_to_parameter,FUNC_14
ns2bc,FUNC_15
ns2ui,FUNC_16
dw_mipi_dsi_phy_init,FUNC_17
priv_data,VAR_47
dsi,VAR_48
ret,VAR_49
i,VAR_50
vco,VAR_51
