#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr  5 17:08:26 2022
# Process ID: 3560
# Current directory: D:/colab_2022/CO_LAB1/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10440 D:\colab_2022\CO_LAB1\lab_1\lab_1.xpr
# Log file: D:/colab_2022/CO_LAB1/lab_1/vivado.log
# Journal file: D:/colab_2022/CO_LAB1/lab_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/vivado/Vivado/2021.1/scripts/Vivado_init.tcl'
start_gui
open_project D:/colab_2022/CO_LAB1/lab_1/lab_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/colab_2022/CO_LAB1/lab_1/lab_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.797 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Tue Apr  5 17:50:31 2022] Launched synth_1...
Run output will be captured here: D:/colab_2022/CO_LAB1/lab_1/lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Apr  5 17:51:19 2022] Launched impl_1...
Run output will be captured here: D:/colab_2022/CO_LAB1/lab_1/lab_1.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/src2.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/result.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/src1.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/test case.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/op.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/zcv.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 93db4029c3104a689079edd933a1efbc --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 93db4029c3104a689079edd933a1efbc --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
***************************************************
 Congratulation! All data are correct! 
***************************************************
$stop called at time : 175 ns : File "D:/colab_2022/CO_LAB1/lab_1/lab_1.srcs/sources_1/imports/CO_LAB1/testbench.v" Line 104
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.797 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1117.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/src2.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/result.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/src1.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/test case.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/op.txt'
INFO: [SIM-utils-43] Exported 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim/zcv.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto 93db4029c3104a689079edd933a1efbc --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 93db4029c3104a689079edd933a1efbc --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/colab_2022/CO_LAB1/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
***************************************************
 Congratulation! All data are correct! 
***************************************************
$stop called at time : 175 ns : File "D:/colab_2022/CO_LAB1/lab_1/lab_1.srcs/sources_1/imports/CO_LAB1/testbench.v" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.797 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\new\alu_btm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\new\alu_btm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\imports\CO_LAB1\alu_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\colab_2022\CO_LAB1\lab_1\lab_1.srcs\sources_1\new\alu_btm.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.797 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 00:12:37 2022...
