Project name \+: F\+I\+FO ~\newline
 Release \+: 0.\+0 ~\newline
 Date \+: 2020-\/10-\/20\hypertarget{index_autotoc_md0}{}\doxysubsection{General Description}\label{index_autotoc_md0}
A simple F\+I\+FO hardware written in V\+H\+DL. ~\newline
 Features\+:
\begin{DoxyItemize}
\item Full and Empty flags
\item Single and dual clock versions
\end{DoxyItemize}\hypertarget{index_autotoc_md1}{}\doxysubsection{Directory structure}\label{index_autotoc_md1}

\begin{DoxyItemize}
\item D\+OC
\begin{DoxyItemize}
\item D\+O\+X\+\_\+\+H\+DL \+: Auto-\/generated Doxygen documentation
\end{DoxyItemize}
\item G\+H\+DL
\begin{DoxyItemize}
\item Makefile for G\+H\+DL simulation
\end{DoxyItemize}
\item H\+DL
\begin{DoxyItemize}
\item R\+TL \+: Synthesized R\+TL codes.
\item B\+HV \+: Behavioral codes.
\item TB \+: Testbenches.
\end{DoxyItemize}
\item P\+Y\+T\+H\+ON
\begin{DoxyItemize}
\item Python scripts
\end{DoxyItemize}
\item V\+I\+V\+A\+DO
\begin{DoxyItemize}
\item B\+IN \+: Binary files
\item C\+O\+N\+S\+TR \+: Constraint files
\item I\+M\+PL \+: Implementation files
\item S\+Y\+N\+TH \+: Synthesis files
\item T\+CL \+: Vivado scripts
\item W\+O\+RK \+: Working directory for T\+CL based operations
\end{DoxyItemize}
\end{DoxyItemize}\hypertarget{index_autotoc_md2}{}\doxysubsection{Hardware}\label{index_autotoc_md2}
C\+M\+O\+D-\/\+A7 is used for verification.
\begin{DoxyItemize}
\item F\+P\+GA\+: Xilinx Artix-\/7 (X\+C7\+A35\+T-\/1\+C\+P\+G236C)
\item 12 M\+Hz clock
\end{DoxyItemize}\hypertarget{index_autotoc_md3}{}\doxysubsection{Simulation}\label{index_autotoc_md3}

\begin{DoxyEnumerate}
\item {\bfseries{P\+Y\+T\+H\+ON\+:}}
\begin{DoxyItemize}
\item Run {\ttfamily py/tvgen\+\_\+fifo.\+py} to generate random test vectors.
\begin{DoxyItemize}
\item Specify number of test vectors\+: {\ttfamily N\+B\+\_\+\+T\+V\+E\+CS = 100}
\item Specify the F\+I\+FO size\+: {\ttfamily F\+I\+F\+O\+\_\+\+S\+I\+ZE = 5}
\item Test vectors will be generated and saved into {\ttfamily T\+V\+\_\+\+F\+I\+LE}.
\end{DoxyItemize}
\end{DoxyItemize}
\item Copy python generated test vector files into {\ttfamily msim/in}
\item {\bfseries{M\+O\+D\+E\+L\+S\+IM\+:}}
\begin{DoxyItemize}
\item Open {\ttfamily msim/\+F\+I\+F\+O.\+mpf}.
\item Open R\+TL simulation configuration.
\item {\ttfamily run -\/all}
\end{DoxyItemize}
\item {\bfseries{G\+H\+DL\+:}}
\begin{DoxyItemize}
\item {\ttfamily make}
\end{DoxyItemize}
\end{DoxyEnumerate}
\begin{DoxyItemize}
\item This module has a self-\/checking testbench. If there is no error, its functionality is correct.
\end{DoxyItemize}\hypertarget{index_autotoc_md4}{}\doxysubsection{Synthesis}\label{index_autotoc_md4}
Vivado in T\+CL mode\+: \begin{DoxyVerb}cd VIVADO/WORK
vivado -mode tcl
source ../TCL/build.tcl
\end{DoxyVerb}


Implementation results\+:


\begin{DoxyItemize}
\item Area \+:
\item Slack (M\+ET) \+:
\end{DoxyItemize}\hypertarget{index_autotoc_md5}{}\doxysubsection{Programming the F\+P\+GA}\label{index_autotoc_md5}
Run program.\+tcl to program the F\+P\+GA\+: \begin{DoxyVerb}vivado -mode tcl
source ../TCL/program.tcl
\end{DoxyVerb}


Run flash.\+tcl to program the configuration flash memory\+: \begin{DoxyVerb}source ../TCL/flash.tcl
\end{DoxyVerb}
 