
---------- Begin Simulation Statistics ----------
final_tick                               2062057391820                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 589223                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641736                       # Number of bytes of host memory used
host_op_rate                                  1090223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1744.31                       # Real time elapsed on the host
host_tick_rate                             1182161091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1901689036                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.062057                       # Number of seconds simulated
sim_ticks                                2062057391820                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.967842                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.032158                       # Percentage of non-idle cycles
system.cpu0.numCycles                       199136652                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6403919.845738                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              192732732.154262                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        215582369                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1848891315                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  237732525                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          494                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  154763543                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2407                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1414620291                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6192364540                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6192364540                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1112331519                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          556730367                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    175334735                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              21730290                       # Number of float alu accesses
system.cpu1.num_fp_insts                     21730290                       # number of float instructions
system.cpu1.num_fp_register_reads            19908444                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           14036840                       # number of times the floating registers were written
system.cpu1.num_func_calls                   16446915                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1826159272                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1826159272                       # number of integer instructions
system.cpu1.num_int_register_reads         3632267493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1465443469                       # number of times the integer registers were written
system.cpu1.num_load_insts                  237732464                       # Number of load instructions
system.cpu1.num_mem_refs                    392496002                       # number of memory refs
system.cpu1.num_store_insts                 154763538                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             14567543      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1425164457     77.08%     77.87% # Class of executed instruction
system.cpu1.op_class::IntMult                 2365421      0.13%     78.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                  5630131      0.30%     78.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3392193      0.18%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1457411      0.08%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  524728      0.03%     78.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2740097      0.15%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             313781      0.02%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              52090      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::MemRead               233507385     12.63%     91.40% # Class of executed instruction
system.cpu1.op_class::MemWrite              147606644      7.98%     99.38% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            4225079      0.23%     99.61% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7156894      0.39%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1848891315                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  673                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       203123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        668974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     89246829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    178494617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             352103                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3967                       # Transaction distribution
system.membus.trans_dist::CleanEvict           199156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113748                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        352103                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1134825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1134825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1134825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30068352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30068352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30068352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            465851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  465851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              465851                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1010886429                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2491099607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37838124                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37838124                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37838124                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37838124                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84271.991091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84271.991091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84271.991091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84271.991091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37539090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37539090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37539090                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37539090                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83605.991091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83605.991091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83605.991091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83605.991091                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37838124                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37838124                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84271.991091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84271.991091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37539090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37539090                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83605.991091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83605.991091                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.326208                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.326208                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836575                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  29495208600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29495208600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  29495208600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29495208600                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84776.809920                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84776.809920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84776.809920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84776.809920                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29263496544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29263496544                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29263496544                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29263496544                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84110.809920                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84110.809920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84110.809920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84110.809920                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  29484024795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29484024795                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84807.066660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84807.066660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  29252483235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29252483235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84141.066660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84141.066660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11183805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11183805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43686.738281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43686.738281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11013309                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11013309                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43020.738281                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43020.738281                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1414347261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1414347261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1414347261                       # number of overall hits
system.cpu1.icache.overall_hits::total     1414347261                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       273030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       273030                       # number of overall misses
system.cpu1.icache.overall_misses::total       273030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2839985505                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2839985505                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2839985505                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2839985505                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 10401.734260                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10401.734260                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 10401.734260                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10401.734260                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       272518                       # number of writebacks
system.cpu1.icache.writebacks::total           272518                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       273030                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       273030                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2658147525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2658147525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2658147525                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2658147525                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst  9735.734260                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9735.734260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst  9735.734260                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9735.734260                       # average overall mshr miss latency
system.cpu1.icache.replacements                272518                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2839985505                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2839985505                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 10401.734260                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10401.734260                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2658147525                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2658147525                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst  9735.734260                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9735.734260                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986530                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1414620291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5181.189946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986530                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11317235358                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11317235358                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    303869675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       303869675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    303869675                       # number of overall hits
system.cpu1.dcache.overall_hits::total      303869675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     88626393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      88626393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     88626393                       # number of overall misses
system.cpu1.dcache.overall_misses::total     88626393                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 914884954578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 914884954578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 914884954578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 914884954578                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 10322.940194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10322.940194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 10322.940194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10322.940194                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     60647232                       # number of writebacks
system.cpu1.dcache.writebacks::total         60647232                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     88626393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     88626393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 855859776840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 855859776840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 855859776840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 855859776840                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  9656.940194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9656.940194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  9656.940194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9656.940194                       # average overall mshr miss latency
system.cpu1.dcache.replacements              88626385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 670929519546                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 670929519546                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 10313.016635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10313.016635                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 627601841928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 627601841928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  9647.016635                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9647.016635                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 243955435032                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 243955435032                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 10350.330848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10350.330848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 228257934912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 228257934912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  9684.330848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9684.330848                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          392496068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         88626393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.428659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3228594937                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3228594937                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              271530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            88509967                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88781937                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                440                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             271530                       # number of overall hits
system.l2.overall_hits::.cpu1.data           88509967                       # number of overall hits
system.l2.overall_hits::total                88781937                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            116426                       # number of demand (read+write) misses
system.l2.demand_misses::total                 465851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1500                       # number of overall misses
system.l2.overall_misses::.cpu1.data           116426                       # number of overall misses
system.l2.overall_misses::total                465851                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37082880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28906208523                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124874334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9669339981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38737505718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37082880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28906208523                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124874334                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9669339981                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38737505718                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          273030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        88626393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             89247788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         273030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       88626393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            89247788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005220                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005220                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82589.933185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83189.079312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83249.556000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83051.380113                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83154.282631                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82589.933185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83189.079312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83249.556000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83051.380113                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83154.282631                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3967                       # number of writebacks
system.l2.writebacks::total                      3967                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       116426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            465851                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       116426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           465851                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34019087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26534315817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114638116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8874684106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35557657126                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34019087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26534315817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114638116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8874684106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35557657126                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005220                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75766.340757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76363.017351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76425.410667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76225.964183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76328.390679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75766.340757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76363.017351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76425.410667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76225.964183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76328.390679                       # average overall mshr miss latency
system.l2.replacements                         203963                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     60647746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         60647746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     60647746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     60647746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       272536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           272536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         23456195                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              23456328                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         113625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9610047                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9427887009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9437497056                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23569820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23570076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.480469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78130.463415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82973.703050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82968.465872                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       113625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8770216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8652348509                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8661118725                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.480469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71302.569106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76148.281707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76143.041856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst        271530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37082880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124874334                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161957214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       273030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         273479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82589.933185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83249.556000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83097.595690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34019087                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114638116                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148657203                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75766.340757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76425.410667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76273.577732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65053772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65054079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          350154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28896598476                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    241452972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29138051448                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65056573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65404233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83190.870601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86202.417708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83214.960983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       350154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26525545601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    222335597                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26747881198                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76364.809289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79377.221350                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76388.906590                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259067.927656                       # Cycle average of tags in use
system.l2.tags.total_refs                   178494617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    466107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    382.947729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     116.249042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      100.966861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    222415.160621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      190.465754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    36245.085377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.848447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.138264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988266                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       261119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2856379979                       # Number of tag accesses
system.l2.tags.data_accesses               2856379979                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         96000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7451264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29814464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        96000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       253888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          253888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         116426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              465851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10784600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            46555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3613510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14458600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        46555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         123124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               123124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         123124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10784600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           46555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3613510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14581724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    116426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.203665159654                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          225                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          225                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1465288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3690                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      465851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    465851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              114                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9232315223                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1552215532                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17380980915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19818.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37310.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                465851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  463613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       469763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       469763    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       469763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2065.288889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.225515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17002.645781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          209     92.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      1.78%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            2      0.89%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            8      3.56%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::249856-253951            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           225                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.386667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.361440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     30.67%     30.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              156     69.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           225                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29814464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  250368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29814464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               253888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2062007569026                       # Total gap between requests
system.mem_ctrls.avgGap                    4388949.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22238464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        96000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7451264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       250368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13935.596610449924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10784599.928313357756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 46555.445246491952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3613509.512178714387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121416.601202851001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       116426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16405941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  12991645387                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55827482                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4317102105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113737600764689                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36538.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37388.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37218.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37080.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 28670935408.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         366266234.879738                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         646600776.191954                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        638890541.520301                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       4611954.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     178998314744.910706                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     45670169501.986923                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     641526887805.672607                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       867851741566.434937                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        420.866919                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1958603684487                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  92696450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10757257333                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         366270913.007737                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         646609034.887151                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        638893284.422702                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       4616672.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     178998314744.910706                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     45670601153.257248                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     641526589812.917358                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       867851895622.787842                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        420.866994                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1958602571903                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  92696450000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10758369917                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2062057391820                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65677712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     60651713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       272536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28526543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        273479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65404233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       818578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    265879171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             267742405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     34915072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   9553512000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9610756480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203963                       # Total snoops (count)
system.tol2bus.snoopTraffic                    253888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89451751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89450911    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    840      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89451751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       100011615273                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       88537766607                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         272757634                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349271908                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            449547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
