# ğŸ”€ Transmission Gate using GPDK 90nm

This repository showcases the complete analog design flow of a **Transmission Gate**, implemented using **Cadence Virtuoso** with the **GPDK 90nm** technology. It includes schematic design, layout, simulation, verification, and energy analysis.

---

## ğŸ“š Table of Contents

- [ğŸ§° Schematic](#-schematic)
- [ğŸ“ Symbol](#-symbol)
- [ğŸ§ª Testbench](#-testbench)
- [ğŸ“Š Transient Response](#-transient-response)
- [âš¡ Spectral Power Analysis](#-spectral-power-analysis)
- [ğŸ”‹ Energy Estimation](#-energy-estimation)
- [ğŸ—ï¸ Layout](#-layout)
- [âœ… DRC Check](#-drc-check)
- [ğŸ” LVS Check](#-lvs-check)
- [ğŸ§© Layout vs Schematic Match](#-layout-vs-schematic-match)
- [ğŸ§  RCX Extraction](#-rcx-extraction)
- [ğŸ“¡ AV Extracted View](#-av-extracted-view)
- [ğŸ› ï¸ Tools Used](#-tools-used)
- [ğŸ‘¨â€ğŸ’» Author](#-author)

---

## ğŸ§° Schematic

Schematic of the Transmission Gate drawn in Cadence Virtuoso.

![Schematic](Transmission_Gate_Schematic.png)

---

## ğŸ“ Symbol

Hierarchical symbol created for simulation testbench connectivity.

![Symbol](Transmission_gate_symbol.png)

---

## ğŸ§ª Testbench

Testbench circuit used for transient and power simulations.

![Testbench](Transmission_gate_tb.png)

---

## ğŸ“Š Transient Response

Transient simulation showing gate functionality over time.

![Transient](Transmission_Gate_transient_waveform.png)

---

## âš¡ Spectral Power Analysis

Power waveform from simulation, showing dynamic power consumption.

![Spectral Power](Transmission_gate_spectral_power.png)

---

## ğŸ”‹ Energy Estimation

Calculated energy usage based on simulation data.

![Energy Estimation](Energy_Estimation_transmission_gate.png)

---

## ğŸ—ï¸ Layout

Full-custom layout designed for DRC compliance.

![Layout](Layout_Transmission_Gate.png)

---

## âœ… DRC Check

Design Rule Check passed without errors.

![No DRC](No_DRC_Transmission_Gate.png)

---

## ğŸ” LVS Check

Layout Versus Schematic verified and matched.

![LVS](LVS_Run_Transmission_gate.png)

---

## ğŸ§© Layout vs Schematic Match

Visual confirmation of matching layout and schematic.

![Layout Match](Layout_and_schematic_match_transmission_gate.png)

---

## ğŸ§  RCX Extraction

Parasitic RC extraction using post-layout view.

![RCX](RCX_Run_transmission_gate.png)

---

## ğŸ“¡ AV Extracted View

Annotated view for simulation with extracted parasitics.

![AV View](AV_Extracted_view_tranmission_gate.png)

---

## ğŸ› ï¸ Tools Used

- **Cadence Virtuoso** â€“ Schematic, Layout & Simulation  
- **Spectre** â€“ Transient and Power Simulations  
- **Assura/Calibre** â€“ DRC & LVS  
- **QRC/RCX** â€“ Parasitic Extraction  
- **GPDK 90nm** â€“ Technology Library  

---

## ğŸ‘¨â€ğŸ’» Author

**Ram Tripathi**  
B.Tech â€“ Electronics and Communication Engineering  
Analog IC Design Enthusiast

---
