ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB329:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <math.h>
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** double temp;
  53:Core/Src/main.c **** uint8_t msg[100];
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  61:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  62:Core/Src/main.c **** static void MX_ADC1_Init(void);
  63:Core/Src/main.c **** static void MX_TIM3_Init(void);
  64:Core/Src/main.c **** static void MX_TIM4_Init(void);
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* Configure the peripherals common clocks */
  97:Core/Src/main.c ****   PeriphCommonClock_Config();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Initialize all configured peripherals */
 104:Core/Src/main.c ****   MX_GPIO_Init();
 105:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 106:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 107:Core/Src/main.c ****   MX_ADC1_Init();
 108:Core/Src/main.c ****   MX_TIM3_Init();
 109:Core/Src/main.c ****   MX_TIM4_Init();
 110:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 111:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 112:Core/Src/main.c ****   double val, resistance, A,B,C;
 113:Core/Src/main.c **** 	uint16_t raw;
 114:Core/Src/main.c **** 	double temp_tres = 240;
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** 	A = 0.000732;
 117:Core/Src/main.c **** 	B = 0.000214;
 118:Core/Src/main.c **** 	C = 1.07E-07;
 119:Core/Src/main.c ****   /* USER CODE END 2 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Infinite loop */
 122:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 123:Core/Src/main.c ****   while (1)
 124:Core/Src/main.c ****   { 
 125:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 126:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 127:Core/Src/main.c **** 		raw = HAL_ADC_GetValue(&hadc1);
 128:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 129:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 130:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 131:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 132:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 133:Core/Src/main.c ****     HAL_Delay(500);
 134:Core/Src/main.c ****     /* USER CODE END WHILE */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 4


 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Configure LSE Drive Capability
 158:Core/Src/main.c ****   */
 159:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 160:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 163:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 166:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 169:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 177:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 178:Core/Src/main.c ****   {
 179:Core/Src/main.c ****     Error_Handler();
 180:Core/Src/main.c ****   }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 185:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 186:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 187:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /** Enable MSI Auto calibration
 197:Core/Src/main.c ****   */
 198:Core/Src/main.c ****   HAL_RCCEx_EnableMSIPLLMode();
 199:Core/Src/main.c **** }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
 202:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 5


 203:Core/Src/main.c ****   * @retval None
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 206:Core/Src/main.c **** {
 207:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Initializes the peripherals clock
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 212:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 213:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 214:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 215:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 220:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 221:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 229:Core/Src/main.c ****   * @param None
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** static void MX_ADC1_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 240:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Common config
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   hadc1.Instance = ADC1;
 249:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 250:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 251:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 252:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 254:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 256:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 257:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 261:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 262:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 266:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 267:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 268:Core/Src/main.c ****   {
 269:Core/Src/main.c ****     Error_Handler();
 270:Core/Src/main.c ****   }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /** Configure the ADC multi-mode
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 275:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 276:Core/Src/main.c ****   {
 277:Core/Src/main.c ****     Error_Handler();
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /** Configure Regular Channel
 281:Core/Src/main.c ****   */
 282:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 283:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 284:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 285:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 286:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 287:Core/Src/main.c ****   sConfig.Offset = 0;
 288:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** }
 297:Core/Src/main.c **** 
 298:Core/Src/main.c **** /**
 299:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 300:Core/Src/main.c ****   * @param None
 301:Core/Src/main.c ****   * @retval None
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 304:Core/Src/main.c **** {
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 313:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 314:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 315:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 316:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 7


 317:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 318:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 319:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 320:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 321:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 322:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 323:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 324:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 325:Core/Src/main.c ****   {
 326:Core/Src/main.c ****     Error_Handler();
 327:Core/Src/main.c ****   }
 328:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 329:Core/Src/main.c ****   {
 330:Core/Src/main.c ****     Error_Handler();
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 337:Core/Src/main.c ****   {
 338:Core/Src/main.c ****     Error_Handler();
 339:Core/Src/main.c ****   }
 340:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 348:Core/Src/main.c ****   * @param None
 349:Core/Src/main.c ****   * @retval None
 350:Core/Src/main.c ****   */
 351:Core/Src/main.c **** static void MX_TIM3_Init(void)
 352:Core/Src/main.c **** {
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 359:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 360:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 365:Core/Src/main.c ****   htim3.Instance = TIM3;
 366:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 367:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 368:Core/Src/main.c ****   htim3.Init.Period = 99;
 369:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 370:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 371:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 8


 374:Core/Src/main.c ****   }
 375:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 376:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 381:Core/Src/main.c ****   {
 382:Core/Src/main.c ****     Error_Handler();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 385:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 386:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 391:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 392:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 393:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 394:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****     Error_Handler();
 397:Core/Src/main.c ****   }
 398:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 401:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** }
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** /**
 406:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 407:Core/Src/main.c ****   * @param None
 408:Core/Src/main.c ****   * @retval None
 409:Core/Src/main.c ****   */
 410:Core/Src/main.c **** static void MX_TIM4_Init(void)
 411:Core/Src/main.c **** {
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 418:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 423:Core/Src/main.c ****   htim4.Instance = TIM4;
 424:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 425:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 426:Core/Src/main.c ****   htim4.Init.Period = 65535;
 427:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 428:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 429:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 430:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 9


 431:Core/Src/main.c ****     Error_Handler();
 432:Core/Src/main.c ****   }
 433:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 434:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 435:Core/Src/main.c ****   {
 436:Core/Src/main.c ****     Error_Handler();
 437:Core/Src/main.c ****   }
 438:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 439:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 440:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     Error_Handler();
 443:Core/Src/main.c ****   }
 444:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c **** }
 449:Core/Src/main.c **** 
 450:Core/Src/main.c **** /**
 451:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 452:Core/Src/main.c ****   * @param None
 453:Core/Src/main.c ****   * @retval None
 454:Core/Src/main.c ****   */
 455:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 456:Core/Src/main.c **** {
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 465:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 466:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 467:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 468:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 469:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 470:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 471:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 472:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 473:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 474:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** }
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /**
 485:Core/Src/main.c ****   * @brief GPIO Initialization Function
 486:Core/Src/main.c ****   * @param None
 487:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 10


 488:Core/Src/main.c ****   */
 489:Core/Src/main.c **** static void MX_GPIO_Init(void)
 490:Core/Src/main.c **** {
  28              		.loc 1 490 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 491:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 491 3 view .LVU1
  44              		.loc 1 491 20 is_stmt 0 view .LVU2
  45 0006 0025     		movs	r5, #0
  46 0008 0795     		str	r5, [sp, #28]
  47 000a 0895     		str	r5, [sp, #32]
  48 000c 0995     		str	r5, [sp, #36]
  49 000e 0A95     		str	r5, [sp, #40]
  50 0010 0B95     		str	r5, [sp, #44]
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 494:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 494 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 494 3 view .LVU4
  54              		.loc 1 494 3 view .LVU5
  55 0012 4C4C     		ldr	r4, .L3
  56 0014 E36C     		ldr	r3, [r4, #76]
  57 0016 43F00403 		orr	r3, r3, #4
  58 001a E364     		str	r3, [r4, #76]
  59              		.loc 1 494 3 view .LVU6
  60 001c E36C     		ldr	r3, [r4, #76]
  61 001e 03F00403 		and	r3, r3, #4
  62 0022 0093     		str	r3, [sp]
  63              		.loc 1 494 3 view .LVU7
  64 0024 009B     		ldr	r3, [sp]
  65              	.LBE4:
  66              		.loc 1 494 3 view .LVU8
 495:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 495 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 495 3 view .LVU10
  70              		.loc 1 495 3 view .LVU11
  71 0026 E36C     		ldr	r3, [r4, #76]
  72 0028 43F08003 		orr	r3, r3, #128
  73 002c E364     		str	r3, [r4, #76]
  74              		.loc 1 495 3 view .LVU12
  75 002e E36C     		ldr	r3, [r4, #76]
  76 0030 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 11


  77 0034 0193     		str	r3, [sp, #4]
  78              		.loc 1 495 3 view .LVU13
  79 0036 019B     		ldr	r3, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 495 3 view .LVU14
 496:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 496 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 496 3 view .LVU16
  85              		.loc 1 496 3 view .LVU17
  86 0038 E36C     		ldr	r3, [r4, #76]
  87 003a 43F02003 		orr	r3, r3, #32
  88 003e E364     		str	r3, [r4, #76]
  89              		.loc 1 496 3 view .LVU18
  90 0040 E36C     		ldr	r3, [r4, #76]
  91 0042 03F02003 		and	r3, r3, #32
  92 0046 0293     		str	r3, [sp, #8]
  93              		.loc 1 496 3 view .LVU19
  94 0048 029B     		ldr	r3, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 496 3 view .LVU20
 497:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 497 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 497 3 view .LVU22
 100              		.loc 1 497 3 view .LVU23
 101 004a E36C     		ldr	r3, [r4, #76]
 102 004c 43F00203 		orr	r3, r3, #2
 103 0050 E364     		str	r3, [r4, #76]
 104              		.loc 1 497 3 view .LVU24
 105 0052 E36C     		ldr	r3, [r4, #76]
 106 0054 03F00203 		and	r3, r3, #2
 107 0058 0393     		str	r3, [sp, #12]
 108              		.loc 1 497 3 view .LVU25
 109 005a 039B     		ldr	r3, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 497 3 view .LVU26
 498:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 112              		.loc 1 498 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 498 3 view .LVU28
 115              		.loc 1 498 3 view .LVU29
 116 005c E36C     		ldr	r3, [r4, #76]
 117 005e 43F04003 		orr	r3, r3, #64
 118 0062 E364     		str	r3, [r4, #76]
 119              		.loc 1 498 3 view .LVU30
 120 0064 E36C     		ldr	r3, [r4, #76]
 121 0066 03F04003 		and	r3, r3, #64
 122 006a 0493     		str	r3, [sp, #16]
 123              		.loc 1 498 3 view .LVU31
 124 006c 049B     		ldr	r3, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 498 3 view .LVU32
 499:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 127              		.loc 1 499 3 view .LVU33
 128 006e FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 129              	.LVL0:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 12


 500:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 130              		.loc 1 500 3 view .LVU34
 131              	.LBB9:
 132              		.loc 1 500 3 view .LVU35
 133              		.loc 1 500 3 view .LVU36
 134 0072 E36C     		ldr	r3, [r4, #76]
 135 0074 43F00103 		orr	r3, r3, #1
 136 0078 E364     		str	r3, [r4, #76]
 137              		.loc 1 500 3 view .LVU37
 138 007a E36C     		ldr	r3, [r4, #76]
 139 007c 03F00103 		and	r3, r3, #1
 140 0080 0593     		str	r3, [sp, #20]
 141              		.loc 1 500 3 view .LVU38
 142 0082 059B     		ldr	r3, [sp, #20]
 143              	.LBE9:
 144              		.loc 1 500 3 view .LVU39
 501:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 145              		.loc 1 501 3 view .LVU40
 146              	.LBB10:
 147              		.loc 1 501 3 view .LVU41
 148              		.loc 1 501 3 view .LVU42
 149 0084 E36C     		ldr	r3, [r4, #76]
 150 0086 43F00803 		orr	r3, r3, #8
 151 008a E364     		str	r3, [r4, #76]
 152              		.loc 1 501 3 view .LVU43
 153 008c E36C     		ldr	r3, [r4, #76]
 154 008e 03F00803 		and	r3, r3, #8
 155 0092 0693     		str	r3, [sp, #24]
 156              		.loc 1 501 3 view .LVU44
 157 0094 069B     		ldr	r3, [sp, #24]
 158              	.LBE10:
 159              		.loc 1 501 3 view .LVU45
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 504:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 160              		.loc 1 504 3 view .LVU46
 161 0096 DFF8BC90 		ldr	r9, .L3+16
 162 009a 2A46     		mov	r2, r5
 163 009c 4FF40051 		mov	r1, #8192
 164 00a0 4846     		mov	r0, r9
 165 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 507:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 167              		.loc 1 507 3 view .LVU47
 168 00a6 DFF8B080 		ldr	r8, .L3+20
 169 00aa 2A46     		mov	r2, r5
 170 00ac 4FF48741 		mov	r1, #17280
 171 00b0 4046     		mov	r0, r8
 172 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL2:
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 510:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 174              		.loc 1 510 3 view .LVU48
 175 00b6 244E     		ldr	r6, .L3+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 13


 176 00b8 2A46     		mov	r2, r5
 177 00ba 4021     		movs	r1, #64
 178 00bc 3046     		mov	r0, r6
 179 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL3:
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 513:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 181              		.loc 1 513 3 view .LVU49
 182 00c2 224F     		ldr	r7, .L3+8
 183 00c4 2A46     		mov	r2, r5
 184 00c6 8021     		movs	r1, #128
 185 00c8 3846     		mov	r0, r7
 186 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 187              	.LVL4:
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 516:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 188              		.loc 1 516 3 view .LVU50
 189              		.loc 1 516 23 is_stmt 0 view .LVU51
 190 00ce 4FF40054 		mov	r4, #8192
 191 00d2 0794     		str	r4, [sp, #28]
 517:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 192              		.loc 1 517 3 is_stmt 1 view .LVU52
 193              		.loc 1 517 24 is_stmt 0 view .LVU53
 194 00d4 4FF48813 		mov	r3, #1114112
 195 00d8 0893     		str	r3, [sp, #32]
 518:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 518 3 is_stmt 1 view .LVU54
 197              		.loc 1 518 24 is_stmt 0 view .LVU55
 198 00da 0995     		str	r5, [sp, #36]
 519:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 199              		.loc 1 519 3 is_stmt 1 view .LVU56
 200 00dc 07A9     		add	r1, sp, #28
 201 00de 1C48     		ldr	r0, .L3+12
 202 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL5:
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /*Configure GPIO pin : PF13 */
 522:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 204              		.loc 1 522 3 view .LVU57
 205              		.loc 1 522 23 is_stmt 0 view .LVU58
 206 00e4 0794     		str	r4, [sp, #28]
 523:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 207              		.loc 1 523 3 is_stmt 1 view .LVU59
 208              		.loc 1 523 24 is_stmt 0 view .LVU60
 209 00e6 0124     		movs	r4, #1
 210 00e8 0894     		str	r4, [sp, #32]
 524:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 524 3 is_stmt 1 view .LVU61
 212              		.loc 1 524 24 is_stmt 0 view .LVU62
 213 00ea 0995     		str	r5, [sp, #36]
 525:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 214              		.loc 1 525 3 is_stmt 1 view .LVU63
 215              		.loc 1 525 25 is_stmt 0 view .LVU64
 216 00ec 0A95     		str	r5, [sp, #40]
 526:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 14


 217              		.loc 1 526 3 is_stmt 1 view .LVU65
 218 00ee 07A9     		add	r1, sp, #28
 219 00f0 4846     		mov	r0, r9
 220 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /*Configure GPIO pins : LD3_Pin LD2_Pin PB8 PB9 */
 529:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 222              		.loc 1 529 3 view .LVU66
 223              		.loc 1 529 23 is_stmt 0 view .LVU67
 224 00f6 4FF48743 		mov	r3, #17280
 225 00fa 0793     		str	r3, [sp, #28]
 530:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 226              		.loc 1 530 3 is_stmt 1 view .LVU68
 227              		.loc 1 530 24 is_stmt 0 view .LVU69
 228 00fc 0894     		str	r4, [sp, #32]
 531:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 531 3 is_stmt 1 view .LVU70
 230              		.loc 1 531 24 is_stmt 0 view .LVU71
 231 00fe 0995     		str	r5, [sp, #36]
 532:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 532 3 is_stmt 1 view .LVU72
 233              		.loc 1 532 25 is_stmt 0 view .LVU73
 234 0100 0A95     		str	r5, [sp, #40]
 533:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235              		.loc 1 533 3 is_stmt 1 view .LVU74
 236 0102 07A9     		add	r1, sp, #28
 237 0104 4046     		mov	r0, r8
 238 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL7:
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 536:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 240              		.loc 1 536 3 view .LVU75
 241              		.loc 1 536 23 is_stmt 0 view .LVU76
 242 010a 2023     		movs	r3, #32
 243 010c 0793     		str	r3, [sp, #28]
 537:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 244              		.loc 1 537 3 is_stmt 1 view .LVU77
 245              		.loc 1 537 24 is_stmt 0 view .LVU78
 246 010e 0895     		str	r5, [sp, #32]
 538:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 538 3 is_stmt 1 view .LVU79
 248              		.loc 1 538 24 is_stmt 0 view .LVU80
 249 0110 0995     		str	r5, [sp, #36]
 539:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 250              		.loc 1 539 3 is_stmt 1 view .LVU81
 251 0112 07A9     		add	r1, sp, #28
 252 0114 3046     		mov	r0, r6
 253 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL8:
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 542:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 255              		.loc 1 542 3 view .LVU82
 256              		.loc 1 542 23 is_stmt 0 view .LVU83
 257 011a 4023     		movs	r3, #64
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 15


 258 011c 0793     		str	r3, [sp, #28]
 543:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 259              		.loc 1 543 3 is_stmt 1 view .LVU84
 260              		.loc 1 543 24 is_stmt 0 view .LVU85
 261 011e 0894     		str	r4, [sp, #32]
 544:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 544 3 is_stmt 1 view .LVU86
 263              		.loc 1 544 24 is_stmt 0 view .LVU87
 264 0120 0995     		str	r5, [sp, #36]
 545:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 265              		.loc 1 545 3 is_stmt 1 view .LVU88
 266              		.loc 1 545 25 is_stmt 0 view .LVU89
 267 0122 0A95     		str	r5, [sp, #40]
 546:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 268              		.loc 1 546 3 is_stmt 1 view .LVU90
 269 0124 07A9     		add	r1, sp, #28
 270 0126 3046     		mov	r0, r6
 271 0128 FFF7FEFF 		bl	HAL_GPIO_Init
 272              	.LVL9:
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /*Configure GPIO pin : PD7 */
 549:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 273              		.loc 1 549 3 view .LVU91
 274              		.loc 1 549 23 is_stmt 0 view .LVU92
 275 012c 8023     		movs	r3, #128
 276 012e 0793     		str	r3, [sp, #28]
 550:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 277              		.loc 1 550 3 is_stmt 1 view .LVU93
 278              		.loc 1 550 24 is_stmt 0 view .LVU94
 279 0130 0894     		str	r4, [sp, #32]
 551:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 280              		.loc 1 551 3 is_stmt 1 view .LVU95
 281              		.loc 1 551 24 is_stmt 0 view .LVU96
 282 0132 0995     		str	r5, [sp, #36]
 552:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 283              		.loc 1 552 3 is_stmt 1 view .LVU97
 284              		.loc 1 552 25 is_stmt 0 view .LVU98
 285 0134 0A95     		str	r5, [sp, #40]
 553:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 286              		.loc 1 553 3 is_stmt 1 view .LVU99
 287 0136 07A9     		add	r1, sp, #28
 288 0138 3846     		mov	r0, r7
 289 013a FFF7FEFF 		bl	HAL_GPIO_Init
 290              	.LVL10:
 554:Core/Src/main.c **** 
 555:Core/Src/main.c **** }
 291              		.loc 1 555 1 is_stmt 0 view .LVU100
 292 013e 0DB0     		add	sp, sp, #52
 293              		.cfi_def_cfa_offset 28
 294              		@ sp needed
 295 0140 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 296              	.L4:
 297              		.align	2
 298              	.L3:
 299 0144 00100240 		.word	1073876992
 300 0148 00180048 		.word	1207965696
 301 014c 000C0048 		.word	1207962624
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 16


 302 0150 00080048 		.word	1207961600
 303 0154 00140048 		.word	1207964672
 304 0158 00040048 		.word	1207960576
 305              		.cfi_endproc
 306              	.LFE329:
 308              		.section	.text.Error_Handler,"ax",%progbits
 309              		.align	1
 310              		.global	Error_Handler
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	Error_Handler:
 316              	.LFB330:
 556:Core/Src/main.c **** 
 557:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** /* USER CODE END 4 */
 560:Core/Src/main.c **** 
 561:Core/Src/main.c **** /**
 562:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 563:Core/Src/main.c ****   * @retval None
 564:Core/Src/main.c ****   */
 565:Core/Src/main.c **** void Error_Handler(void)
 566:Core/Src/main.c **** {
 317              		.loc 1 566 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ Volatile: function does not return.
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 567:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 568:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 569:Core/Src/main.c ****   __disable_irq();
 323              		.loc 1 569 3 view .LVU102
 324              	.LBB11:
 325              	.LBI11:
 326              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 17


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 18


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 19


 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 20


 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 327              		.loc 2 207 27 view .LVU103
 328              	.LBB12:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 329              		.loc 2 209 3 view .LVU104
 330              		.syntax unified
 331              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 332 0000 72B6     		cpsid i
 333              	@ 0 "" 2
 334              		.thumb
 335              		.syntax unified
 336              	.L6:
 337              	.LBE12:
 338              	.LBE11:
 570:Core/Src/main.c ****   while (1)
 339              		.loc 1 570 3 discriminator 1 view .LVU105
 571:Core/Src/main.c ****   {
 572:Core/Src/main.c ****   }
 340              		.loc 1 572 3 discriminator 1 view .LVU106
 570:Core/Src/main.c ****   while (1)
 341              		.loc 1 570 9 discriminator 1 view .LVU107
 342 0002 FEE7     		b	.L6
 343              		.cfi_endproc
 344              	.LFE330:
 346              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 347              		.align	1
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	MX_LPUART1_UART_Init:
 353              	.LFB325:
 304:Core/Src/main.c **** 
 354              		.loc 1 304 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 08B5     		push	{r3, lr}
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 3, -8
 361              		.cfi_offset 14, -4
 313:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 21


 362              		.loc 1 313 3 view .LVU109
 313:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 363              		.loc 1 313 21 is_stmt 0 view .LVU110
 364 0002 1648     		ldr	r0, .L17
 365 0004 164B     		ldr	r3, .L17+4
 366 0006 0360     		str	r3, [r0]
 314:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 367              		.loc 1 314 3 is_stmt 1 view .LVU111
 314:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 368              		.loc 1 314 26 is_stmt 0 view .LVU112
 369 0008 164B     		ldr	r3, .L17+8
 370 000a 4360     		str	r3, [r0, #4]
 315:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 371              		.loc 1 315 3 is_stmt 1 view .LVU113
 315:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 372              		.loc 1 315 28 is_stmt 0 view .LVU114
 373 000c 4FF08053 		mov	r3, #268435456
 374 0010 8360     		str	r3, [r0, #8]
 316:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 375              		.loc 1 316 3 is_stmt 1 view .LVU115
 316:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 376              		.loc 1 316 26 is_stmt 0 view .LVU116
 377 0012 0023     		movs	r3, #0
 378 0014 C360     		str	r3, [r0, #12]
 317:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 379              		.loc 1 317 3 is_stmt 1 view .LVU117
 317:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 380              		.loc 1 317 24 is_stmt 0 view .LVU118
 381 0016 0361     		str	r3, [r0, #16]
 318:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 382              		.loc 1 318 3 is_stmt 1 view .LVU119
 318:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 383              		.loc 1 318 22 is_stmt 0 view .LVU120
 384 0018 0C22     		movs	r2, #12
 385 001a 4261     		str	r2, [r0, #20]
 319:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 386              		.loc 1 319 3 is_stmt 1 view .LVU121
 319:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 387              		.loc 1 319 27 is_stmt 0 view .LVU122
 388 001c 8361     		str	r3, [r0, #24]
 320:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 389              		.loc 1 320 3 is_stmt 1 view .LVU123
 320:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 390              		.loc 1 320 32 is_stmt 0 view .LVU124
 391 001e 0362     		str	r3, [r0, #32]
 321:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 392              		.loc 1 321 3 is_stmt 1 view .LVU125
 321:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 393              		.loc 1 321 32 is_stmt 0 view .LVU126
 394 0020 4362     		str	r3, [r0, #36]
 322:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 395              		.loc 1 322 3 is_stmt 1 view .LVU127
 322:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 396              		.loc 1 322 40 is_stmt 0 view .LVU128
 397 0022 8362     		str	r3, [r0, #40]
 323:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 398              		.loc 1 323 3 is_stmt 1 view .LVU129
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 22


 323:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 399              		.loc 1 323 21 is_stmt 0 view .LVU130
 400 0024 4366     		str	r3, [r0, #100]
 324:Core/Src/main.c ****   {
 401              		.loc 1 324 3 is_stmt 1 view .LVU131
 324:Core/Src/main.c ****   {
 402              		.loc 1 324 7 is_stmt 0 view .LVU132
 403 0026 FFF7FEFF 		bl	HAL_UART_Init
 404              	.LVL11:
 324:Core/Src/main.c ****   {
 405              		.loc 1 324 6 view .LVU133
 406 002a 70B9     		cbnz	r0, .L13
 328:Core/Src/main.c ****   {
 407              		.loc 1 328 3 is_stmt 1 view .LVU134
 328:Core/Src/main.c ****   {
 408              		.loc 1 328 7 is_stmt 0 view .LVU135
 409 002c 0021     		movs	r1, #0
 410 002e 0B48     		ldr	r0, .L17
 411 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 412              	.LVL12:
 328:Core/Src/main.c ****   {
 413              		.loc 1 328 6 view .LVU136
 414 0034 58B9     		cbnz	r0, .L14
 332:Core/Src/main.c ****   {
 415              		.loc 1 332 3 is_stmt 1 view .LVU137
 332:Core/Src/main.c ****   {
 416              		.loc 1 332 7 is_stmt 0 view .LVU138
 417 0036 0021     		movs	r1, #0
 418 0038 0848     		ldr	r0, .L17
 419 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 420              	.LVL13:
 332:Core/Src/main.c ****   {
 421              		.loc 1 332 6 view .LVU139
 422 003e 40B9     		cbnz	r0, .L15
 336:Core/Src/main.c ****   {
 423              		.loc 1 336 3 is_stmt 1 view .LVU140
 336:Core/Src/main.c ****   {
 424              		.loc 1 336 7 is_stmt 0 view .LVU141
 425 0040 0648     		ldr	r0, .L17
 426 0042 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 427              	.LVL14:
 336:Core/Src/main.c ****   {
 428              		.loc 1 336 6 view .LVU142
 429 0046 30B9     		cbnz	r0, .L16
 344:Core/Src/main.c **** 
 430              		.loc 1 344 1 view .LVU143
 431 0048 08BD     		pop	{r3, pc}
 432              	.L13:
 326:Core/Src/main.c ****   }
 433              		.loc 1 326 5 is_stmt 1 view .LVU144
 434 004a FFF7FEFF 		bl	Error_Handler
 435              	.LVL15:
 436              	.L14:
 330:Core/Src/main.c ****   }
 437              		.loc 1 330 5 view .LVU145
 438 004e FFF7FEFF 		bl	Error_Handler
 439              	.LVL16:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 23


 440              	.L15:
 334:Core/Src/main.c ****   }
 441              		.loc 1 334 5 view .LVU146
 442 0052 FFF7FEFF 		bl	Error_Handler
 443              	.LVL17:
 444              	.L16:
 338:Core/Src/main.c ****   }
 445              		.loc 1 338 5 view .LVU147
 446 0056 FFF7FEFF 		bl	Error_Handler
 447              	.LVL18:
 448              	.L18:
 449 005a 00BF     		.align	2
 450              	.L17:
 451 005c 00000000 		.word	.LANCHOR0
 452 0060 00800040 		.word	1073774592
 453 0064 24330300 		.word	209700
 454              		.cfi_endproc
 455              	.LFE325:
 457              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 458              		.align	1
 459              		.syntax unified
 460              		.thumb
 461              		.thumb_func
 463              	MX_USB_OTG_FS_PCD_Init:
 464              	.LFB328:
 456:Core/Src/main.c **** 
 465              		.loc 1 456 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469 0000 08B5     		push	{r3, lr}
 470              		.cfi_def_cfa_offset 8
 471              		.cfi_offset 3, -8
 472              		.cfi_offset 14, -4
 465:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 473              		.loc 1 465 3 view .LVU149
 465:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 474              		.loc 1 465 28 is_stmt 0 view .LVU150
 475 0002 0B48     		ldr	r0, .L23
 476 0004 4FF0A043 		mov	r3, #1342177280
 477 0008 0360     		str	r3, [r0]
 466:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 478              		.loc 1 466 3 is_stmt 1 view .LVU151
 466:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 479              		.loc 1 466 38 is_stmt 0 view .LVU152
 480 000a 0623     		movs	r3, #6
 481 000c 4360     		str	r3, [r0, #4]
 467:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 482              		.loc 1 467 3 is_stmt 1 view .LVU153
 467:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 483              		.loc 1 467 35 is_stmt 0 view .LVU154
 484 000e 0223     		movs	r3, #2
 485 0010 8361     		str	r3, [r0, #24]
 468:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 486              		.loc 1 468 3 is_stmt 1 view .LVU155
 468:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 487              		.loc 1 468 35 is_stmt 0 view .LVU156
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 24


 488 0012 0123     		movs	r3, #1
 489 0014 C361     		str	r3, [r0, #28]
 469:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 490              		.loc 1 469 3 is_stmt 1 view .LVU157
 469:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 491              		.loc 1 469 41 is_stmt 0 view .LVU158
 492 0016 0022     		movs	r2, #0
 493 0018 0262     		str	r2, [r0, #32]
 470:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 494              		.loc 1 470 3 is_stmt 1 view .LVU159
 470:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 495              		.loc 1 470 35 is_stmt 0 view .LVU160
 496 001a 4262     		str	r2, [r0, #36]
 471:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 497              		.loc 1 471 3 is_stmt 1 view .LVU161
 471:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 498              		.loc 1 471 48 is_stmt 0 view .LVU162
 499 001c 8362     		str	r3, [r0, #40]
 472:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 500              		.loc 1 472 3 is_stmt 1 view .LVU163
 472:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 501              		.loc 1 472 42 is_stmt 0 view .LVU164
 502 001e 0263     		str	r2, [r0, #48]
 473:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 503              		.loc 1 473 3 is_stmt 1 view .LVU165
 473:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 504              		.loc 1 473 44 is_stmt 0 view .LVU166
 505 0020 C362     		str	r3, [r0, #44]
 474:Core/Src/main.c ****   {
 506              		.loc 1 474 3 is_stmt 1 view .LVU167
 474:Core/Src/main.c ****   {
 507              		.loc 1 474 7 is_stmt 0 view .LVU168
 508 0022 FFF7FEFF 		bl	HAL_PCD_Init
 509              	.LVL19:
 474:Core/Src/main.c ****   {
 510              		.loc 1 474 6 view .LVU169
 511 0026 00B9     		cbnz	r0, .L22
 482:Core/Src/main.c **** 
 512              		.loc 1 482 1 view .LVU170
 513 0028 08BD     		pop	{r3, pc}
 514              	.L22:
 476:Core/Src/main.c ****   }
 515              		.loc 1 476 5 is_stmt 1 view .LVU171
 516 002a FFF7FEFF 		bl	Error_Handler
 517              	.LVL20:
 518              	.L24:
 519 002e 00BF     		.align	2
 520              	.L23:
 521 0030 00000000 		.word	.LANCHOR1
 522              		.cfi_endproc
 523              	.LFE328:
 525              		.section	.text.MX_ADC1_Init,"ax",%progbits
 526              		.align	1
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 531              	MX_ADC1_Init:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 25


 532              	.LFB324:
 233:Core/Src/main.c **** 
 533              		.loc 1 233 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 40
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537 0000 00B5     		push	{lr}
 538              		.cfi_def_cfa_offset 4
 539              		.cfi_offset 14, -4
 540 0002 8BB0     		sub	sp, sp, #44
 541              		.cfi_def_cfa_offset 48
 239:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 542              		.loc 1 239 3 view .LVU173
 239:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 543              		.loc 1 239 24 is_stmt 0 view .LVU174
 544 0004 0023     		movs	r3, #0
 545 0006 0793     		str	r3, [sp, #28]
 546 0008 0893     		str	r3, [sp, #32]
 547 000a 0993     		str	r3, [sp, #36]
 240:Core/Src/main.c **** 
 548              		.loc 1 240 3 is_stmt 1 view .LVU175
 240:Core/Src/main.c **** 
 549              		.loc 1 240 26 is_stmt 0 view .LVU176
 550 000c 0193     		str	r3, [sp, #4]
 551 000e 0293     		str	r3, [sp, #8]
 552 0010 0393     		str	r3, [sp, #12]
 553 0012 0493     		str	r3, [sp, #16]
 554 0014 0593     		str	r3, [sp, #20]
 555 0016 0693     		str	r3, [sp, #24]
 248:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 556              		.loc 1 248 3 is_stmt 1 view .LVU177
 248:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 557              		.loc 1 248 18 is_stmt 0 view .LVU178
 558 0018 1F48     		ldr	r0, .L33
 559 001a 204A     		ldr	r2, .L33+4
 560 001c 0260     		str	r2, [r0]
 249:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 561              		.loc 1 249 3 is_stmt 1 view .LVU179
 249:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 562              		.loc 1 249 29 is_stmt 0 view .LVU180
 563 001e 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 564              		.loc 1 250 3 is_stmt 1 view .LVU181
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 565              		.loc 1 250 25 is_stmt 0 view .LVU182
 566 0020 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 567              		.loc 1 251 3 is_stmt 1 view .LVU183
 251:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 568              		.loc 1 251 24 is_stmt 0 view .LVU184
 569 0022 C360     		str	r3, [r0, #12]
 252:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 570              		.loc 1 252 3 is_stmt 1 view .LVU185
 252:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 571              		.loc 1 252 27 is_stmt 0 view .LVU186
 572 0024 0361     		str	r3, [r0, #16]
 253:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 26


 573              		.loc 1 253 3 is_stmt 1 view .LVU187
 253:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 574              		.loc 1 253 27 is_stmt 0 view .LVU188
 575 0026 0422     		movs	r2, #4
 576 0028 4261     		str	r2, [r0, #20]
 254:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 577              		.loc 1 254 3 is_stmt 1 view .LVU189
 254:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 578              		.loc 1 254 31 is_stmt 0 view .LVU190
 579 002a 0376     		strb	r3, [r0, #24]
 255:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 580              		.loc 1 255 3 is_stmt 1 view .LVU191
 255:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 581              		.loc 1 255 33 is_stmt 0 view .LVU192
 582 002c 4376     		strb	r3, [r0, #25]
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 583              		.loc 1 256 3 is_stmt 1 view .LVU193
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 584              		.loc 1 256 30 is_stmt 0 view .LVU194
 585 002e 0122     		movs	r2, #1
 586 0030 C261     		str	r2, [r0, #28]
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 587              		.loc 1 257 3 is_stmt 1 view .LVU195
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 588              		.loc 1 257 36 is_stmt 0 view .LVU196
 589 0032 80F82030 		strb	r3, [r0, #32]
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 590              		.loc 1 258 3 is_stmt 1 view .LVU197
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 591              		.loc 1 258 31 is_stmt 0 view .LVU198
 592 0036 8362     		str	r3, [r0, #40]
 259:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 593              		.loc 1 259 3 is_stmt 1 view .LVU199
 259:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 594              		.loc 1 259 35 is_stmt 0 view .LVU200
 595 0038 C362     		str	r3, [r0, #44]
 260:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 596              		.loc 1 260 3 is_stmt 1 view .LVU201
 260:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 597              		.loc 1 260 36 is_stmt 0 view .LVU202
 598 003a 80F83030 		strb	r3, [r0, #48]
 261:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 599              		.loc 1 261 3 is_stmt 1 view .LVU203
 261:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 600              		.loc 1 261 22 is_stmt 0 view .LVU204
 601 003e 4363     		str	r3, [r0, #52]
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 602              		.loc 1 262 3 is_stmt 1 view .LVU205
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 603              		.loc 1 262 31 is_stmt 0 view .LVU206
 604 0040 80F83820 		strb	r2, [r0, #56]
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 605              		.loc 1 263 3 is_stmt 1 view .LVU207
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 606              		.loc 1 263 33 is_stmt 0 view .LVU208
 607 0044 0C21     		movs	r1, #12
 608 0046 C163     		str	r1, [r0, #60]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 27


 264:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 609              		.loc 1 264 3 is_stmt 1 view .LVU209
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 610              		.loc 1 264 41 is_stmt 0 view .LVU210
 611 0048 0364     		str	r3, [r0, #64]
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 612              		.loc 1 265 3 is_stmt 1 view .LVU211
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 613              		.loc 1 265 41 is_stmt 0 view .LVU212
 614 004a 4364     		str	r3, [r0, #68]
 266:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 615              		.loc 1 266 3 is_stmt 1 view .LVU213
 266:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 616              		.loc 1 266 49 is_stmt 0 view .LVU214
 617 004c 8264     		str	r2, [r0, #72]
 267:Core/Src/main.c ****   {
 618              		.loc 1 267 3 is_stmt 1 view .LVU215
 267:Core/Src/main.c ****   {
 619              		.loc 1 267 7 is_stmt 0 view .LVU216
 620 004e FFF7FEFF 		bl	HAL_ADC_Init
 621              	.LVL21:
 267:Core/Src/main.c ****   {
 622              		.loc 1 267 6 view .LVU217
 623 0052 D0B9     		cbnz	r0, .L30
 274:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 624              		.loc 1 274 3 is_stmt 1 view .LVU218
 274:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 625              		.loc 1 274 18 is_stmt 0 view .LVU219
 626 0054 0023     		movs	r3, #0
 627 0056 0793     		str	r3, [sp, #28]
 275:Core/Src/main.c ****   {
 628              		.loc 1 275 3 is_stmt 1 view .LVU220
 275:Core/Src/main.c ****   {
 629              		.loc 1 275 7 is_stmt 0 view .LVU221
 630 0058 07A9     		add	r1, sp, #28
 631 005a 0F48     		ldr	r0, .L33
 632 005c FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 633              	.LVL22:
 275:Core/Src/main.c ****   {
 634              		.loc 1 275 6 view .LVU222
 635 0060 A8B9     		cbnz	r0, .L31
 282:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 636              		.loc 1 282 3 is_stmt 1 view .LVU223
 282:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 637              		.loc 1 282 19 is_stmt 0 view .LVU224
 638 0062 0F4B     		ldr	r3, .L33+8
 639 0064 0193     		str	r3, [sp, #4]
 283:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 640              		.loc 1 283 3 is_stmt 1 view .LVU225
 283:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 641              		.loc 1 283 16 is_stmt 0 view .LVU226
 642 0066 0623     		movs	r3, #6
 643 0068 0293     		str	r3, [sp, #8]
 284:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 644              		.loc 1 284 3 is_stmt 1 view .LVU227
 284:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 645              		.loc 1 284 24 is_stmt 0 view .LVU228
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 28


 646 006a 0023     		movs	r3, #0
 647 006c 0393     		str	r3, [sp, #12]
 285:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 648              		.loc 1 285 3 is_stmt 1 view .LVU229
 285:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 649              		.loc 1 285 22 is_stmt 0 view .LVU230
 650 006e 7F22     		movs	r2, #127
 651 0070 0492     		str	r2, [sp, #16]
 286:Core/Src/main.c ****   sConfig.Offset = 0;
 652              		.loc 1 286 3 is_stmt 1 view .LVU231
 286:Core/Src/main.c ****   sConfig.Offset = 0;
 653              		.loc 1 286 24 is_stmt 0 view .LVU232
 654 0072 0422     		movs	r2, #4
 655 0074 0592     		str	r2, [sp, #20]
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 656              		.loc 1 287 3 is_stmt 1 view .LVU233
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 657              		.loc 1 287 18 is_stmt 0 view .LVU234
 658 0076 0693     		str	r3, [sp, #24]
 288:Core/Src/main.c ****   {
 659              		.loc 1 288 3 is_stmt 1 view .LVU235
 288:Core/Src/main.c ****   {
 660              		.loc 1 288 7 is_stmt 0 view .LVU236
 661 0078 0DEB0201 		add	r1, sp, r2
 662 007c 0648     		ldr	r0, .L33
 663 007e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 664              	.LVL23:
 288:Core/Src/main.c ****   {
 665              		.loc 1 288 6 view .LVU237
 666 0082 30B9     		cbnz	r0, .L32
 296:Core/Src/main.c **** 
 667              		.loc 1 296 1 view .LVU238
 668 0084 0BB0     		add	sp, sp, #44
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 4
 671              		@ sp needed
 672 0086 5DF804FB 		ldr	pc, [sp], #4
 673              	.L30:
 674              		.cfi_restore_state
 269:Core/Src/main.c ****   }
 675              		.loc 1 269 5 is_stmt 1 view .LVU239
 676 008a FFF7FEFF 		bl	Error_Handler
 677              	.LVL24:
 678              	.L31:
 277:Core/Src/main.c ****   }
 679              		.loc 1 277 5 view .LVU240
 680 008e FFF7FEFF 		bl	Error_Handler
 681              	.LVL25:
 682              	.L32:
 290:Core/Src/main.c ****   }
 683              		.loc 1 290 5 view .LVU241
 684 0092 FFF7FEFF 		bl	Error_Handler
 685              	.LVL26:
 686              	.L34:
 687 0096 00BF     		.align	2
 688              	.L33:
 689 0098 00000000 		.word	.LANCHOR2
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 29


 690 009c 00000450 		.word	1342439424
 691 00a0 02003004 		.word	70254594
 692              		.cfi_endproc
 693              	.LFE324:
 695              		.section	.text.MX_TIM3_Init,"ax",%progbits
 696              		.align	1
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 701              	MX_TIM3_Init:
 702              	.LFB326:
 352:Core/Src/main.c **** 
 703              		.loc 1 352 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 56
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707 0000 00B5     		push	{lr}
 708              		.cfi_def_cfa_offset 4
 709              		.cfi_offset 14, -4
 710 0002 8FB0     		sub	sp, sp, #60
 711              		.cfi_def_cfa_offset 64
 358:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 712              		.loc 1 358 3 view .LVU243
 358:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 713              		.loc 1 358 26 is_stmt 0 view .LVU244
 714 0004 0023     		movs	r3, #0
 715 0006 0A93     		str	r3, [sp, #40]
 716 0008 0B93     		str	r3, [sp, #44]
 717 000a 0C93     		str	r3, [sp, #48]
 718 000c 0D93     		str	r3, [sp, #52]
 359:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 719              		.loc 1 359 3 is_stmt 1 view .LVU245
 359:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 720              		.loc 1 359 27 is_stmt 0 view .LVU246
 721 000e 0793     		str	r3, [sp, #28]
 722 0010 0893     		str	r3, [sp, #32]
 723 0012 0993     		str	r3, [sp, #36]
 360:Core/Src/main.c **** 
 724              		.loc 1 360 3 is_stmt 1 view .LVU247
 360:Core/Src/main.c **** 
 725              		.loc 1 360 22 is_stmt 0 view .LVU248
 726 0014 0093     		str	r3, [sp]
 727 0016 0193     		str	r3, [sp, #4]
 728 0018 0293     		str	r3, [sp, #8]
 729 001a 0393     		str	r3, [sp, #12]
 730 001c 0493     		str	r3, [sp, #16]
 731 001e 0593     		str	r3, [sp, #20]
 732 0020 0693     		str	r3, [sp, #24]
 365:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 733              		.loc 1 365 3 is_stmt 1 view .LVU249
 365:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 734              		.loc 1 365 18 is_stmt 0 view .LVU250
 735 0022 1E48     		ldr	r0, .L47
 736 0024 1E4A     		ldr	r2, .L47+4
 737 0026 0260     		str	r2, [r0]
 366:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 738              		.loc 1 366 3 is_stmt 1 view .LVU251
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 30


 366:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 739              		.loc 1 366 24 is_stmt 0 view .LVU252
 740 0028 7722     		movs	r2, #119
 741 002a 4260     		str	r2, [r0, #4]
 367:Core/Src/main.c ****   htim3.Init.Period = 99;
 742              		.loc 1 367 3 is_stmt 1 view .LVU253
 367:Core/Src/main.c ****   htim3.Init.Period = 99;
 743              		.loc 1 367 26 is_stmt 0 view .LVU254
 744 002c 8360     		str	r3, [r0, #8]
 368:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 745              		.loc 1 368 3 is_stmt 1 view .LVU255
 368:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 746              		.loc 1 368 21 is_stmt 0 view .LVU256
 747 002e 6322     		movs	r2, #99
 748 0030 C260     		str	r2, [r0, #12]
 369:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 749              		.loc 1 369 3 is_stmt 1 view .LVU257
 369:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 750              		.loc 1 369 28 is_stmt 0 view .LVU258
 751 0032 0361     		str	r3, [r0, #16]
 370:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 752              		.loc 1 370 3 is_stmt 1 view .LVU259
 370:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 753              		.loc 1 370 32 is_stmt 0 view .LVU260
 754 0034 8361     		str	r3, [r0, #24]
 371:Core/Src/main.c ****   {
 755              		.loc 1 371 3 is_stmt 1 view .LVU261
 371:Core/Src/main.c ****   {
 756              		.loc 1 371 7 is_stmt 0 view .LVU262
 757 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 758              	.LVL27:
 371:Core/Src/main.c ****   {
 759              		.loc 1 371 6 view .LVU263
 760 003a 20BB     		cbnz	r0, .L42
 375:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 761              		.loc 1 375 3 is_stmt 1 view .LVU264
 375:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 762              		.loc 1 375 34 is_stmt 0 view .LVU265
 763 003c 4FF48053 		mov	r3, #4096
 764 0040 0A93     		str	r3, [sp, #40]
 376:Core/Src/main.c ****   {
 765              		.loc 1 376 3 is_stmt 1 view .LVU266
 376:Core/Src/main.c ****   {
 766              		.loc 1 376 7 is_stmt 0 view .LVU267
 767 0042 0AA9     		add	r1, sp, #40
 768 0044 1548     		ldr	r0, .L47
 769 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 770              	.LVL28:
 376:Core/Src/main.c ****   {
 771              		.loc 1 376 6 view .LVU268
 772 004a F0B9     		cbnz	r0, .L43
 380:Core/Src/main.c ****   {
 773              		.loc 1 380 3 is_stmt 1 view .LVU269
 380:Core/Src/main.c ****   {
 774              		.loc 1 380 7 is_stmt 0 view .LVU270
 775 004c 1348     		ldr	r0, .L47
 776 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 31


 777              	.LVL29:
 380:Core/Src/main.c ****   {
 778              		.loc 1 380 6 view .LVU271
 779 0052 E0B9     		cbnz	r0, .L44
 384:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 780              		.loc 1 384 3 is_stmt 1 view .LVU272
 384:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 781              		.loc 1 384 37 is_stmt 0 view .LVU273
 782 0054 0023     		movs	r3, #0
 783 0056 0793     		str	r3, [sp, #28]
 385:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 784              		.loc 1 385 3 is_stmt 1 view .LVU274
 385:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 785              		.loc 1 385 33 is_stmt 0 view .LVU275
 786 0058 0993     		str	r3, [sp, #36]
 386:Core/Src/main.c ****   {
 787              		.loc 1 386 3 is_stmt 1 view .LVU276
 386:Core/Src/main.c ****   {
 788              		.loc 1 386 7 is_stmt 0 view .LVU277
 789 005a 07A9     		add	r1, sp, #28
 790 005c 0F48     		ldr	r0, .L47
 791 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 792              	.LVL30:
 386:Core/Src/main.c ****   {
 793              		.loc 1 386 6 view .LVU278
 794 0062 B0B9     		cbnz	r0, .L45
 390:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 795              		.loc 1 390 3 is_stmt 1 view .LVU279
 390:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 796              		.loc 1 390 20 is_stmt 0 view .LVU280
 797 0064 6023     		movs	r3, #96
 798 0066 0093     		str	r3, [sp]
 391:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 799              		.loc 1 391 3 is_stmt 1 view .LVU281
 391:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800              		.loc 1 391 19 is_stmt 0 view .LVU282
 801 0068 0022     		movs	r2, #0
 802 006a 0192     		str	r2, [sp, #4]
 392:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 803              		.loc 1 392 3 is_stmt 1 view .LVU283
 392:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 804              		.loc 1 392 24 is_stmt 0 view .LVU284
 805 006c 0292     		str	r2, [sp, #8]
 393:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 806              		.loc 1 393 3 is_stmt 1 view .LVU285
 393:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 807              		.loc 1 393 24 is_stmt 0 view .LVU286
 808 006e 0492     		str	r2, [sp, #16]
 394:Core/Src/main.c ****   {
 809              		.loc 1 394 3 is_stmt 1 view .LVU287
 394:Core/Src/main.c ****   {
 810              		.loc 1 394 7 is_stmt 0 view .LVU288
 811 0070 6946     		mov	r1, sp
 812 0072 0A48     		ldr	r0, .L47
 813 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 814              	.LVL31:
 394:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 32


 815              		.loc 1 394 6 view .LVU289
 816 0078 68B9     		cbnz	r0, .L46
 401:Core/Src/main.c **** 
 817              		.loc 1 401 3 is_stmt 1 view .LVU290
 818 007a 0848     		ldr	r0, .L47
 819 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 820              	.LVL32:
 403:Core/Src/main.c **** 
 821              		.loc 1 403 1 is_stmt 0 view .LVU291
 822 0080 0FB0     		add	sp, sp, #60
 823              		.cfi_remember_state
 824              		.cfi_def_cfa_offset 4
 825              		@ sp needed
 826 0082 5DF804FB 		ldr	pc, [sp], #4
 827              	.L42:
 828              		.cfi_restore_state
 373:Core/Src/main.c ****   }
 829              		.loc 1 373 5 is_stmt 1 view .LVU292
 830 0086 FFF7FEFF 		bl	Error_Handler
 831              	.LVL33:
 832              	.L43:
 378:Core/Src/main.c ****   }
 833              		.loc 1 378 5 view .LVU293
 834 008a FFF7FEFF 		bl	Error_Handler
 835              	.LVL34:
 836              	.L44:
 382:Core/Src/main.c ****   }
 837              		.loc 1 382 5 view .LVU294
 838 008e FFF7FEFF 		bl	Error_Handler
 839              	.LVL35:
 840              	.L45:
 388:Core/Src/main.c ****   }
 841              		.loc 1 388 5 view .LVU295
 842 0092 FFF7FEFF 		bl	Error_Handler
 843              	.LVL36:
 844              	.L46:
 396:Core/Src/main.c ****   }
 845              		.loc 1 396 5 view .LVU296
 846 0096 FFF7FEFF 		bl	Error_Handler
 847              	.LVL37:
 848              	.L48:
 849 009a 00BF     		.align	2
 850              	.L47:
 851 009c 00000000 		.word	.LANCHOR3
 852 00a0 00040040 		.word	1073742848
 853              		.cfi_endproc
 854              	.LFE326:
 856              		.section	.text.MX_TIM4_Init,"ax",%progbits
 857              		.align	1
 858              		.syntax unified
 859              		.thumb
 860              		.thumb_func
 862              	MX_TIM4_Init:
 863              	.LFB327:
 411:Core/Src/main.c **** 
 864              		.loc 1 411 1 view -0
 865              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 33


 866              		@ args = 0, pretend = 0, frame = 32
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868 0000 00B5     		push	{lr}
 869              		.cfi_def_cfa_offset 4
 870              		.cfi_offset 14, -4
 871 0002 89B0     		sub	sp, sp, #36
 872              		.cfi_def_cfa_offset 40
 417:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 873              		.loc 1 417 3 view .LVU298
 417:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 874              		.loc 1 417 26 is_stmt 0 view .LVU299
 875 0004 0023     		movs	r3, #0
 876 0006 0493     		str	r3, [sp, #16]
 877 0008 0593     		str	r3, [sp, #20]
 878 000a 0693     		str	r3, [sp, #24]
 879 000c 0793     		str	r3, [sp, #28]
 418:Core/Src/main.c **** 
 880              		.loc 1 418 3 is_stmt 1 view .LVU300
 418:Core/Src/main.c **** 
 881              		.loc 1 418 27 is_stmt 0 view .LVU301
 882 000e 0193     		str	r3, [sp, #4]
 883 0010 0293     		str	r3, [sp, #8]
 884 0012 0393     		str	r3, [sp, #12]
 423:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 885              		.loc 1 423 3 is_stmt 1 view .LVU302
 423:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 886              		.loc 1 423 18 is_stmt 0 view .LVU303
 887 0014 1348     		ldr	r0, .L57
 888 0016 144A     		ldr	r2, .L57+4
 889 0018 0260     		str	r2, [r0]
 424:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 890              		.loc 1 424 3 is_stmt 1 view .LVU304
 424:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 891              		.loc 1 424 24 is_stmt 0 view .LVU305
 892 001a 7722     		movs	r2, #119
 893 001c 4260     		str	r2, [r0, #4]
 425:Core/Src/main.c ****   htim4.Init.Period = 65535;
 894              		.loc 1 425 3 is_stmt 1 view .LVU306
 425:Core/Src/main.c ****   htim4.Init.Period = 65535;
 895              		.loc 1 425 26 is_stmt 0 view .LVU307
 896 001e 8360     		str	r3, [r0, #8]
 426:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 897              		.loc 1 426 3 is_stmt 1 view .LVU308
 426:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 898              		.loc 1 426 21 is_stmt 0 view .LVU309
 899 0020 4FF6FF72 		movw	r2, #65535
 900 0024 C260     		str	r2, [r0, #12]
 427:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 901              		.loc 1 427 3 is_stmt 1 view .LVU310
 427:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 902              		.loc 1 427 28 is_stmt 0 view .LVU311
 903 0026 0361     		str	r3, [r0, #16]
 428:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 904              		.loc 1 428 3 is_stmt 1 view .LVU312
 428:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 905              		.loc 1 428 32 is_stmt 0 view .LVU313
 906 0028 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 34


 429:Core/Src/main.c ****   {
 907              		.loc 1 429 3 is_stmt 1 view .LVU314
 429:Core/Src/main.c ****   {
 908              		.loc 1 429 7 is_stmt 0 view .LVU315
 909 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 910              	.LVL38:
 429:Core/Src/main.c ****   {
 911              		.loc 1 429 6 view .LVU316
 912 002e 90B9     		cbnz	r0, .L54
 433:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 913              		.loc 1 433 3 is_stmt 1 view .LVU317
 433:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 914              		.loc 1 433 34 is_stmt 0 view .LVU318
 915 0030 4FF48053 		mov	r3, #4096
 916 0034 0493     		str	r3, [sp, #16]
 434:Core/Src/main.c ****   {
 917              		.loc 1 434 3 is_stmt 1 view .LVU319
 434:Core/Src/main.c ****   {
 918              		.loc 1 434 7 is_stmt 0 view .LVU320
 919 0036 04A9     		add	r1, sp, #16
 920 0038 0A48     		ldr	r0, .L57
 921 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 922              	.LVL39:
 434:Core/Src/main.c ****   {
 923              		.loc 1 434 6 view .LVU321
 924 003e 60B9     		cbnz	r0, .L55
 438:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 925              		.loc 1 438 3 is_stmt 1 view .LVU322
 438:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 926              		.loc 1 438 37 is_stmt 0 view .LVU323
 927 0040 0023     		movs	r3, #0
 928 0042 0193     		str	r3, [sp, #4]
 439:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 929              		.loc 1 439 3 is_stmt 1 view .LVU324
 439:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 930              		.loc 1 439 33 is_stmt 0 view .LVU325
 931 0044 0393     		str	r3, [sp, #12]
 440:Core/Src/main.c ****   {
 932              		.loc 1 440 3 is_stmt 1 view .LVU326
 440:Core/Src/main.c ****   {
 933              		.loc 1 440 7 is_stmt 0 view .LVU327
 934 0046 01A9     		add	r1, sp, #4
 935 0048 0648     		ldr	r0, .L57
 936 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 937              	.LVL40:
 440:Core/Src/main.c ****   {
 938              		.loc 1 440 6 view .LVU328
 939 004e 30B9     		cbnz	r0, .L56
 448:Core/Src/main.c **** 
 940              		.loc 1 448 1 view .LVU329
 941 0050 09B0     		add	sp, sp, #36
 942              		.cfi_remember_state
 943              		.cfi_def_cfa_offset 4
 944              		@ sp needed
 945 0052 5DF804FB 		ldr	pc, [sp], #4
 946              	.L54:
 947              		.cfi_restore_state
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 35


 431:Core/Src/main.c ****   }
 948              		.loc 1 431 5 is_stmt 1 view .LVU330
 949 0056 FFF7FEFF 		bl	Error_Handler
 950              	.LVL41:
 951              	.L55:
 436:Core/Src/main.c ****   }
 952              		.loc 1 436 5 view .LVU331
 953 005a FFF7FEFF 		bl	Error_Handler
 954              	.LVL42:
 955              	.L56:
 442:Core/Src/main.c ****   }
 956              		.loc 1 442 5 view .LVU332
 957 005e FFF7FEFF 		bl	Error_Handler
 958              	.LVL43:
 959              	.L58:
 960 0062 00BF     		.align	2
 961              	.L57:
 962 0064 00000000 		.word	.LANCHOR4
 963 0068 00080040 		.word	1073743872
 964              		.cfi_endproc
 965              	.LFE327:
 967              		.section	.text.SystemClock_Config,"ax",%progbits
 968              		.align	1
 969              		.global	SystemClock_Config
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 974              	SystemClock_Config:
 975              	.LFB322:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 976              		.loc 1 146 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 96
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980 0000 00B5     		push	{lr}
 981              		.cfi_def_cfa_offset 4
 982              		.cfi_offset 14, -4
 983 0002 99B0     		sub	sp, sp, #100
 984              		.cfi_def_cfa_offset 104
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 985              		.loc 1 147 3 view .LVU334
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 986              		.loc 1 147 22 is_stmt 0 view .LVU335
 987 0004 4822     		movs	r2, #72
 988 0006 0021     		movs	r1, #0
 989 0008 06A8     		add	r0, sp, #24
 990 000a FFF7FEFF 		bl	memset
 991              	.LVL44:
 148:Core/Src/main.c **** 
 992              		.loc 1 148 3 is_stmt 1 view .LVU336
 148:Core/Src/main.c **** 
 993              		.loc 1 148 22 is_stmt 0 view .LVU337
 994 000e 0020     		movs	r0, #0
 995 0010 0190     		str	r0, [sp, #4]
 996 0012 0290     		str	r0, [sp, #8]
 997 0014 0390     		str	r0, [sp, #12]
 998 0016 0490     		str	r0, [sp, #16]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 36


 999 0018 0590     		str	r0, [sp, #20]
 152:Core/Src/main.c ****   {
 1000              		.loc 1 152 3 is_stmt 1 view .LVU338
 152:Core/Src/main.c ****   {
 1001              		.loc 1 152 7 is_stmt 0 view .LVU339
 1002 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1003              	.LVL45:
 152:Core/Src/main.c ****   {
 1004              		.loc 1 152 6 view .LVU340
 1005 001e 0028     		cmp	r0, #0
 1006 0020 32D1     		bne	.L64
 159:Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1007              		.loc 1 159 3 is_stmt 1 view .LVU341
 1008 0022 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1009              	.LVL46:
 160:Core/Src/main.c **** 
 1010              		.loc 1 160 3 view .LVU342
 1011 0026 1B4A     		ldr	r2, .L67
 1012 0028 D2F89030 		ldr	r3, [r2, #144]
 1013 002c 23F01803 		bic	r3, r3, #24
 1014 0030 C2F89030 		str	r3, [r2, #144]
 165:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1015              		.loc 1 165 3 view .LVU343
 165:Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 1016              		.loc 1 165 36 is_stmt 0 view .LVU344
 1017 0034 1423     		movs	r3, #20
 1018 0036 0693     		str	r3, [sp, #24]
 166:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1019              		.loc 1 166 3 is_stmt 1 view .LVU345
 166:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1020              		.loc 1 166 30 is_stmt 0 view .LVU346
 1021 0038 0122     		movs	r2, #1
 1022 003a 0892     		str	r2, [sp, #32]
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1023              		.loc 1 167 3 is_stmt 1 view .LVU347
 167:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1024              		.loc 1 167 30 is_stmt 0 view .LVU348
 1025 003c 0D92     		str	r2, [sp, #52]
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1026              		.loc 1 168 3 is_stmt 1 view .LVU349
 168:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1027              		.loc 1 168 41 is_stmt 0 view .LVU350
 1028 003e 0023     		movs	r3, #0
 1029 0040 0E93     		str	r3, [sp, #56]
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1030              		.loc 1 169 3 is_stmt 1 view .LVU351
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1031              		.loc 1 169 35 is_stmt 0 view .LVU352
 1032 0042 6023     		movs	r3, #96
 1033 0044 0F93     		str	r3, [sp, #60]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1034              		.loc 1 170 3 is_stmt 1 view .LVU353
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1035              		.loc 1 170 34 is_stmt 0 view .LVU354
 1036 0046 0223     		movs	r3, #2
 1037 0048 1193     		str	r3, [sp, #68]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 37


 1038              		.loc 1 171 3 is_stmt 1 view .LVU355
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1039              		.loc 1 171 35 is_stmt 0 view .LVU356
 1040 004a 1292     		str	r2, [sp, #72]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1041              		.loc 1 172 3 is_stmt 1 view .LVU357
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1042              		.loc 1 172 30 is_stmt 0 view .LVU358
 1043 004c 1392     		str	r2, [sp, #76]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1044              		.loc 1 173 3 is_stmt 1 view .LVU359
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1045              		.loc 1 173 30 is_stmt 0 view .LVU360
 1046 004e 3C22     		movs	r2, #60
 1047 0050 1492     		str	r2, [sp, #80]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1048              		.loc 1 174 3 is_stmt 1 view .LVU361
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1049              		.loc 1 174 30 is_stmt 0 view .LVU362
 1050 0052 1593     		str	r3, [sp, #84]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1051              		.loc 1 175 3 is_stmt 1 view .LVU363
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1052              		.loc 1 175 30 is_stmt 0 view .LVU364
 1053 0054 1693     		str	r3, [sp, #88]
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1054              		.loc 1 176 3 is_stmt 1 view .LVU365
 176:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1055              		.loc 1 176 30 is_stmt 0 view .LVU366
 1056 0056 1793     		str	r3, [sp, #92]
 177:Core/Src/main.c ****   {
 1057              		.loc 1 177 3 is_stmt 1 view .LVU367
 177:Core/Src/main.c ****   {
 1058              		.loc 1 177 7 is_stmt 0 view .LVU368
 1059 0058 06A8     		add	r0, sp, #24
 1060 005a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1061              	.LVL47:
 177:Core/Src/main.c ****   {
 1062              		.loc 1 177 6 view .LVU369
 1063 005e A8B9     		cbnz	r0, .L65
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1064              		.loc 1 184 3 is_stmt 1 view .LVU370
 184:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1065              		.loc 1 184 31 is_stmt 0 view .LVU371
 1066 0060 0F23     		movs	r3, #15
 1067 0062 0193     		str	r3, [sp, #4]
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1068              		.loc 1 186 3 is_stmt 1 view .LVU372
 186:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1069              		.loc 1 186 34 is_stmt 0 view .LVU373
 1070 0064 0323     		movs	r3, #3
 1071 0066 0293     		str	r3, [sp, #8]
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1072              		.loc 1 187 3 is_stmt 1 view .LVU374
 187:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1073              		.loc 1 187 35 is_stmt 0 view .LVU375
 1074 0068 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 38


 1075 006a 0393     		str	r3, [sp, #12]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1076              		.loc 1 188 3 is_stmt 1 view .LVU376
 188:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1077              		.loc 1 188 36 is_stmt 0 view .LVU377
 1078 006c 4FF48062 		mov	r2, #1024
 1079 0070 0492     		str	r2, [sp, #16]
 189:Core/Src/main.c **** 
 1080              		.loc 1 189 3 is_stmt 1 view .LVU378
 189:Core/Src/main.c **** 
 1081              		.loc 1 189 36 is_stmt 0 view .LVU379
 1082 0072 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c ****   {
 1083              		.loc 1 191 3 is_stmt 1 view .LVU380
 191:Core/Src/main.c ****   {
 1084              		.loc 1 191 7 is_stmt 0 view .LVU381
 1085 0074 0521     		movs	r1, #5
 1086 0076 01A8     		add	r0, sp, #4
 1087 0078 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1088              	.LVL48:
 191:Core/Src/main.c ****   {
 1089              		.loc 1 191 6 view .LVU382
 1090 007c 40B9     		cbnz	r0, .L66
 198:Core/Src/main.c **** }
 1091              		.loc 1 198 3 is_stmt 1 view .LVU383
 1092 007e FFF7FEFF 		bl	HAL_RCCEx_EnableMSIPLLMode
 1093              	.LVL49:
 199:Core/Src/main.c **** 
 1094              		.loc 1 199 1 is_stmt 0 view .LVU384
 1095 0082 19B0     		add	sp, sp, #100
 1096              		.cfi_remember_state
 1097              		.cfi_def_cfa_offset 4
 1098              		@ sp needed
 1099 0084 5DF804FB 		ldr	pc, [sp], #4
 1100              	.L64:
 1101              		.cfi_restore_state
 154:Core/Src/main.c ****   }
 1102              		.loc 1 154 5 is_stmt 1 view .LVU385
 1103 0088 FFF7FEFF 		bl	Error_Handler
 1104              	.LVL50:
 1105              	.L65:
 179:Core/Src/main.c ****   }
 1106              		.loc 1 179 5 view .LVU386
 1107 008c FFF7FEFF 		bl	Error_Handler
 1108              	.LVL51:
 1109              	.L66:
 193:Core/Src/main.c ****   }
 1110              		.loc 1 193 5 view .LVU387
 1111 0090 FFF7FEFF 		bl	Error_Handler
 1112              	.LVL52:
 1113              	.L68:
 1114              		.align	2
 1115              	.L67:
 1116 0094 00100240 		.word	1073876992
 1117              		.cfi_endproc
 1118              	.LFE322:
 1120              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 39


 1121              		.align	1
 1122              		.global	PeriphCommonClock_Config
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1127              	PeriphCommonClock_Config:
 1128              	.LFB323:
 206:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1129              		.loc 1 206 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 152
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133 0000 00B5     		push	{lr}
 1134              		.cfi_def_cfa_offset 4
 1135              		.cfi_offset 14, -4
 1136 0002 A7B0     		sub	sp, sp, #156
 1137              		.cfi_def_cfa_offset 160
 207:Core/Src/main.c **** 
 1138              		.loc 1 207 3 view .LVU389
 207:Core/Src/main.c **** 
 1139              		.loc 1 207 28 is_stmt 0 view .LVU390
 1140 0004 9822     		movs	r2, #152
 1141 0006 0021     		movs	r1, #0
 1142 0008 6846     		mov	r0, sp
 1143 000a FFF7FEFF 		bl	memset
 1144              	.LVL53:
 211:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 1145              		.loc 1 211 3 is_stmt 1 view .LVU391
 211:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 1146              		.loc 1 211 38 is_stmt 0 view .LVU392
 1147 000e 4FF4C043 		mov	r3, #24576
 1148 0012 0093     		str	r3, [sp]
 212:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1149              		.loc 1 212 3 is_stmt 1 view .LVU393
 212:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 1150              		.loc 1 212 35 is_stmt 0 view .LVU394
 1151 0014 4FF08053 		mov	r3, #268435456
 1152 0018 2093     		str	r3, [sp, #128]
 213:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1153              		.loc 1 213 3 is_stmt 1 view .LVU395
 213:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 1154              		.loc 1 213 35 is_stmt 0 view .LVU396
 1155 001a 4FF08063 		mov	r3, #67108864
 1156 001e 1D93     		str	r3, [sp, #116]
 214:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1157              		.loc 1 214 3 is_stmt 1 view .LVU397
 214:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 1158              		.loc 1 214 39 is_stmt 0 view .LVU398
 1159 0020 0123     		movs	r3, #1
 1160 0022 0193     		str	r3, [sp, #4]
 215:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1161              		.loc 1 215 3 is_stmt 1 view .LVU399
 215:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 1162              		.loc 1 215 34 is_stmt 0 view .LVU400
 1163 0024 0293     		str	r3, [sp, #8]
 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 1164              		.loc 1 216 3 is_stmt 1 view .LVU401
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 40


 216:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 1165              		.loc 1 216 34 is_stmt 0 view .LVU402
 1166 0026 1823     		movs	r3, #24
 1167 0028 0393     		str	r3, [sp, #12]
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1168              		.loc 1 217 3 is_stmt 1 view .LVU403
 217:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 1169              		.loc 1 217 34 is_stmt 0 view .LVU404
 1170 002a 0223     		movs	r3, #2
 1171 002c 0493     		str	r3, [sp, #16]
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1172              		.loc 1 218 3 is_stmt 1 view .LVU405
 218:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 1173              		.loc 1 218 34 is_stmt 0 view .LVU406
 1174 002e 0593     		str	r3, [sp, #20]
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 1175              		.loc 1 219 3 is_stmt 1 view .LVU407
 219:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 1176              		.loc 1 219 34 is_stmt 0 view .LVU408
 1177 0030 0693     		str	r3, [sp, #24]
 220:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1178              		.loc 1 220 3 is_stmt 1 view .LVU409
 220:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1179              		.loc 1 220 41 is_stmt 0 view .LVU410
 1180 0032 4FF08873 		mov	r3, #17825792
 1181 0036 0793     		str	r3, [sp, #28]
 221:Core/Src/main.c ****   {
 1182              		.loc 1 221 3 is_stmt 1 view .LVU411
 221:Core/Src/main.c ****   {
 1183              		.loc 1 221 7 is_stmt 0 view .LVU412
 1184 0038 6846     		mov	r0, sp
 1185 003a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1186              	.LVL54:
 221:Core/Src/main.c ****   {
 1187              		.loc 1 221 6 view .LVU413
 1188 003e 10B9     		cbnz	r0, .L72
 225:Core/Src/main.c **** 
 1189              		.loc 1 225 1 view .LVU414
 1190 0040 27B0     		add	sp, sp, #156
 1191              		.cfi_remember_state
 1192              		.cfi_def_cfa_offset 4
 1193              		@ sp needed
 1194 0042 5DF804FB 		ldr	pc, [sp], #4
 1195              	.L72:
 1196              		.cfi_restore_state
 223:Core/Src/main.c ****   }
 1197              		.loc 1 223 5 is_stmt 1 view .LVU415
 1198 0046 FFF7FEFF 		bl	Error_Handler
 1199              	.LVL55:
 1200              		.cfi_endproc
 1201              	.LFE323:
 1203              		.global	__aeabi_i2d
 1204              		.global	__aeabi_dmul
 1205              		.global	__aeabi_dsub
 1206              		.global	__aeabi_ddiv
 1207              		.global	__aeabi_dadd
 1208              		.section	.text.main,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 41


 1209              		.align	1
 1210              		.global	main
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1215              	main:
 1216              	.LFB321:
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1217              		.loc 1 79 1 view -0
 1218              		.cfi_startproc
 1219              		@ args = 0, pretend = 0, frame = 0
 1220              		@ frame_needed = 0, uses_anonymous_args = 0
 1221 0000 38B5     		push	{r3, r4, r5, lr}
 1222              		.cfi_def_cfa_offset 16
 1223              		.cfi_offset 3, -16
 1224              		.cfi_offset 4, -12
 1225              		.cfi_offset 5, -8
 1226              		.cfi_offset 14, -4
 1227 0002 2DED028B 		vpush.64	{d8}
 1228              		.cfi_def_cfa_offset 24
 1229              		.cfi_offset 80, -24
 1230              		.cfi_offset 81, -20
  87:Core/Src/main.c **** 
 1231              		.loc 1 87 3 view .LVU417
 1232 0006 FFF7FEFF 		bl	HAL_Init
 1233              	.LVL56:
  94:Core/Src/main.c **** 
 1234              		.loc 1 94 3 view .LVU418
 1235 000a FFF7FEFF 		bl	SystemClock_Config
 1236              	.LVL57:
  97:Core/Src/main.c **** 
 1237              		.loc 1 97 3 view .LVU419
 1238 000e FFF7FEFF 		bl	PeriphCommonClock_Config
 1239              	.LVL58:
 104:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1240              		.loc 1 104 3 view .LVU420
 1241 0012 FFF7FEFF 		bl	MX_GPIO_Init
 1242              	.LVL59:
 105:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1243              		.loc 1 105 3 view .LVU421
 1244 0016 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1245              	.LVL60:
 106:Core/Src/main.c ****   MX_ADC1_Init();
 1246              		.loc 1 106 3 view .LVU422
 1247 001a FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1248              	.LVL61:
 107:Core/Src/main.c ****   MX_TIM3_Init();
 1249              		.loc 1 107 3 view .LVU423
 1250 001e FFF7FEFF 		bl	MX_ADC1_Init
 1251              	.LVL62:
 108:Core/Src/main.c ****   MX_TIM4_Init();
 1252              		.loc 1 108 3 view .LVU424
 1253 0022 FFF7FEFF 		bl	MX_TIM3_Init
 1254              	.LVL63:
 109:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1255              		.loc 1 109 3 view .LVU425
 1256 0026 FFF7FEFF 		bl	MX_TIM4_Init
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 42


 1257              	.LVL64:
 111:Core/Src/main.c ****   double val, resistance, A,B,C;
 1258              		.loc 1 111 3 view .LVU426
 1259 002a 0021     		movs	r1, #0
 1260 002c 4A48     		ldr	r0, .L76+64
 1261 002e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1262              	.LVL65:
 112:Core/Src/main.c **** 	uint16_t raw;
 1263              		.loc 1 112 3 view .LVU427
 113:Core/Src/main.c **** 	double temp_tres = 240;
 1264              		.loc 1 113 2 view .LVU428
 114:Core/Src/main.c **** 
 1265              		.loc 1 114 2 view .LVU429
 116:Core/Src/main.c **** 	B = 0.000214;
 1266              		.loc 1 116 2 view .LVU430
 117:Core/Src/main.c **** 	C = 1.07E-07;
 1267              		.loc 1 117 2 view .LVU431
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 1268              		.loc 1 118 2 view .LVU432
 1269              	.L74:
 123:Core/Src/main.c ****   { 
 1270              		.loc 1 123 3 discriminator 1 view .LVU433
 125:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 1271              		.loc 1 125 5 discriminator 1 view .LVU434
 1272 0032 4A4C     		ldr	r4, .L76+68
 1273 0034 2046     		mov	r0, r4
 1274 0036 FFF7FEFF 		bl	HAL_ADC_Start
 1275              	.LVL66:
 126:Core/Src/main.c **** 		raw = HAL_ADC_GetValue(&hadc1);
 1276              		.loc 1 126 5 discriminator 1 view .LVU435
 1277 003a 4FF0FF31 		mov	r1, #-1
 1278 003e 2046     		mov	r0, r4
 1279 0040 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 1280              	.LVL67:
 127:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 1281              		.loc 1 127 3 discriminator 1 view .LVU436
 127:Core/Src/main.c **** 		val = (3.3/65536)*raw;
 1282              		.loc 1 127 9 is_stmt 0 discriminator 1 view .LVU437
 1283 0044 2046     		mov	r0, r4
 1284 0046 FFF7FEFF 		bl	HAL_ADC_GetValue
 1285              	.LVL68:
 128:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1286              		.loc 1 128 3 is_stmt 1 discriminator 1 view .LVU438
 128:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1287              		.loc 1 128 20 is_stmt 0 discriminator 1 view .LVU439
 1288 004a 80B2     		uxth	r0, r0
 128:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1289              		.loc 1 128 20 discriminator 1 view .LVU440
 1290 004c FFF7FEFF 		bl	__aeabi_i2d
 1291              	.LVL69:
 128:Core/Src/main.c ****     resistance = val/((3.3-val)/10000);
 1292              		.loc 1 128 7 discriminator 1 view .LVU441
 1293 0050 31A3     		adr	r3, .L76
 1294 0052 D3E90023 		ldrd	r2, [r3]
 1295 0056 FFF7FEFF 		bl	__aeabi_dmul
 1296              	.LVL70:
 1297 005a 0446     		mov	r4, r0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 43


 1298 005c 0D46     		mov	r5, r1
 1299              	.LVL71:
 129:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1300              		.loc 1 129 5 is_stmt 1 discriminator 1 view .LVU442
 129:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1301              		.loc 1 129 27 is_stmt 0 discriminator 1 view .LVU443
 1302 005e 0246     		mov	r2, r0
 1303 0060 0B46     		mov	r3, r1
 1304 0062 2FA1     		adr	r1, .L76+8
 1305 0064 D1E90001 		ldrd	r0, [r1]
 1306 0068 FFF7FEFF 		bl	__aeabi_dsub
 1307              	.LVL72:
 129:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1308              		.loc 1 129 32 discriminator 1 view .LVU444
 1309 006c 2EA3     		adr	r3, .L76+16
 1310 006e D3E90023 		ldrd	r2, [r3]
 1311 0072 FFF7FEFF 		bl	__aeabi_ddiv
 1312              	.LVL73:
 1313 0076 0246     		mov	r2, r0
 1314 0078 0B46     		mov	r3, r1
 129:Core/Src/main.c ****     temp = 1/(A+B*log(resistance)+C*pow(log(resistance),3))-272.15;
 1315              		.loc 1 129 16 discriminator 1 view .LVU445
 1316 007a 2046     		mov	r0, r4
 1317 007c 2946     		mov	r1, r5
 1318 007e FFF7FEFF 		bl	__aeabi_ddiv
 1319              	.LVL74:
 1320 0082 41EC180B 		vmov	d8, r0, r1
 1321              	.LVL75:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1322              		.loc 1 130 5 is_stmt 1 discriminator 1 view .LVU446
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1323              		.loc 1 130 19 is_stmt 0 discriminator 1 view .LVU447
 1324 0086 41EC100B 		vmov	d0, r0, r1
 1325 008a FFF7FEFF 		bl	log
 1326              	.LVL76:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1327              		.loc 1 130 19 discriminator 1 view .LVU448
 1328 008e 51EC100B 		vmov	r0, r1, d0
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1329              		.loc 1 130 18 discriminator 1 view .LVU449
 1330 0092 27A3     		adr	r3, .L76+24
 1331 0094 D3E90023 		ldrd	r2, [r3]
 1332 0098 FFF7FEFF 		bl	__aeabi_dmul
 1333              	.LVL77:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1334              		.loc 1 130 16 discriminator 1 view .LVU450
 1335 009c 26A3     		adr	r3, .L76+32
 1336 009e D3E90023 		ldrd	r2, [r3]
 1337 00a2 FFF7FEFF 		bl	__aeabi_dadd
 1338              	.LVL78:
 1339 00a6 0446     		mov	r4, r0
 1340              	.LVL79:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1341              		.loc 1 130 16 discriminator 1 view .LVU451
 1342 00a8 0D46     		mov	r5, r1
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1343              		.loc 1 130 37 discriminator 1 view .LVU452
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 44


 1344 00aa B0EE480A 		vmov.f32	s0, s16
 1345 00ae F0EE680A 		vmov.f32	s1, s17
 1346 00b2 FFF7FEFF 		bl	log
 1347              	.LVL80:
 1348 00b6 9FED221B 		vldr.64	d1, .L76+40
 1349 00ba FFF7FEFF 		bl	pow
 1350              	.LVL81:
 1351 00be 51EC100B 		vmov	r0, r1, d0
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1352              		.loc 1 130 36 discriminator 1 view .LVU453
 1353 00c2 21A3     		adr	r3, .L76+48
 1354 00c4 D3E90023 		ldrd	r2, [r3]
 1355 00c8 FFF7FEFF 		bl	__aeabi_dmul
 1356              	.LVL82:
 1357 00cc 0246     		mov	r2, r0
 1358 00ce 0B46     		mov	r3, r1
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1359              		.loc 1 130 34 discriminator 1 view .LVU454
 1360 00d0 2046     		mov	r0, r4
 1361 00d2 2946     		mov	r1, r5
 1362 00d4 FFF7FEFF 		bl	__aeabi_dadd
 1363              	.LVL83:
 1364 00d8 0246     		mov	r2, r0
 1365 00da 0B46     		mov	r3, r1
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1366              		.loc 1 130 13 discriminator 1 view .LVU455
 1367 00dc 0020     		movs	r0, #0
 1368 00de 2049     		ldr	r1, .L76+72
 1369 00e0 FFF7FEFF 		bl	__aeabi_ddiv
 1370              	.LVL84:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1371              		.loc 1 130 60 discriminator 1 view .LVU456
 1372 00e4 1AA3     		adr	r3, .L76+56
 1373 00e6 D3E90023 		ldrd	r2, [r3]
 1374 00ea FFF7FEFF 		bl	__aeabi_dsub
 1375              	.LVL85:
 130:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 1376              		.loc 1 130 10 discriminator 1 view .LVU457
 1377 00ee 1D4B     		ldr	r3, .L76+76
 1378 00f0 C3E90001 		strd	r0, [r3]
 131:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 1379              		.loc 1 131 5 is_stmt 1 discriminator 1 view .LVU458
 1380 00f4 1C4C     		ldr	r4, .L76+80
 1381 00f6 8021     		movs	r1, #128
 1382 00f8 2046     		mov	r0, r4
 1383 00fa FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1384              	.LVL86:
 132:Core/Src/main.c ****     HAL_Delay(500);
 1385              		.loc 1 132 5 discriminator 1 view .LVU459
 1386 00fe 4FF48041 		mov	r1, #16384
 1387 0102 2046     		mov	r0, r4
 1388 0104 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1389              	.LVL87:
 133:Core/Src/main.c ****     /* USER CODE END WHILE */
 1390              		.loc 1 133 5 discriminator 1 view .LVU460
 1391 0108 4FF4FA70 		mov	r0, #500
 1392 010c FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 45


 1393              	.LVL88:
 123:Core/Src/main.c ****   { 
 1394              		.loc 1 123 9 discriminator 1 view .LVU461
 1395 0110 8FE7     		b	.L74
 1396              	.L77:
 1397 0112 00BFAFF3 		.align	3
 1397      0080
 1398              	.L76:
 1399 0118 66666666 		.word	1717986918
 1400 011c 66660A3F 		.word	1057646182
 1401 0120 66666666 		.word	1717986918
 1402 0124 66660A40 		.word	1074423398
 1403 0128 00000000 		.word	0
 1404 012c 0088C340 		.word	1086556160
 1405 0130 2829B000 		.word	11544872
 1406 0134 A60C2C3F 		.word	1059851430
 1407 0138 A019C407 		.word	130292128
 1408 013c 76FC473F 		.word	1061682294
 1409 0140 00000000 		.word	0
 1410 0144 00000840 		.word	1074266112
 1411 0148 C1EE20E8 		.word	-400494911
 1412 014c FBB87C3E 		.word	1048361211
 1413 0150 66666666 		.word	1717986918
 1414 0154 66027140 		.word	1081148006
 1415 0158 00000000 		.word	.LANCHOR3
 1416 015c 00000000 		.word	.LANCHOR2
 1417 0160 0000F03F 		.word	1072693248
 1418 0164 00000000 		.word	.LANCHOR5
 1419 0168 00040048 		.word	1207960576
 1420              		.cfi_endproc
 1421              	.LFE321:
 1423              		.global	msg
 1424              		.global	temp
 1425              		.global	hpcd_USB_OTG_FS
 1426              		.global	htim4
 1427              		.global	htim3
 1428              		.global	hlpuart1
 1429              		.global	hadc1
 1430              		.section	.bss.hadc1,"aw",%nobits
 1431              		.align	2
 1432              		.set	.LANCHOR2,. + 0
 1435              	hadc1:
 1436 0000 00000000 		.space	104
 1436      00000000 
 1436      00000000 
 1436      00000000 
 1436      00000000 
 1437              		.section	.bss.hlpuart1,"aw",%nobits
 1438              		.align	2
 1439              		.set	.LANCHOR0,. + 0
 1442              	hlpuart1:
 1443 0000 00000000 		.space	144
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1444              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 46


 1445              		.align	2
 1446              		.set	.LANCHOR1,. + 0
 1449              	hpcd_USB_OTG_FS:
 1450 0000 00000000 		.space	1292
 1450      00000000 
 1450      00000000 
 1450      00000000 
 1450      00000000 
 1451              		.section	.bss.htim3,"aw",%nobits
 1452              		.align	2
 1453              		.set	.LANCHOR3,. + 0
 1456              	htim3:
 1457 0000 00000000 		.space	76
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1457      00000000 
 1458              		.section	.bss.htim4,"aw",%nobits
 1459              		.align	2
 1460              		.set	.LANCHOR4,. + 0
 1463              	htim4:
 1464 0000 00000000 		.space	76
 1464      00000000 
 1464      00000000 
 1464      00000000 
 1464      00000000 
 1465              		.section	.bss.msg,"aw",%nobits
 1466              		.align	2
 1469              	msg:
 1470 0000 00000000 		.space	100
 1470      00000000 
 1470      00000000 
 1470      00000000 
 1470      00000000 
 1471              		.section	.bss.temp,"aw",%nobits
 1472              		.align	3
 1473              		.set	.LANCHOR5,. + 0
 1476              	temp:
 1477 0000 00000000 		.space	8
 1477      00000000 
 1478              		.text
 1479              	.Letext0:
 1480              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1481              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1482              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1483              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1484              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1485              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1486              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1487              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1488              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1489              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1490              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1491              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1492              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1493              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1494              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 47


 1495              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 1496              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1497              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1498              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1499              		.file 22 "Core/Inc/main.h"
 1500              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1501              		.file 24 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1502              		.file 25 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:299    .text.MX_GPIO_Init:0000000000000144 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:309    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:315    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:347    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:352    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:451    .text.MX_LPUART1_UART_Init:000000000000005c $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:458    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:463    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:521    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:526    .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:531    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:689    .text.MX_ADC1_Init:0000000000000098 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:696    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:701    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:851    .text.MX_TIM3_Init:000000000000009c $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:857    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:862    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:962    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:968    .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:974    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1116   .text.SystemClock_Config:0000000000000094 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1121   .text.PeriphCommonClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1127   .text.PeriphCommonClock_Config:0000000000000000 PeriphCommonClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1209   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1215   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1399   .text.main:0000000000000118 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1469   .bss.msg:0000000000000000 msg
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1476   .bss.temp:0000000000000000 temp
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1449   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1463   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1456   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1442   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1435   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1431   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1438   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1445   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1452   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1459   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1466   .bss.msg:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s:1472   .bss.temp:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccWWX5vN.s 			page 49


HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_EnableMSIPLLMode
HAL_RCCEx_PeriphCLKConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_dsub
__aeabi_ddiv
__aeabi_dadd
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
log
pow
HAL_GPIO_TogglePin
HAL_Delay
