INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 19:58:45 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 2.249 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.221 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.496 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.644 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.145 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 111.832 MB.
Execute       set_directive_top lenet_predict -name=lenet_predict 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lenet_main.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_main.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_main.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.005 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.104 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.603 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lenet_support.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lenet_support.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lenet_support.cpp -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/.systemc_flag -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.888 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/all.directive.json -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.237 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 7.61 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 59.541 seconds; current allocated memory: 120.801 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.g.bc" "C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_main.g.bc C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_support.g.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.129 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.245 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.107 sec.
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet_predict -reflow-float-conversion -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.911 sec.
Execute       run_link_or_opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet_predict -mllvm -hls-db-dir -mllvm C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_fast -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvf1517-3-e > C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'softmax(float*, int)' (lenet_support.cpp:17:20)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_72_2' (lenet_support.cpp:72:26) in function 'fully_connected' partially with a factor of 2 (lenet_support.cpp:69:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_55_3' (lenet_support.cpp:55:30) in function 'maxpool2d': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (lenet_support.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_3' (lenet_support.cpp:55:30) in function 'maxpool2d' completely with a factor of 2 (lenet_support.cpp:49:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_32_3' (lenet_support.cpp:32:30) in function 'conv2d' partially with a factor of 2 (lenet_support.cpp:27:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35:34) in function 'conv2d' partially with a factor of 2 (lenet_support.cpp:27:0)
WARNING: [HLS 214-366] Duplicating function 'conv2d(float*, float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (lenet_main.cpp:39:5)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'conv2d(float*, float*, float*, float*, int, int, int) (.1)' (lenet_support.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'conv2d(float*, float*, float*, float*, int, int, int)' (lenet_support.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'fully_connected(float*, float*, float*, float*, int, int)' (lenet_support.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'maxpool2d(float*, float*, int, int)' into 'lenet_predict(float*, int*)' (lenet_main.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'softmax(float*, int)' into 'lenet_predict(float*, int*)' (lenet_main.cpp:13:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_37_5'(lenet_support.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lenet_support.cpp:37:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.136 seconds; current allocated memory: 121.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 121.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet_predict -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.0.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 6.157 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.219 seconds; current allocated memory: 129.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fully_connected' into 'lenet_predict' (lenet_main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'fully_connected.1' into 'lenet_predict' (lenet_main.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'fully_connected.2' into 'lenet_predict' (lenet_main.cpp:45) automatically.
Command         transform done; 12.999 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 13.047 seconds; current allocated memory: 132.211 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.g.1.bc to C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (lenet_support.cpp:72) in function 'fully_connected.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (lenet_support.cpp:72) in function 'fully_connected.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (lenet_support.cpp:72) in function 'fully_connected' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (lenet_support.cpp:12) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (lenet_support.cpp:16) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_3' (lenet_support.cpp:20) in function 'lenet_predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (lenet_main.cpp:51) in function 'lenet_predict' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53) in function 'lenet_predict' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53) in function 'lenet_predict' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_4' (lenet_support.cpp:35) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 14 for loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53:35) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53:35) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 14 for loop 'VITIS_LOOP_52_1' (lenet_support.cpp:52:31) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 14 for loop 'VITIS_LOOP_52_1' (lenet_support.cpp:52:31) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 5 for loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53:35) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'VITIS_LOOP_53_2' (lenet_support.cpp:53:35) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 5 for loop 'VITIS_LOOP_52_1' (lenet_support.cpp:52:31) in function 'lenet_predict'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'VITIS_LOOP_52_1' (lenet_support.cpp:52:31) in function 'lenet_predict'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_57_4' (lenet_support.cpp:57) in function 'lenet_predict' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_5' (lenet_support.cpp:37) in function 'conv2d.3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_5' (lenet_support.cpp:37) in function 'conv2d' completely with a factor of 5.
INFO: [XFORM 203-602] Inlining function 'fully_connected' into 'lenet_predict' (lenet_main.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'fully_connected.1' into 'lenet_predict' (lenet_main.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'fully_connected.2' into 'lenet_predict' (lenet_main.cpp:45) automatically.
Command         transform done; 15.864 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d.3' (lenet_support.cpp:6:34)...6 expression(s) balanced.
Command         transform done; 0.184 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 16.059 seconds; current allocated memory: 156.168 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.2.bc -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (lenet_support.cpp:52:22) in function 'lenet_predict'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (lenet_support.cpp:52:22) in function 'lenet_predict'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_1' (lenet_support.cpp:70:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_1' (lenet_support.cpp:70:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_70_1' (lenet_support.cpp:70:22) in function 'lenet_predict' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_3' (lenet_support.cpp:32:30) in function 'conv2d.3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (lenet_support.cpp:31:26) in function 'conv2d.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (lenet_support.cpp:30:22) in function 'conv2d.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_3' (lenet_support.cpp:32:30) in function 'conv2d' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (lenet_support.cpp:31:26) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (lenet_support.cpp:30:22) in function 'conv2d'.
Execute           auto_get_db
Command         transform done; 3.433 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.436 seconds; current allocated memory: 285.395 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 38.776 sec.
Command     elaborate done; 103.512 sec.
Execute     ap_eval exec zip -j C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.178 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet_predict' ...
Execute       ap_set_top_model lenet_predict 
WARNING: [SYN 201-103] Legalizing function name 'conv2d.3_Pipeline_VITIS_LOOP_35_4' to 'conv2d_3_Pipeline_VITIS_LOOP_35_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.3_Pipeline_VITIS_LOOP_35_45' to 'conv2d_3_Pipeline_VITIS_LOOP_35_45'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d.3' to 'conv2d_3'.
Execute       get_model_list lenet_predict -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet_predict 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       preproc_iomode -model conv2d 
Execute       preproc_iomode -model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       preproc_iomode -model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       preproc_iomode -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       preproc_iomode -model conv2d.3 
Execute       preproc_iomode -model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       preproc_iomode -model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d.3_Pipeline_VITIS_LOOP_35_4 conv2d.3_Pipeline_VITIS_LOOP_35_45 conv2d.3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO-FLOW: Configuring Module : conv2d.3_Pipeline_VITIS_LOOP_35_4 ...
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       apply_spec_resource_limit conv2d.3_Pipeline_VITIS_LOOP_35_4 
INFO-FLOW: Configuring Module : conv2d.3_Pipeline_VITIS_LOOP_35_45 ...
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       apply_spec_resource_limit conv2d.3_Pipeline_VITIS_LOOP_35_45 
INFO-FLOW: Configuring Module : conv2d.3 ...
Execute       set_default_model conv2d.3 
Execute       apply_spec_resource_limit conv2d.3 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO-FLOW: Configuring Module : conv2d_Pipeline_VITIS_LOOP_35_4 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       apply_spec_resource_limit conv2d_Pipeline_VITIS_LOOP_35_4 
INFO-FLOW: Configuring Module : conv2d_Pipeline_VITIS_LOOP_35_46 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       apply_spec_resource_limit conv2d_Pipeline_VITIS_LOOP_35_46 
INFO-FLOW: Configuring Module : conv2d ...
Execute       set_default_model conv2d 
Execute       apply_spec_resource_limit conv2d 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_72_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_72_2 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_72_23 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_72_23 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_72_24 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_72_24 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_16_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_16_2 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_20_3 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_20_3 
INFO-FLOW: Configuring Module : lenet_predict_Pipeline_VITIS_LOOP_51_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       apply_spec_resource_limit lenet_predict_Pipeline_VITIS_LOOP_51_1 
INFO-FLOW: Configuring Module : lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       apply_spec_resource_limit lenet_predict 
INFO-FLOW: Model list for preprocess: conv2d.3_Pipeline_VITIS_LOOP_35_4 conv2d.3_Pipeline_VITIS_LOOP_35_45 conv2d.3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO-FLOW: Preprocessing Module: conv2d.3_Pipeline_VITIS_LOOP_35_4 ...
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       cdfg_preprocess -model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       rtl_gen_preprocess conv2d.3_Pipeline_VITIS_LOOP_35_4 
INFO-FLOW: Preprocessing Module: conv2d.3_Pipeline_VITIS_LOOP_35_45 ...
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       cdfg_preprocess -model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       rtl_gen_preprocess conv2d.3_Pipeline_VITIS_LOOP_35_45 
INFO-FLOW: Preprocessing Module: conv2d.3 ...
Execute       set_default_model conv2d.3 
Execute       cdfg_preprocess -model conv2d.3 
Execute       rtl_gen_preprocess conv2d.3 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_VITIS_LOOP_35_4 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       cdfg_preprocess -model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_35_4 
INFO-FLOW: Preprocessing Module: conv2d_Pipeline_VITIS_LOOP_35_46 ...
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       cdfg_preprocess -model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_35_46 
INFO-FLOW: Preprocessing Module: conv2d ...
Execute       set_default_model conv2d 
Execute       cdfg_preprocess -model conv2d 
Execute       rtl_gen_preprocess conv2d 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_72_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_2 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_72_23 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_23 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_72_24 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_24 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_16_2 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_16_2 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_20_3 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_20_3 
INFO-FLOW: Preprocessing Module: lenet_predict_Pipeline_VITIS_LOOP_51_1 ...
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       cdfg_preprocess -model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_51_1 
INFO-FLOW: Preprocessing Module: lenet_predict ...
Execute       set_default_model lenet_predict 
Execute       cdfg_preprocess -model lenet_predict 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for synthesis: conv2d.3_Pipeline_VITIS_LOOP_35_4 conv2d.3_Pipeline_VITIS_LOOP_35_45 conv2d.3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       schedule -model conv2d.3_Pipeline_VITIS_LOOP_35_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_12_4', lenet_support.cpp:38) and 'fadd' operation ('sum_8', lenet_support.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 53, loop 'VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.567 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.011 seconds; current allocated memory: 291.688 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.505 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.3_Pipeline_VITIS_LOOP_35_4.
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       bind -model conv2d.3_Pipeline_VITIS_LOOP_35_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.359 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 292.934 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.bind.adb -f 
INFO-FLOW: Finish binding conv2d.3_Pipeline_VITIS_LOOP_35_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       schedule -model conv2d.3_Pipeline_VITIS_LOOP_35_45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_19_4', lenet_support.cpp:38) and 'fadd' operation ('sum_1', lenet_support.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 53, loop 'VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.553 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.749 seconds; current allocated memory: 294.164 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.531 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.3_Pipeline_VITIS_LOOP_35_45.
Execute       set_default_model conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       bind -model conv2d.3_Pipeline_VITIS_LOOP_35_45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.343 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 294.598 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.114 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.bind.adb -f 
INFO-FLOW: Finish binding conv2d.3_Pipeline_VITIS_LOOP_35_45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d.3 
Execute       schedule -model conv2d.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.952 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 295.355 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.103 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.3.
Execute       set_default_model conv2d.3 
Execute       bind -model conv2d.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 295.535 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.bind.adb -f 
INFO-FLOW: Finish binding conv2d.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.373 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 296.270 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 296.785 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       schedule -model conv2d_Pipeline_VITIS_LOOP_35_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_4' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_25_4', lenet_support.cpp:38) and 'fadd' operation ('sum_s', lenet_support.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 44, loop 'VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.475 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.595 seconds; current allocated memory: 297.594 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.464 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_Pipeline_VITIS_LOOP_35_4.
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       bind -model conv2d_Pipeline_VITIS_LOOP_35_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.362 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 297.773 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.165 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.bind.adb -f 
INFO-FLOW: Finish binding conv2d_Pipeline_VITIS_LOOP_35_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_35_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       schedule -model conv2d_Pipeline_VITIS_LOOP_35_46 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_4'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_35_46' (loop 'VITIS_LOOP_35_4'): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1) between 'fadd' operation ('sum_32_4', lenet_support.cpp:38) and 'fadd' operation ('sum_4', lenet_support.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 44, loop 'VITIS_LOOP_35_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.514 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.777 seconds; current allocated memory: 298.414 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.443 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_Pipeline_VITIS_LOOP_35_46.
Execute       set_default_model conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       bind -model conv2d_Pipeline_VITIS_LOOP_35_46 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.319 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 298.910 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.146 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.bind.adb -f 
INFO-FLOW: Finish binding conv2d_Pipeline_VITIS_LOOP_35_46.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d 
Execute       schedule -model conv2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.99 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 299.727 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d.
Execute       set_default_model conv2d 
Execute       bind -model conv2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 299.914 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.bind.adb -f 
INFO-FLOW: Finish binding conv2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.397 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 300.910 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 301.273 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_72_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 12, loop 'VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.333 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.458 seconds; current allocated memory: 301.820 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_72_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_72_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.153 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 301.844 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_72_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_72_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:44).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 12, loop 'VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.068 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.181 seconds; current allocated memory: 302.188 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.144 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_72_23.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_72_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.166 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 302.281 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_72_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_72_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' (loop 'VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45) and 'fadd' operation ('sum', lenet_support.cpp:74->lenet_main.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 12, loop 'VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.027 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.154 seconds; current allocated memory: 302.496 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.147 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_72_24.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_72_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.152 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 302.504 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_72_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 302.875 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 302.875 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_16_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln16', lenet_support.cpp:16->lenet_main.cpp:47) of variable 'sum', lenet_support.cpp:18->lenet_main.cpp:47 on local variable 'sum' and 'load' operation ('sum_load', lenet_support.cpp:18->lenet_main.cpp:47) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'lenet_predict_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln16', lenet_support.cpp:16->lenet_main.cpp:47) of variable 'sum', lenet_support.cpp:18->lenet_main.cpp:47 on local variable 'sum' and 'load' operation ('sum_load', lenet_support.cpp:18->lenet_main.cpp:47) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.064 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 303.477 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.167 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_16_2.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_16_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.147 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 303.570 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_16_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_20_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_20_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 303.691 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_20_3.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_20_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 303.781 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_20_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       schedule -model lenet_predict_Pipeline_VITIS_LOOP_51_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 304.457 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict_Pipeline_VITIS_LOOP_51_1.
Execute       set_default_model lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       bind -model lenet_predict_Pipeline_VITIS_LOOP_51_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 304.461 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict_Pipeline_VITIS_LOOP_51_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet_predict 
Execute       schedule -model lenet_predict 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 305.559 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.368 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.sched.adb -f 
INFO-FLOW: Finish scheduling lenet_predict.
Execute       set_default_model lenet_predict 
Execute       bind -model lenet_predict 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.335 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 305.812 MB.
Execute       syn_report -verbosereport -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.211 sec.
Execute       db_write -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.bind.adb -f 
INFO-FLOW: Finish binding lenet_predict.
Execute       get_model_list lenet_predict -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv2d.3_Pipeline_VITIS_LOOP_35_4 
Execute       rtl_gen_preprocess conv2d.3_Pipeline_VITIS_LOOP_35_45 
Execute       rtl_gen_preprocess conv2d.3 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       rtl_gen_preprocess conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       rtl_gen_preprocess conv2d 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       rtl_gen_preprocess lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       rtl_gen_preprocess lenet_predict 
INFO-FLOW: Model list for RTL generation: conv2d.3_Pipeline_VITIS_LOOP_35_4 conv2d.3_Pipeline_VITIS_LOOP_35_45 conv2d.3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_Pipeline_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.3_Pipeline_VITIS_LOOP_35_4 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_Pipeline_VITIS_LOOP_35_4'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 309.547 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.3_Pipeline_VITIS_LOOP_35_4 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_4 
Execute       gen_rtl conv2d.3_Pipeline_VITIS_LOOP_35_4 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_4 
Execute       syn_report -csynth -model conv2d.3_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_Pipeline_VITIS_LOOP_35_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.218 sec.
Execute       syn_report -rtlxml -model conv2d.3_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_Pipeline_VITIS_LOOP_35_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.113 sec.
Execute       syn_report -verbosereport -model conv2d.3_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.241 sec.
Execute       db_write -model conv2d.3_Pipeline_VITIS_LOOP_35_4 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.adb 
Command       db_write done; 0.117 sec.
Execute       db_write -model conv2d.3_Pipeline_VITIS_LOOP_35_4 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.3_Pipeline_VITIS_LOOP_35_4 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_Pipeline_VITIS_LOOP_35_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.3_Pipeline_VITIS_LOOP_35_45 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_Pipeline_VITIS_LOOP_35_45'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.263 seconds; current allocated memory: 313.988 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.3_Pipeline_VITIS_LOOP_35_45 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_45 
Execute       gen_rtl conv2d.3_Pipeline_VITIS_LOOP_35_45 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_3_Pipeline_VITIS_LOOP_35_45 
Execute       syn_report -csynth -model conv2d.3_Pipeline_VITIS_LOOP_35_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_Pipeline_VITIS_LOOP_35_45_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.191 sec.
Execute       syn_report -rtlxml -model conv2d.3_Pipeline_VITIS_LOOP_35_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_Pipeline_VITIS_LOOP_35_45_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d.3_Pipeline_VITIS_LOOP_35_45 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.225 sec.
Execute       db_write -model conv2d.3_Pipeline_VITIS_LOOP_35_45 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.adb 
Command       db_write done; 0.121 sec.
Execute       db_write -model conv2d.3_Pipeline_VITIS_LOOP_35_45 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.3_Pipeline_VITIS_LOOP_35_45 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d.3 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_11ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 317.461 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d.3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_3 
Execute       gen_rtl conv2d.3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_3 
Execute       syn_report -csynth -model conv2d.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d.3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -model conv2d.3 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.adb 
Execute       db_write -model conv2d.3 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d.3 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 320.445 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.102 sec.
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.108 sec.
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.adb 
Command       db_write done; 0.108 sec.
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_35_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_Pipeline_VITIS_LOOP_35_4 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_35_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.083 seconds; current allocated memory: 324.004 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_35_4 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_35_4 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_4 
Execute       syn_report -csynth -model conv2d_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_35_4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_35_4_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d_Pipeline_VITIS_LOOP_35_4 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.168 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_35_4 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.adb 
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_35_4 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_Pipeline_VITIS_LOOP_35_4 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_35_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_Pipeline_VITIS_LOOP_35_46 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_35_46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 327.469 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_35_46 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       gen_rtl conv2d_Pipeline_VITIS_LOOP_35_46 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d_Pipeline_VITIS_LOOP_35_46 
Execute       syn_report -csynth -model conv2d_Pipeline_VITIS_LOOP_35_46 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_35_46_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d_Pipeline_VITIS_LOOP_35_46 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_Pipeline_VITIS_LOOP_35_46_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d_Pipeline_VITIS_LOOP_35_46 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.152 sec.
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_35_46 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.adb 
Execute       db_write -model conv2d_Pipeline_VITIS_LOOP_35_46 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_Pipeline_VITIS_LOOP_35_46 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 329.348 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_conv2d 
Execute       gen_rtl conv2d -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_conv2d 
Execute       syn_report -csynth -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/conv2d_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model conv2d -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.157 sec.
Execute       db_write -model conv2d -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.adb 
Execute       db_write -model conv2d -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 333.098 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_72_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_72_2' pipeline 'VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_72_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.804 seconds; current allocated memory: 335.492 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_72_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_72_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_72_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_72_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_72_23 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_72_23' pipeline 'VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_72_23'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 336.668 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_23 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_23 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_23 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_72_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_23_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_72_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_23_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_72_23 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_23 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_23 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_72_23 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_72_24 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_72_24' pipeline 'VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_72_24'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 337.723 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_24 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_72_24 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_72_24 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_72_24 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_24_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_72_24 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_72_24_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_72_24 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_24 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_72_24 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_72_24 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_12_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 338.875 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_12_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_12_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_12_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_12_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_16_2 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_16_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_16_2'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 340.613 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_16_2 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_16_2 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_16_2 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_16_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_16_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_16_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_16_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_16_2 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_16_2 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_16_2 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_16_2 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_20_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_20_3 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_20_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_20_3' pipeline 'VITIS_LOOP_20_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_20_3'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 341.480 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_20_3 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_20_3 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_20_3 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_20_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_20_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_20_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_20_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_20_3 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_20_3 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_20_3 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_20_3 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict_Pipeline_VITIS_LOOP_51_1 -top_prefix lenet_predict_ -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lenet_predict_Pipeline_VITIS_LOOP_51_1' pipeline 'VITIS_LOOP_51_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 342.602 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_51_1 -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       gen_rtl lenet_predict_Pipeline_VITIS_LOOP_51_1 -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict_lenet_predict_Pipeline_VITIS_LOOP_51_1 
Execute       syn_report -csynth -model lenet_predict_Pipeline_VITIS_LOOP_51_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_51_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict_Pipeline_VITIS_LOOP_51_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_Pipeline_VITIS_LOOP_51_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict_Pipeline_VITIS_LOOP_51_1 -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_51_1 -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.adb 
Execute       db_write -model lenet_predict_Pipeline_VITIS_LOOP_51_1 -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict_Pipeline_VITIS_LOOP_51_1 -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet_predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet_predict -top_prefix  -sub_prefix lenet_predict_ -mg_file C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet_predict/predicted_class' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet_predict' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_class' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet_predict'.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_pool2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc1_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc2_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet_predict_fc3_output_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.778 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 346.648 MB.
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vhdl -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/vhdl/lenet_predict 
Execute       gen_rtl lenet_predict -istop -style xilinx -f -lang vlog -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/verilog/lenet_predict 
Execute       syn_report -csynth -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -rtlxml -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/lenet_predict_csynth.xml 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -verbosereport -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.verbose.rpt 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Command       syn_report done; 0.562 sec.
Execute       db_write -model lenet_predict -f -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.adb 
Execute       db_write -model lenet_predict -bindview -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet_predict -p C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict 
Execute       export_constraint_db -f -tool general -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       syn_report -designview -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.design.xml 
Command       syn_report done; 1.001 sec.
Execute       syn_report -csynthDesign -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/csynth.rpt -MHOut C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvf1517-3-e 
Execute           ap_family_info -name xczu7ev-ffvf1517-3-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvf1517-3-e -data family 
Execute       syn_report -wcfg -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet_predict -o C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.protoinst 
Execute       sc_get_clocks lenet_predict 
Execute       sc_get_portdomain lenet_predict 
INFO-FLOW: Model list for RTL component generation: conv2d.3_Pipeline_VITIS_LOOP_35_4 conv2d.3_Pipeline_VITIS_LOOP_35_45 conv2d.3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO-FLOW: Handling components in module [conv2d_3_Pipeline_VITIS_LOOP_35_4] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_3_Pipeline_VITIS_LOOP_35_45] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_3ns_11ns_13_1_1.
INFO-FLOW: Append model lenet_predict_mul_3ns_11ns_13_1_1
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2d_Pipeline_VITIS_LOOP_35_4] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_Pipeline_VITIS_LOOP_35_46] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
INFO-FLOW: Found component lenet_predict_mul_5ns_8ns_11_1_1.
INFO-FLOW: Append model lenet_predict_mul_5ns_8ns_11_1_1
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_72_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_72_23] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_72_24] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_16_2] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1.
INFO-FLOW: Append model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_20_3] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.compgen.tcl 
INFO-FLOW: Found component lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict_Pipeline_VITIS_LOOP_51_1] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.compgen.tcl 
INFO-FLOW: Found component lenet_predict_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lenet_predict] ... 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
INFO-FLOW: Found component lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_pool2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc1_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc2_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_fc3_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet_predict_gmem_m_axi.
INFO-FLOW: Append model lenet_predict_gmem_m_axi
INFO-FLOW: Found component lenet_predict_control_s_axi.
INFO-FLOW: Append model lenet_predict_control_s_axi
INFO-FLOW: Found component lenet_predict_control_r_s_axi.
INFO-FLOW: Append model lenet_predict_control_r_s_axi
INFO-FLOW: Append model conv2d_3_Pipeline_VITIS_LOOP_35_4
INFO-FLOW: Append model conv2d_3_Pipeline_VITIS_LOOP_35_45
INFO-FLOW: Append model conv2d_3
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
INFO-FLOW: Append model conv2d_Pipeline_VITIS_LOOP_35_4
INFO-FLOW: Append model conv2d_Pipeline_VITIS_LOOP_35_46
INFO-FLOW: Append model conv2d
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_72_2
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_72_23
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_72_24
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_16_2
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_20_3
INFO-FLOW: Append model lenet_predict_Pipeline_VITIS_LOOP_51_1
INFO-FLOW: Append model lenet_predict
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet_predict_mul_3ns_11ns_13_1_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_mul_5ns_8ns_11_1_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1 lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_flow_control_loop_pipe_sequential_init lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1 lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1 lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1 lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1 lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W lenet_predict_pool2_output_RAM_AUTO_1R1W lenet_predict_fc1_output_RAM_AUTO_1R1W lenet_predict_fc2_output_RAM_AUTO_1R1W lenet_predict_fc3_output_RAM_AUTO_1R1W lenet_predict_gmem_m_axi lenet_predict_control_s_axi lenet_predict_control_r_s_axi conv2d_3_Pipeline_VITIS_LOOP_35_4 conv2d_3_Pipeline_VITIS_LOOP_35_45 conv2d_3 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 conv2d_Pipeline_VITIS_LOOP_35_4 conv2d_Pipeline_VITIS_LOOP_35_46 conv2d lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 lenet_predict_Pipeline_VITIS_LOOP_72_2 lenet_predict_Pipeline_VITIS_LOOP_72_23 lenet_predict_Pipeline_VITIS_LOOP_72_24 lenet_predict_Pipeline_VITIS_LOOP_12_1 lenet_predict_Pipeline_VITIS_LOOP_16_2 lenet_predict_Pipeline_VITIS_LOOP_20_3 lenet_predict_Pipeline_VITIS_LOOP_51_1 lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet_predict_mul_3ns_11ns_13_1_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_mul_5ns_8ns_11_1_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_pool2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc1_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc2_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_fc3_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet_predict_gmem_m_axi
INFO-FLOW: To file: write model lenet_predict_control_s_axi
INFO-FLOW: To file: write model lenet_predict_control_r_s_axi
INFO-FLOW: To file: write model conv2d_3_Pipeline_VITIS_LOOP_35_4
INFO-FLOW: To file: write model conv2d_3_Pipeline_VITIS_LOOP_35_45
INFO-FLOW: To file: write model conv2d_3
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
INFO-FLOW: To file: write model conv2d_Pipeline_VITIS_LOOP_35_4
INFO-FLOW: To file: write model conv2d_Pipeline_VITIS_LOOP_35_46
INFO-FLOW: To file: write model conv2d
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_72_2
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_72_23
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_72_24
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_16_2
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_20_3
INFO-FLOW: To file: write model lenet_predict_Pipeline_VITIS_LOOP_51_1
INFO-FLOW: To file: write model lenet_predict
INFO-FLOW: Generating C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/vhdl' dstVlogDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/vlog' tclDir='C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db' modelList='lenet_predict_mul_3ns_11ns_13_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_11_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d_3_Pipeline_VITIS_LOOP_35_4
conv2d_3_Pipeline_VITIS_LOOP_35_45
conv2d_3
lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
conv2d_Pipeline_VITIS_LOOP_35_4
conv2d_Pipeline_VITIS_LOOP_35_46
conv2d
lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22
lenet_predict_Pipeline_VITIS_LOOP_72_2
lenet_predict_Pipeline_VITIS_LOOP_72_23
lenet_predict_Pipeline_VITIS_LOOP_72_24
lenet_predict_Pipeline_VITIS_LOOP_12_1
lenet_predict_Pipeline_VITIS_LOOP_16_2
lenet_predict_Pipeline_VITIS_LOOP_20_3
lenet_predict_Pipeline_VITIS_LOOP_51_1
lenet_predict
' expOnly='0'
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.compgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
Command       ap_source done; 0.135 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.546 seconds; current allocated memory: 352.688 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lenet_predict_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.8 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet_predict_mul_3ns_11ns_13_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_mul_5ns_8ns_11_1_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_flow_control_loop_pipe_sequential_init
lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1
lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1
lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1
lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1
lenet_predict_conv1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool1_output_RAM_1WNR_AUTO_1R1W
lenet_predict_conv2_output_RAM_1WNR_AUTO_1R1W
lenet_predict_pool2_output_RAM_AUTO_1R1W
lenet_predict_fc1_output_RAM_AUTO_1R1W
lenet_predict_fc2_output_RAM_AUTO_1R1W
lenet_predict_fc3_output_RAM_AUTO_1R1W
lenet_predict_gmem_m_axi
lenet_predict_control_s_axi
lenet_predict_control_r_s_axi
conv2d_3_Pipeline_VITIS_LOOP_35_4
conv2d_3_Pipeline_VITIS_LOOP_35_45
conv2d_3
lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
conv2d_Pipeline_VITIS_LOOP_35_4
conv2d_Pipeline_VITIS_LOOP_35_46
conv2d
lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22
lenet_predict_Pipeline_VITIS_LOOP_72_2
lenet_predict_Pipeline_VITIS_LOOP_72_23
lenet_predict_Pipeline_VITIS_LOOP_72_24
lenet_predict_Pipeline_VITIS_LOOP_12_1
lenet_predict_Pipeline_VITIS_LOOP_16_2
lenet_predict_Pipeline_VITIS_LOOP_20_3
lenet_predict_Pipeline_VITIS_LOOP_51_1
lenet_predict
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.compgen.dataonly.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_4.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3_Pipeline_VITIS_LOOP_35_45.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_4.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d_Pipeline_VITIS_LOOP_35_46.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/conv2d.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_23.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_72_24.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_16_2.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_20_3.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict_Pipeline_VITIS_LOOP_51_1.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.tbgen.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info -quiet 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/lenet_predict.constraint.tcl 
Execute       sc_get_clocks lenet_predict 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fdiv_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fexp_32ns_32ns_32_6_full_dsp_1_ip.tcl 
Execute       source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/impl/misc/lenet_predict_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE lenet_predict LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST lenet_predict MODULE2INSTS {lenet_predict lenet_predict conv2d_3 grp_conv2d_3_fu_230 conv2d_3_Pipeline_VITIS_LOOP_35_4 grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 conv2d_3_Pipeline_VITIS_LOOP_35_45 grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240 conv2d grp_conv2d_fu_246 conv2d_Pipeline_VITIS_LOOP_35_4 grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 conv2d_Pipeline_VITIS_LOOP_35_46 grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252 lenet_predict_Pipeline_VITIS_LOOP_72_2 grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258 lenet_predict_Pipeline_VITIS_LOOP_72_23 grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264 lenet_predict_Pipeline_VITIS_LOOP_72_24 grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270 lenet_predict_Pipeline_VITIS_LOOP_12_1 grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276 lenet_predict_Pipeline_VITIS_LOOP_16_2 grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283 lenet_predict_Pipeline_VITIS_LOOP_20_3 grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290 lenet_predict_Pipeline_VITIS_LOOP_51_1 grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296} INST2MODULE {lenet_predict lenet_predict grp_conv2d_3_fu_230 conv2d_3 grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 conv2d_3_Pipeline_VITIS_LOOP_35_4 grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167 conv2d_3_Pipeline_VITIS_LOOP_35_45 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 grp_conv2d_fu_246 conv2d grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 conv2d_Pipeline_VITIS_LOOP_35_4 grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139 conv2d_Pipeline_VITIS_LOOP_35_46 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252 lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258 lenet_predict_Pipeline_VITIS_LOOP_72_2 grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264 lenet_predict_Pipeline_VITIS_LOOP_72_23 grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270 lenet_predict_Pipeline_VITIS_LOOP_72_24 grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276 lenet_predict_Pipeline_VITIS_LOOP_12_1 grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283 lenet_predict_Pipeline_VITIS_LOOP_16_2 grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290 lenet_predict_Pipeline_VITIS_LOOP_20_3 grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296 lenet_predict_Pipeline_VITIS_LOOP_51_1} INSTDATA {lenet_predict {DEPTH 1 CHILDREN {grp_conv2d_3_fu_230 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240 grp_conv2d_fu_246 grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252 grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258 grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264 grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270 grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276 grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283 grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290 grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296}} grp_conv2d_3_fu_230 {DEPTH 2 CHILDREN {grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167}} grp_conv2d_3_Pipeline_VITIS_LOOP_35_4_fu_155 {DEPTH 3 CHILDREN {}} grp_conv2d_3_Pipeline_VITIS_LOOP_35_45_fu_167 {DEPTH 3 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_240 {DEPTH 2 CHILDREN {}} grp_conv2d_fu_246 {DEPTH 2 CHILDREN {grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139}} grp_conv2d_Pipeline_VITIS_LOOP_35_4_fu_129 {DEPTH 3 CHILDREN {}} grp_conv2d_Pipeline_VITIS_LOOP_35_46_fu_139 {DEPTH 3 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22_fu_252 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_72_2_fu_258 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_72_23_fu_264 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_72_24_fu_270 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_12_1_fu_276 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_16_2_fu_283 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_20_3_fu_290 {DEPTH 2 CHILDREN {}} grp_lenet_predict_Pipeline_VITIS_LOOP_51_1_fu_296 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_3_Pipeline_VITIS_LOOP_35_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_254_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_272_p2 SOURCE lenet_support.cpp:35 VARIABLE tmp LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_300_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_39 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_345_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_41 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_363_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_42 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_400_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_3_Pipeline_VITIS_LOOP_35_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_260_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_287_p2 SOURCE lenet_support.cpp:35 VARIABLE tmp3 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_316_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_35 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_361_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_37 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_379_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_38 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_416_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_11ns_13_1_1_U22 SOURCE lenet_support.cpp:30 VARIABLE empty LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_43_fu_263_p2 SOURCE {} VARIABLE empty_43 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_273_p2 SOURCE lenet_support.cpp:30 VARIABLE empty_44 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_285_p2 SOURCE lenet_support.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_319_p2 SOURCE lenet_support.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_11ns_13_1_1_U23 SOURCE lenet_support.cpp:30 VARIABLE p_mid115 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_379_p2 SOURCE lenet_support.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid14_fu_427_p2 SOURCE lenet_support.cpp:31 VARIABLE p_mid14 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid16_fu_437_p2 SOURCE lenet_support.cpp:31 VARIABLE p_mid16 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_593_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_606_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_460_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_466_p2 SOURCE lenet_support.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE lenet_support.cpp:52 VARIABLE empty LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_28_fu_235_p2 SOURCE lenet_support.cpp:52 VARIABLE empty_28 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_247_p2 SOURCE lenet_support.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_270_p2 SOURCE lenet_support.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1_fu_300_p2 SOURCE lenet_support.cpp:52 VARIABLE p_mid1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid13_fu_338_p2 SOURCE lenet_support.cpp:52 VARIABLE p_mid13 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_380_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_402_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_412_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_434_p2 SOURCE lenet_support.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_440_p2 SOURCE lenet_support.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_Pipeline_VITIS_LOOP_35_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_272_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_33 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_395_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_405_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_3_fu_415_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_3 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_344_p2 SOURCE lenet_support.cpp:35 VARIABLE empty LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_5_fu_439_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_5 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_6_fu_449_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_6 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_7_fu_459_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_7 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_384_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_Pipeline_VITIS_LOOP_35_46 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_272_p2 SOURCE lenet_support.cpp:35 VARIABLE empty_30 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_317_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_395_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_2 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_3_fu_405_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_3 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_4_fu_415_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_4 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_344_p2 SOURCE lenet_support.cpp:35 VARIABLE empty LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_6_fu_429_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_6 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_7_fu_439_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_7 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_8_fu_449_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_8 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_9_fu_459_p2 SOURCE lenet_support.cpp:38 VARIABLE add_ln38_9 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_384_p2 SOURCE lenet_support.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U52 SOURCE lenet_support.cpp:31 VARIABLE mul_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_250_p2 SOURCE lenet_support.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_284_p2 SOURCE lenet_support.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_8ns_11_1_1_U53 SOURCE lenet_support.cpp:31 VARIABLE mul_ln31_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_336_p2 SOURCE lenet_support.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_537_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_550_p2 SOURCE lenet_support.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_404_p2 SOURCE lenet_support.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_410_p2 SOURCE lenet_support.cpp:31 VARIABLE add_ln31_2 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_199_p2 SOURCE lenet_support.cpp:52 VARIABLE empty LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_211_p2 SOURCE lenet_support.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_234_p2 SOURCE lenet_support.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid110_fu_280_p2 SOURCE lenet_support.cpp:52 VARIABLE p_mid110 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_314_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_336_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_346_p2 SOURCE lenet_support.cpp:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_368_p2 SOURCE lenet_support.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_378_p2 SOURCE lenet_support.cpp:62 VARIABLE add_ln62_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_384_p2 SOURCE lenet_support.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_72_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_121_p2 SOURCE lenet_support.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_72_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_121_p2 SOURCE lenet_support.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_72_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_121_p2 SOURCE lenet_support.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_107_p2 SOURCE lenet_support.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_16_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_103_p2 SOURCE lenet_support.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 5 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_6_full_dsp_1_U82 SOURCE {C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17} VARIABLE tmp LOOP VITIS_LOOP_16_2 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_20_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_77_p2 SOURCE lenet_support.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_8_no_dsp_1_U87 SOURCE lenet_support.cpp:21 VARIABLE div_i LOOP VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict_Pipeline_VITIS_LOOP_51_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_116_p2 SOURCE lenet_main.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} lenet_predict {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE {} VARIABLE conv1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 14 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME pool1_output_U SOURCE lenet_main.cpp:32 VARIABLE pool1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE {} VARIABLE conv2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME pool2_output_U SOURCE lenet_main.cpp:34 VARIABLE pool2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fc1_output_U SOURCE lenet_main.cpp:35 VARIABLE fc1_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U98 SOURCE lenet_main.cpp:36 VARIABLE fc2_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE lenet_main.cpp:37 VARIABLE fc3_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_338_p2 SOURCE lenet_support.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U98 SOURCE lenet_support.cpp:76 VARIABLE x_assign_1 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_422_p2 SOURCE lenet_support.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE lenet_support.cpp:76 VARIABLE x_assign_2 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U98 SOURCE lenet_support.cpp:70 VARIABLE add_ln70_2 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U95 SOURCE lenet_support.cpp:76 VARIABLE x_assign_3 LOOP VITIS_LOOP_70_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 14 BRAM 68 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.6 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.085 seconds; current allocated memory: 364.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet_predict.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet_predict.
Execute       syn_report -model lenet_predict -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.64 MHz
Command     autosyn done; 51.454 sec.
Command   csynth_design done; 155.288 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 5 seconds. Elapsed time: 155.288 seconds; current allocated memory: 253.273 MB.
Command ap_source done; 158.223 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 20:38:08 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.799 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.209 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.062 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.256 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.148 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.206 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.285 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 9.008 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.008 seconds; current allocated memory: 0.684 MB.
Command ap_source done; error code: 1; 11.679 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 20:39:58 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.474 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.148 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.208 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.714 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.877 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.256 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.256 seconds; current allocated memory: 0.297 MB.
Command ap_source done; error code: 1; 9.418 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 20:47:15 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.437 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.596 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.775 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.169 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.956 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.956 seconds; current allocated memory: 0.328 MB.
Command ap_source done; error code: 1; 9.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 20:51:27 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.341 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.511 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.677 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.937 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.937 seconds; current allocated memory: 0.289 MB.
Command ap_source done; error code: 1; 8.911 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 20:59:52 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.602 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.781 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.933 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.184 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 15.927 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.927 seconds; current allocated memory: 0.273 MB.
Command ap_source done; error code: 1; 18.156 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:15:19 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.489 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.652 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.835 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.141 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.375 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 21.166 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.166 seconds; current allocated memory: 0.484 MB.
Command ap_source done; error code: 1; 23.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:17:41 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.864 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.045 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.221 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.214 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.193 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.064 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.064 seconds; current allocated memory: 0.363 MB.
Command ap_source done; 10.604 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:42:15 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 10.943 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.178 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 11.157 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 11.356 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.207 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.224 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.356 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.356 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 22.021 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:45:40 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.402 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.129 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.179 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.604 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.76 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.179 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.469 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.469 seconds; current allocated memory: 0.277 MB.
Command ap_source done; error code: 1; 9.506 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:48:00 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 5.749 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.369 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.513 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.355 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 7.076 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.344 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.457 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.596 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 22.637 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.637 seconds; current allocated memory: 0.453 MB.
Command ap_source done; error code: 1; 30.652 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Fri Nov 22 21:49:09 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.698 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.872 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.048 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.276 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.582 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.583 seconds; current allocated memory: 0.363 MB.
Command ap_source done; 17.906 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 20:45:15 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 5.404 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Command         ap_source done; 0.152 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Command         ap_source done; 0.126 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.463 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 1.476 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.268 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 7.817 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.341 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.461 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.794 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.389 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.942 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.942 seconds; current allocated memory: 0.574 MB.
Command ap_source done; 42.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 20:48:03 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.926 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.167 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.139 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.348 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.202 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.212 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.869 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.869 seconds; current allocated memory: 0.438 MB.
Command ap_source done; 10.543 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 21:50:23 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.396 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.163 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.591 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.769 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.171 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.227 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.067 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.067 seconds; current allocated memory: 0.410 MB.
Command ap_source done; 10.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 22:05:05 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.354 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.518 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.663 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.191 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.791 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.791 seconds; current allocated memory: 0.383 MB.
Command ap_source done; 9.704 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 22:13:02 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.347 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.512 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.665 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.145 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 6.541 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.541 seconds; current allocated memory: 0.340 MB.
Command ap_source done; error code: 1; 8.513 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 22:29:43 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.507 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.144 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.191 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.726 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.874 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.141 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.044 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.044 seconds; current allocated memory: 0.285 MB.
Command ap_source done; error code: 1; 9.202 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 22:30:18 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.442 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.138 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.603 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.775 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.546 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.546 seconds; current allocated memory: 0.445 MB.
Command ap_source done; 15.589 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 22:31:08 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.407 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.577 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.722 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.195 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.656 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.656 seconds; current allocated memory: 0.406 MB.
Command ap_source done; 9.639 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Mon Nov 25 23:01:01 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.491 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.143 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.661 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.872 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.174 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.532 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.743 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.743 seconds; current allocated memory: 0.379 MB.
Command ap_source done; 16.916 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:33:42 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 4.891 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.422 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.572 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.554 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 5.97 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.288 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.387 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.625 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.186 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.263 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.263 seconds; current allocated memory: 0.430 MB.
Command ap_source done; 11.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:43:10 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 10.954 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.627 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.975 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 12.048 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 12.838 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.628 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.84 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 1.093 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.042 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.554 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.555 seconds; current allocated memory: 0.465 MB.
Command ap_source done; 21.934 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:46:44 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.886 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.152 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.152 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.365 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.187 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.297 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.534 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 27.137 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 27.137 seconds; current allocated memory: 0.383 MB.
Command ap_source done; 29.937 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:48:23 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.956 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.176 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.175 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.42 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.121 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.173 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.233 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.517 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.517 seconds; current allocated memory: 0.285 MB.
Command ap_source done; error code: 1; 11.325 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:49:52 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 2.543 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.189 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.258 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.883 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 3.152 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.16 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.231 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.319 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 11.367 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.367 seconds; current allocated memory: 0.293 MB.
Command ap_source done; error code: 1; 15.002 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:51:40 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 2.354 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.225 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.27 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.669 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.959 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.269 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.353 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.432 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 12.01 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.01 seconds; current allocated memory: 0.414 MB.
Command ap_source done; error code: 1; 15.599 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:52:17 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.561 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.136 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.176 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.778 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.938 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.298 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.387 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.387 seconds; current allocated memory: 0.324 MB.
Command ap_source done; error code: 1; 9.739 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 13:52:59 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.718 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.125 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.174 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.923 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 2.078 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.109 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.198 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.403 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.897 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.897 seconds; current allocated memory: 0.406 MB.
Command ap_source done; 17.282 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:04:45 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.279 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.133 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.448 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.579 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.165 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.46 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.975 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.975 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 9.818 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:19:23 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.283 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.438 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.579 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.233 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.523 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.524 seconds; current allocated memory: 0.484 MB.
Command ap_source done; 21.378 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:32:25 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.445 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.624 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.799 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.177 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.492 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.843 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.843 seconds; current allocated memory: 0.402 MB.
Command ap_source done; 18.917 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:35:03 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.346 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.497 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.63 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.218 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 16.45 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.45 seconds; current allocated memory: 0.367 MB.
Command ap_source done; 18.316 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:41:32 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.338 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.152 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.523 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.679 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 14.608 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.608 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 16.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:43:37 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.499 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.651 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.823 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.288 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.072 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.072 seconds; current allocated memory: 0.453 MB.
Command ap_source done; 11.163 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:44:53 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.486 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.659 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.822 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.206 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.128 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.128 seconds; current allocated memory: 0.492 MB.
Command ap_source done; 10.211 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:45:26 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.382 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.166 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.208 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.621 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.777 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.281 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.848 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.848 seconds; current allocated memory: 0.371 MB.
Command ap_source done; 11.932 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:46:27 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.277 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.485 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.63 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.189 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.659 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.659 seconds; current allocated memory: 0.457 MB.
Command ap_source done; 10.556 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:47:04 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.363 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.531 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.692 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.286 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.522 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.523 seconds; current allocated memory: 0.406 MB.
Command ap_source done; 11.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:47:41 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.298 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.488 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.627 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.174 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.16 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.161 seconds; current allocated memory: 0.387 MB.
Command ap_source done; 11.131 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:48:26 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.602 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.762 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.939 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.166 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.189 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.074 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.074 seconds; current allocated memory: 0.410 MB.
Command ap_source done; 11.276 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict opened at Tue Nov 26 14:55:41 -0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvf1517-3-e 
Execute       create_platform xczu7ev-ffvf1517-3-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
Command       create_platform done; 1.443 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
Execute       ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.604 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.772 sec.
Execute   set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
Execute     create_platform xczu7ev-ffvf1517-3-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.134 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./lenet_proj/lenet_predict/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lenet_proj/lenet_predict/directives.tcl
Execute     set_directive_top -name lenet_predict lenet_predict 
INFO: [HLS 200-1510] Running: set_directive_top -name lenet_predict lenet_predict 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/HLS/EE278_term_proj/lenet_proj/lenet_predict/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu7ev-ffvf1517-3-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.184 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.408 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.409 seconds; current allocated memory: 0.523 MB.
Command ap_source done; 10.487 sec.
Execute cleanup_all 
