#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May  3 18:11:54 2024
# Process ID: 18878
# Current directory: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1
# Command line: vivado -log design_ascon_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_ascon_wrapper.tcl -notrace
# Log file: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper.vdi
# Journal file: /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/vivado.jou
# Running On: archbook, OS: Linux, CPU Frequency: 2667.115 MHz, CPU Physical cores: 4, Host memory: 8057 MB
#-----------------------------------------------------------
source design_ascon_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1317.992 ; gain = 0.023 ; free physical = 3353 ; free virtual = 5322
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/monsud/Scrivania/ASCON-hw/ip_repo/ascon_core_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/monsud/Scrivania/ASCON-hw/ip_repo/ascon_core_1_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/monsud/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_ascon_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_3/design_ascon_ascon_core_0_3.dcp' for cell 'design_ascon_i/ascon_core_0'
INFO: [Project 1-454] Reading design checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_4/design_ascon_processing_system7_0_4.dcp' for cell 'design_ascon_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_100M_2/design_ascon_rst_ps7_0_100M_2.dcp' for cell 'design_ascon_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_xbar_1/design_ascon_xbar_1.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/xbar'
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1653.078 ; gain = 0.000 ; free physical = 3035 ; free virtual = 4980
INFO: [Netlist 29-17] Analyzing 780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_4/design_ascon_processing_system7_0_4.xdc] for cell 'design_ascon_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_4/design_ascon_processing_system7_0_4.xdc] for cell 'design_ascon_i/processing_system7_0/inst'
Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_100M_2/design_ascon_rst_ps7_0_100M_2_board.xdc] for cell 'design_ascon_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_100M_2/design_ascon_rst_ps7_0_100M_2_board.xdc] for cell 'design_ascon_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_100M_2/design_ascon_rst_ps7_0_100M_2.xdc] for cell 'design_ascon_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_100M_2/design_ascon_rst_ps7_0_100M_2.xdc] for cell 'design_ascon_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/constrs_1/imports/ascon_project/Zybo-Master.xdc]
Finished Parsing XDC File [/home/monsud/Scrivania/ASCON-hw/ASCON-hw.srcs/constrs_1/imports/ascon_project/Zybo-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.562 ; gain = 0.000 ; free physical = 2820 ; free virtual = 4807
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2003.562 ; gain = 685.570 ; free physical = 2820 ; free virtual = 4807
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2003.562 ; gain = 0.000 ; free physical = 2792 ; free virtual = 4775

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e2be7779

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2483.121 ; gain = 479.559 ; free physical = 2422 ; free virtual = 4374

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: e2be7779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2105 ; free virtual = 4050

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: e2be7779

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2105 ; free virtual = 4050
Phase 1 Initialization | Checksum: e2be7779

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2105 ; free virtual = 4050

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: e2be7779

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2105 ; free virtual = 4050

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: e2be7779

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4041
Phase 2 Timer Update And Timing Data Collection | Checksum: e2be7779

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4041

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 159fd2eb3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4041
Retarget | Checksum: 159fd2eb3
INFO: [Opt 31-389] Phase Retarget created 398 cells and removed 440 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1852e916d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2096 ; free virtual = 4041
Constant propagation | Checksum: 1852e916d
INFO: [Opt 31-389] Phase Constant propagation created 167 cells and removed 1885 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 16eaf1f1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2787.957 ; gain = 0.000 ; free physical = 2094 ; free virtual = 4040
Sweep | Checksum: 16eaf1f1a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14017 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 16eaf1f1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
BUFG optimization | Checksum: 16eaf1f1a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16eaf1f1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
Shift Register Optimization | Checksum: 16eaf1f1a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16eaf1f1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
Post Processing Netlist | Checksum: 16eaf1f1a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 129bd590f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2094 ; free virtual = 4040
Phase 9.2 Verifying Netlist Connectivity | Checksum: 129bd590f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
Phase 9 Finalization | Checksum: 129bd590f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             398  |             440  |                                              0  |
|  Constant propagation         |             167  |            1885  |                                              0  |
|  Sweep                        |               0  |           14017  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 129bd590f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.973 ; gain = 32.016 ; free physical = 2094 ; free virtual = 4040
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2094 ; free virtual = 4040

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 129bd590f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2093 ; free virtual = 4038

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 129bd590f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2093 ; free virtual = 4038

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2093 ; free virtual = 4038
Ending Netlist Obfuscation Task | Checksum: 129bd590f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.973 ; gain = 0.000 ; free physical = 2093 ; free virtual = 4038
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.973 ; gain = 816.410 ; free physical = 2093 ; free virtual = 4038
INFO: [runtcl-4] Executing : report_drc -file design_ascon_wrapper_drc_opted.rpt -pb design_ascon_wrapper_drc_opted.pb -rpx design_ascon_wrapper_drc_opted.rpx
Command: report_drc -file design_ascon_wrapper_drc_opted.rpt -pb design_ascon_wrapper_drc_opted.pb -rpx design_ascon_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2077 ; free virtual = 4032
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2077 ; free virtual = 4031
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2077 ; free virtual = 4031
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2076 ; free virtual = 4031
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2075 ; free virtual = 4030
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2075 ; free virtual = 4031
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2075 ; free virtual = 4031
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4028
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eaf25917

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4028

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eaf25917

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4020

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 17456cc20

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4021

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17456cc20

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4022
Phase 1 Placer Initialization | Checksum: 17456cc20

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4022

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4022

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4022
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: eaf25917

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2072 ; free virtual = 4022
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_ascon_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2067 ; free virtual = 4018
INFO: [runtcl-4] Executing : report_utilization -file design_ascon_wrapper_utilization_placed.rpt -pb design_ascon_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_ascon_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2069 ; free virtual = 4020
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2069 ; free virtual = 4020
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2069 ; free virtual = 4020
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2069 ; free virtual = 4020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2067 ; free virtual = 4018
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2067 ; free virtual = 4018
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2065 ; free virtual = 4017
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2065 ; free virtual = 4017
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
WARNING: [Vivado_Tcl 4-1385] Design is not legally routed. Skipping post-route optimization
INFO: [Vivado_Tcl 4-1850] phys_opt_design is skipped because design is not fully routed, please run report_route_status to get more information.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4008
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4008
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4008
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4008
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4008
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4009
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2056 ; free virtual = 4009
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 45d9011f ConstDB: 0 ShapeSum: a51957f8 RouteDB: 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Restoration Checksum: NetGraph: c0df00f3 | NumContArr: 1994a147 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25fc59774

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2004 ; free virtual = 3973

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25fc59774

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2004 ; free virtual = 3973

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25fc59774

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 2004 ; free virtual = 3973
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 272be145e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3957

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 130
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 272be145e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3957

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 272be145e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3957

Phase 3.2 Initial Net Routing
 Number of Nodes with overlaps = 0
Phase 3.2 Initial Net Routing | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Phase 3 Initial Routing | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Phase 4 Rip-up And Reroute | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Phase 5 Delay and Skew Optimization | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Phase 6.1 Hold Fix Iter | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Phase 6 Post Hold Fix | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 2615fe5d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 134be285d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
Ending Routing Task | Checksum: 134be285d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2908.016 ; gain = 0.000 ; free physical = 1997 ; free virtual = 3958
INFO: [runtcl-4] Executing : report_drc -file design_ascon_wrapper_drc_routed.rpt -pb design_ascon_wrapper_drc_routed.pb -rpx design_ascon_wrapper_drc_routed.rpx
Command: report_drc -file design_ascon_wrapper_drc_routed.rpt -pb design_ascon_wrapper_drc_routed.pb -rpx design_ascon_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_ascon_wrapper_methodology_drc_routed.rpt -pb design_ascon_wrapper_methodology_drc_routed.pb -rpx design_ascon_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_ascon_wrapper_methodology_drc_routed.rpt -pb design_ascon_wrapper_methodology_drc_routed.pb -rpx design_ascon_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_ascon_wrapper_power_routed.rpt -pb design_ascon_wrapper_power_summary_routed.pb -rpx design_ascon_wrapper_power_routed.rpx
Command: report_power -file design_ascon_wrapper_power_routed.rpt -pb design_ascon_wrapper_power_summary_routed.pb -rpx design_ascon_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_ascon_wrapper_route_status.rpt -pb design_ascon_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_ascon_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_ascon_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_ascon_wrapper_bus_skew_routed.rpt -pb design_ascon_wrapper_bus_skew_routed.pb -rpx design_ascon_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1946 ; free virtual = 3941
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1944 ; free virtual = 3941
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1944 ; free virtual = 3941
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1944 ; free virtual = 3940
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1944 ; free virtual = 3940
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1944 ; free virtual = 3943
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2930.828 ; gain = 0.000 ; free physical = 1943 ; free virtual = 3944
INFO: [Common 17-1381] The checkpoint '/home/monsud/Scrivania/ASCON-hw/ASCON-hw.runs/impl_1/design_ascon_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_ascon_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_ascon_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3134.852 ; gain = 204.023 ; free physical = 1664 ; free virtual = 3654
INFO: [Common 17-206] Exiting Vivado at Fri May  3 18:13:03 2024...
