// Seed: 1680145985
module module_0;
  parameter id_1 = 1;
  integer id_2 = id_2;
  always id_2 = 1;
  assign id_2 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5
);
  genvar id_7;
  logic [7:0][1 : -1] id_8, id_9, id_10;
  wire id_11;
  assign id_9[-1] = -1;
  wire id_12, id_13;
  module_0 modCall_1 ();
endmodule
