\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+ecr\+:\+:\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ad33cbb4f1ab9e41a13abebaacb229819}{R\+E\+S\+ET}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_adf29fcac54ca70ef7f95ff26de1b0b89}{E\+T\+H\+E\+R\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a59a651e0d3add3cbfc823c6edecceecf}{M\+A\+G\+I\+C\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a695a4c3640716d44cd895c80b0fef59c}{S\+L\+E\+EP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ae1e8934029ed505fb435150134ddf194}{E\+N1588}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a89f75272635644fbe33bfbf0782d36a0}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_aba85a0fa412f8f677d51c61b45e67760}{D\+B\+G\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a4e3efdb81447c668ae6b4404a76536c9}{S\+T\+O\+P\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a14257cde017deb5e5cee731510650454}{D\+B\+S\+WP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a57789989c2e0ee0df2e75b0f2eb26ab2}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 23
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!D\+B\+G\+EN@{D\+B\+G\+EN}}
\index{D\+B\+G\+EN@{D\+B\+G\+EN}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+B\+G\+EN}{DBGEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+D\+B\+G\+EN}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_aba85a0fa412f8f677d51c61b45e67760}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_aba85a0fa412f8f677d51c61b45e67760}
\mbox{[}6\mbox{]} Debug Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!D\+B\+S\+WP@{D\+B\+S\+WP}}
\index{D\+B\+S\+WP@{D\+B\+S\+WP}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+B\+S\+WP}{DBSWP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+D\+B\+S\+WP}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a14257cde017deb5e5cee731510650454}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a14257cde017deb5e5cee731510650454}
\mbox{[}8\mbox{]} Descriptor Byte Swapping Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!E\+N1588@{E\+N1588}}
\index{E\+N1588@{E\+N1588}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+N1588}{EN1588}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+E\+N1588}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ae1e8934029ed505fb435150134ddf194}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ae1e8934029ed505fb435150134ddf194}
\mbox{[}4\mbox{]} E\+N1588 Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!E\+T\+H\+E\+R\+EN@{E\+T\+H\+E\+R\+EN}}
\index{E\+T\+H\+E\+R\+EN@{E\+T\+H\+E\+R\+EN}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{E\+T\+H\+E\+R\+EN}{ETHEREN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+E\+T\+H\+E\+R\+EN}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_adf29fcac54ca70ef7f95ff26de1b0b89}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_adf29fcac54ca70ef7f95ff26de1b0b89}
\mbox{[}1\mbox{]} Ethernet Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!M\+A\+G\+I\+C\+EN@{M\+A\+G\+I\+C\+EN}}
\index{M\+A\+G\+I\+C\+EN@{M\+A\+G\+I\+C\+EN}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+A\+G\+I\+C\+EN}{MAGICEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+M\+A\+G\+I\+C\+EN}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a59a651e0d3add3cbfc823c6edecceecf}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a59a651e0d3add3cbfc823c6edecceecf}
\mbox{[}2\mbox{]} Magic Packet Detection Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a89f75272635644fbe33bfbf0782d36a0}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a89f75272635644fbe33bfbf0782d36a0}
\mbox{[}5\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a57789989c2e0ee0df2e75b0f2eb26ab2}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a57789989c2e0ee0df2e75b0f2eb26ab2}
\mbox{[}31\+:9\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!R\+E\+S\+ET@{R\+E\+S\+ET}}
\index{R\+E\+S\+ET@{R\+E\+S\+ET}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+ET}{RESET}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+R\+E\+S\+ET}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ad33cbb4f1ab9e41a13abebaacb229819}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_ad33cbb4f1ab9e41a13abebaacb229819}
\mbox{[}0\mbox{]} Ethernet M\+AC Reset \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!S\+L\+E\+EP@{S\+L\+E\+EP}}
\index{S\+L\+E\+EP@{S\+L\+E\+EP}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+L\+E\+EP}{SLEEP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+S\+L\+E\+EP}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a695a4c3640716d44cd895c80b0fef59c}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a695a4c3640716d44cd895c80b0fef59c}
\mbox{[}3\mbox{]} Sleep Mode Enable \index{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}!S\+T\+O\+P\+EN@{S\+T\+O\+P\+EN}}
\index{S\+T\+O\+P\+EN@{S\+T\+O\+P\+EN}!\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+T\+O\+P\+EN}{STOPEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+ecr\+::\+\_\+hw\+\_\+enet\+\_\+ecr\+\_\+bitfields\+::\+S\+T\+O\+P\+EN}\hypertarget{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a4e3efdb81447c668ae6b4404a76536c9}{}\label{struct__hw__enet__ecr_1_1__hw__enet__ecr__bitfields_a4e3efdb81447c668ae6b4404a76536c9}
\mbox{[}7\mbox{]} S\+T\+O\+P\+EN Signal Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
