[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920182 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920182 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920182 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13136616 heartbeat IPC: 0.9788 cumulative IPC: 0.9788 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22253304 heartbeat IPC: 1.097 cumulative IPC: 1.034 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30118351 heartbeat IPC: 1.271 cumulative IPC: 1.103 (Simulation time: 00 hr 03 min 03 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 36260408 cumulative IPC: 1.103 (Simulation time: 00 hr 03 min 53 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 36260408 cumulative IPC: 1.103 (Simulation time: 00 hr 03 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.103 instructions: 40000002 cycles: 36260408
CPU 0 Branch Prediction Accuracy: 94.11% MPKI: 13.09 Average ROB Occupancy at Mispredict: 37.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.3
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331555 HIT:     330009 MISS:       1546 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331555 HIT:     330009 MISS:       1546 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 327 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875228 HIT:     830914 MISS:      44314 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711640 HIT:     678569 MISS:      33071 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43539 HIT:      35416 MISS:       8123 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116839 HIT:     116737 MISS:        102 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3210 HIT:        192 MISS:       3018 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.41 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4465736 HIT:    4052625 MISS:     413111 MSHR_MERGE:     106498
cpu0->cpu0_L1I LOAD         ACCESS:    4465736 HIT:    4052625 MISS:     413111 MSHR_MERGE:     106498
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.132 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14353073 HIT:   13742294 MISS:     610779 MSHR_MERGE:     159000
cpu0->cpu0_L1D LOAD         ACCESS:    8015576 HIT:    7523526 MISS:     492050 MSHR_MERGE:      87023
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334038 HIT:    6218527 MISS:     115511 MSHR_MERGE:      71969
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3459 HIT:        241 MISS:       3218 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3913675 HIT:    3814040 MISS:      99635 MSHR_MERGE:      62551
cpu0->cpu0_ITLB LOAD         ACCESS:    3913675 HIT:    3814040 MISS:      99635 MSHR_MERGE:      62551
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.827 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13620665 HIT:   13243748 MISS:     376917 MSHR_MERGE:      82446
cpu0->cpu0_DTLB LOAD         ACCESS:   13620665 HIT:   13243748 MISS:     376917 MSHR_MERGE:      82446
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.619 cycles
cpu0->LLC TOTAL        ACCESS:      58498 HIT:      42599 MISS:      15899 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33071 HIT:      24184 MISS:       8887 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8123 HIT:       5323 MISS:       2800 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14286 HIT:      11477 MISS:       2809 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3018 HIT:       1615 MISS:       1403 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        706
  ROW_BUFFER_MISS:      12384
  AVG DBUS CONGESTED CYCLE: 15.98
Channel 0 WQ ROW_BUFFER_HIT:        390
  ROW_BUFFER_MISS:       2365
  FULL:          0
Channel 0 REFRESHES ISSUED:       3022
