// Seed: 2887806264
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3
);
  assign id_2 = id_1 == id_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_2  = 32'd38
) (
    output supply0 id_0,
    input tri1 id_1,
    input wand _id_2,
    input wand id_3
    , id_16,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor _id_10,
    output tri0 id_11,
    output uwire id_12,
    input supply1 id_13,
    output wor id_14
);
  wire id_17;
  wire [id_10  ==  id_2 : 1] id_18;
  supply1 id_19 = 1 == -1'b0;
  logic id_20;
  ;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  parameter id_21 = 1'b0;
  wire id_22;
  generate
    assign id_12 = -1 && id_19;
  endgenerate
endmodule
