Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  3 00:14:47 2020
| Host         : DESKTOP-H4I3KC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memsMicRec_top_timing_summary_routed.rpt -pb memsMicRec_top_timing_summary_routed.pb -rpx memsMicRec_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memsMicRec_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                26422        0.044        0.000                      0                26422        3.000        0.000                       0                 10734  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clocking_comp/mmcm_clocks/inst/SYSCLK  {0.000 5.000}      10.000          100.000         
  CLK_OUT1_mmcm_clock                  {0.000 8.138}      16.276          61.440          
  clkfbout_mmcm_clock                  {0.000 25.000}     50.000          20.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocking_comp/mmcm_clocks/inst/SYSCLK                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_OUT1_mmcm_clock                        0.220        0.000                      0                25137        0.044        0.000                      0                25137        7.158        0.000                       0                 10645  
  clkfbout_mmcm_clock                                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                                  1.631        0.000                      0                  162        0.209        0.000                      0                  162        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    CLK_OUT1_mmcm_clock  CLK_OUT1_mmcm_clock        4.893        0.000                      0                 1093        1.205        0.000                      0                 1093  
**async_default**    sys_clk_pin          sys_clk_pin                3.512        0.000                      0                   30        0.644        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK
  To Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocking_comp/mmcm_clocks/inst/SYSCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_comp/mmcm_clocks/inst/SYSCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[1][90]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 10.195ns (65.718%)  route 5.318ns (34.282%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 17.707 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.865 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.874    hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.988 r  hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.988    hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.102 r  hpFlt_comp/bq1_4/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.102    hpFlt_comp/bq1_4/multiVec_reg[1][88]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.450 r  hpFlt_comp/bq1_4/multiVec_reg[1][92]_i_1/O[1]
                         net (fo=2, routed)           0.626    17.076    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[90]
    SLICE_X32Y27         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.431    17.707    hpFlt_comp/bq1_4/CLK
    SLICE_X32Y27         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][90]/C
                         clock pessimism              0.008    17.715    
                         clock uncertainty           -0.140    17.576    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.280    17.296    hpFlt_comp/bq1_4/multiVec_reg[1][90]
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[1][89]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.463ns  (logic 9.937ns (64.264%)  route 5.526ns (35.736%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 17.726 - 16.276 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.618     1.618    hpFlt_comp/bq1_2/CLK
    SLICE_X64Y25         FDRE                                         r  hpFlt_comp/bq1_2/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  hpFlt_comp/bq1_2/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.445     3.582    hpFlt_comp/bq1_2/multiInx_reg_n_0_[0]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.706 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_15__0/O
                         net (fo=2, routed)           1.160     4.866    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_15__0_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     8.902 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.617 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.619    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.137 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[4]
                         net (fo=2, routed)           1.398    13.534    hpFlt_comp/bq1_2/multiVec_reg[0]0__3_n_101
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.153    13.687 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_2/O
                         net (fo=2, routed)           0.593    14.280    hpFlt_comp/bq1_2/multiVec[1][56]_i_2_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.327    14.607 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_6/O
                         net (fo=1, routed)           0.000    14.607    hpFlt_comp/bq1_2/multiVec[1][56]_i_6_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.008 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.008    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.122    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.236    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.350 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.350    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.464    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.578    hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.692    hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.806    hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.920    hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.155 r  hpFlt_comp/bq1_2/multiVec_reg[1][92]_i_1/O[0]
                         net (fo=2, routed)           0.926    17.081    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[89]
    SLICE_X55Y39         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.450    17.726    hpFlt_comp/bq1_2/CLK
    SLICE_X55Y39         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][89]/C
                         clock pessimism              0.080    17.806    
                         clock uncertainty           -0.140    17.667    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.280    17.387    hpFlt_comp/bq1_2/multiVec_reg[1][89]
  -------------------------------------------------------------------
                         required time                         17.387    
                         arrival time                         -17.081    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[1][89]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.391ns  (logic 10.082ns (65.505%)  route 5.309ns (34.495%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 17.707 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.865 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.874    hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.988 r  hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.988    hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.102 r  hpFlt_comp/bq1_4/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.102    hpFlt_comp/bq1_4/multiVec_reg[1][88]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.337 r  hpFlt_comp/bq1_4/multiVec_reg[1][92]_i_1/O[0]
                         net (fo=2, routed)           0.617    16.954    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[89]
    SLICE_X32Y27         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.431    17.707    hpFlt_comp/bq1_4/CLK
    SLICE_X32Y27         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][89]/C
                         clock pessimism              0.008    17.715    
                         clock uncertainty           -0.140    17.576    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.215    17.361    hpFlt_comp/bq1_4/multiVec_reg[1][89]
  -------------------------------------------------------------------
                         required time                         17.361    
                         arrival time                         -16.954    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[1][88]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.357ns  (logic 10.062ns (65.522%)  route 5.295ns (34.478%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 17.706 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.865 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.874    hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.988 r  hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.988    hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.317 r  hpFlt_comp/bq1_4/multiVec_reg[1][88]_i_1/O[3]
                         net (fo=2, routed)           0.602    16.919    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[88]
    SLICE_X32Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.430    17.706    hpFlt_comp/bq1_4/CLK
    SLICE_X32Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][88]/C
                         clock pessimism              0.008    17.714    
                         clock uncertainty           -0.140    17.575    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.222    17.353    hpFlt_comp/bq1_4/multiVec_reg[1][88]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[1][82]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 9.967ns (65.411%)  route 5.271ns (34.589%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 17.706 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.865 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.874    hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.222 r  hpFlt_comp/bq1_4/multiVec_reg[1][84]_i_1/O[1]
                         net (fo=2, routed)           0.578    16.800    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[82]
    SLICE_X32Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.430    17.706    hpFlt_comp/bq1_4/CLK
    SLICE_X32Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[1][82]/C
                         clock pessimism              0.008    17.714    
                         clock uncertainty           -0.140    17.575    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.280    17.295    hpFlt_comp/bq1_4/multiVec_reg[1][82]
  -------------------------------------------------------------------
                         required time                         17.295    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[3][70]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 9.625ns (63.276%)  route 5.586ns (36.724%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 17.703 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.871 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/O[1]
                         net (fo=5, routed)           0.903    16.774    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[70]
    SLICE_X35Y24         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[3][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.427    17.703    hpFlt_comp/bq1_4/CLK
    SLICE_X35Y24         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[3][70]/C
                         clock pessimism              0.008    17.711    
                         clock uncertainty           -0.140    17.572    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)       -0.282    17.290    hpFlt_comp/bq1_4/multiVec_reg[3][70]
  -------------------------------------------------------------------
                         required time                         17.290    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[4][78]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.232ns  (logic 9.853ns (64.685%)  route 5.379ns (35.315%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 17.705 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.099 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/O[1]
                         net (fo=5, routed)           0.696    16.795    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[78]
    SLICE_X35Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[4][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.429    17.705    hpFlt_comp/bq1_4/CLK
    SLICE_X35Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[4][78]/C
                         clock pessimism              0.008    17.713    
                         clock uncertainty           -0.140    17.574    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.246    17.328    hpFlt_comp/bq1_4/multiVec_reg[4][78]
  -------------------------------------------------------------------
                         required time                         17.328    
                         arrival time                         -16.795    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[3][73]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.174ns  (logic 9.626ns (63.439%)  route 5.548ns (36.561%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 17.703 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.872 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/O[0]
                         net (fo=5, routed)           0.864    16.736    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[73]
    SLICE_X35Y24         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[3][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.427    17.703    hpFlt_comp/bq1_4/CLK
    SLICE_X35Y24         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[3][73]/C
                         clock pessimism              0.008    17.711    
                         clock uncertainty           -0.140    17.572    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)       -0.277    17.295    hpFlt_comp/bq1_4/multiVec_reg[3][73]
  -------------------------------------------------------------------
                         required time                         17.295    
                         arrival time                         -16.736    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_4/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/multiVec_reg[4][79]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 9.761ns (64.255%)  route 5.430ns (35.745%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 17.705 - 16.276 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.562     1.562    hpFlt_comp/bq1_4/CLK
    SLICE_X42Y12         FDRE                                         r  hpFlt_comp/bq1_4/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.080 r  hpFlt_comp/bq1_4/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.366     3.446    hpFlt_comp/bq1_4/multiInx_reg_n_0_[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124     3.570 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2/O
                         net (fo=2, routed)           0.933     4.503    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_i_17__2_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036     8.539 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.541    hpFlt_comp/bq1_4/multiVec_reg[0]0__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.254 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.256    hpFlt_comp/bq1_4/multiVec_reg[0]0__2_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.774 r  hpFlt_comp/bq1_4/multiVec_reg[0]0__3/P[2]
                         net (fo=2, routed)           1.557    13.331    hpFlt_comp/bq1_4/multiVec_reg[0]0__3_n_103
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.150    13.481 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_4/O
                         net (fo=2, routed)           0.824    14.305    hpFlt_comp/bq1_4/multiVec[1][56]_i_4_n_0
    SLICE_X33Y18         LUT4 (Prop_lut4_I3_O)        0.326    14.631 r  hpFlt_comp/bq1_4/multiVec[1][56]_i_8/O
                         net (fo=1, routed)           0.000    14.631    hpFlt_comp/bq1_4/multiVec[1][56]_i_8_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.181 r  hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.181    hpFlt_comp/bq1_4/multiVec_reg[1][56]_i_1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.295 r  hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.295    hpFlt_comp/bq1_4/multiVec_reg[1][60]_i_1_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.409 r  hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.409    hpFlt_comp/bq1_4/multiVec_reg[1][64]_i_1_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.523 r  hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.523    hpFlt_comp/bq1_4/multiVec_reg[1][68]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.637 r  hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.637    hpFlt_comp/bq1_4/multiVec_reg[1][72]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.751 r  hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.751    hpFlt_comp/bq1_4/multiVec_reg[1][76]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.007 r  hpFlt_comp/bq1_4/multiVec_reg[1][80]_i_1/O[2]
                         net (fo=5, routed)           0.746    16.753    hpFlt_comp/bq1_4/multiVec_reg[0]0__7[79]
    SLICE_X35Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[4][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.429    17.705    hpFlt_comp/bq1_4/CLK
    SLICE_X35Y26         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[4][79]/C
                         clock pessimism              0.008    17.713    
                         clock uncertainty           -0.140    17.574    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.259    17.315    hpFlt_comp/bq1_4/multiVec_reg[4][79]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 hpFlt_comp/bq1_2/multiInx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_2/multiVec_reg[1][92]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 10.031ns (65.793%)  route 5.215ns (34.207%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 17.726 - 16.276 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.618     1.618    hpFlt_comp/bq1_2/CLK
    SLICE_X64Y25         FDRE                                         r  hpFlt_comp/bq1_2/multiInx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  hpFlt_comp/bq1_2/multiInx_reg[0]/Q
                         net (fo=81, routed)          1.445     3.582    hpFlt_comp/bq1_2/multiInx_reg_n_0_[0]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.706 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_15__0/O
                         net (fo=2, routed)           1.160     4.866    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_i_15__0_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036     8.902 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.904    hpFlt_comp/bq1_2/multiVec_reg[0]0__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.617 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.619    hpFlt_comp/bq1_2/multiVec_reg[0]0__2_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.137 r  hpFlt_comp/bq1_2/multiVec_reg[0]0__3/P[4]
                         net (fo=2, routed)           1.398    13.534    hpFlt_comp/bq1_2/multiVec_reg[0]0__3_n_101
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.153    13.687 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_2/O
                         net (fo=2, routed)           0.593    14.280    hpFlt_comp/bq1_2/multiVec[1][56]_i_2_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.327    14.607 r  hpFlt_comp/bq1_2/multiVec[1][56]_i_6/O
                         net (fo=1, routed)           0.000    14.607    hpFlt_comp/bq1_2/multiVec[1][56]_i_6_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.008 r  hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.008    hpFlt_comp/bq1_2/multiVec_reg[1][56]_i_1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.122    hpFlt_comp/bq1_2/multiVec_reg[1][60]_i_1_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.236 r  hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.236    hpFlt_comp/bq1_2/multiVec_reg[1][64]_i_1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.350 r  hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.350    hpFlt_comp/bq1_2/multiVec_reg[1][68]_i_1_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.464 r  hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.464    hpFlt_comp/bq1_2/multiVec_reg[1][72]_i_1_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.578 r  hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.578    hpFlt_comp/bq1_2/multiVec_reg[1][76]_i_1_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.692    hpFlt_comp/bq1_2/multiVec_reg[1][80]_i_1_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.806 r  hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.806    hpFlt_comp/bq1_2/multiVec_reg[1][84]_i_1_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.920 r  hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.920    hpFlt_comp/bq1_2/multiVec_reg[1][88]_i_1_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.249 r  hpFlt_comp/bq1_2/multiVec_reg[1][92]_i_1/O[3]
                         net (fo=2, routed)           0.615    16.865    hpFlt_comp/bq1_2/multiVec_reg[0]0__7[92]
    SLICE_X55Y39         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.450    17.726    hpFlt_comp/bq1_2/CLK
    SLICE_X55Y39         FDRE                                         r  hpFlt_comp/bq1_2/multiVec_reg[1][92]/C
                         clock pessimism              0.080    17.806    
                         clock uncertainty           -0.140    17.667    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.240    17.427    hpFlt_comp/bq1_2/multiVec_reg[1][92]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/sub2Tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/delayReg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.018%)  route 0.220ns (60.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X37Y13         FDRE                                         r  hpFlt_comp/bq1_4/sub2Tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  hpFlt_comp/bq1_4/sub2Tmp_reg[6]/Q
                         net (fo=2, routed)           0.220     0.920    hpFlt_comp/bq1_4/sub2Tmp_reg_n_0_[6]
    SLICE_X34Y11         FDRE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.829     0.829    hpFlt_comp/bq1_4/CLK
    SLICE_X34Y11         FDRE                                         r  hpFlt_comp/bq1_4/delayReg_reg[0][6]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.052     0.876    hpFlt_comp/bq1_4/delayReg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cicFirDemod_comp/firFlt21_comp/regoutTmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt21_comp/regout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.920%)  route 0.241ns (63.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.561     0.561    cicFirDemod_comp/firFlt21_comp/CLK_OUT1
    SLICE_X33Y11         FDRE                                         r  cicFirDemod_comp/firFlt21_comp/regoutTmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  cicFirDemod_comp/firFlt21_comp/regoutTmp_reg[12]/Q
                         net (fo=2, routed)           0.241     0.943    cicFirDemod_comp/firFlt21_comp/regoutTmp[12]
    SLICE_X39Y14         FDCE                                         r  cicFirDemod_comp/firFlt21_comp/regout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.827     0.827    cicFirDemod_comp/firFlt21_comp/CLK_OUT1
    SLICE_X39Y14         FDCE                                         r  cicFirDemod_comp/firFlt21_comp/regout_reg[12]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.071     0.893    cicFirDemod_comp/firFlt21_comp/regout_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y13         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  hpFlt_comp/bq1_4/multiVec_reg[0][34]/Q
                         net (fo=1, routed)           0.172     0.871    hpFlt_comp/bq1_4/a1mul1[4]
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  hpFlt_comp/bq1_4/sub1Tmp[4]_i_3__2/O
                         net (fo=1, routed)           0.000     0.916    hpFlt_comp/bq1_4/sub1Tmp[4]_i_3__2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.979 r  hpFlt_comp/bq1_4/sub1Tmp_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.979    hpFlt_comp/bq1_4/sub1Tmp0[4]
    SLICE_X36Y12         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.828     0.828    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y12         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.105     0.928    hpFlt_comp/bq1_4/sub1Tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.558     0.558    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y16         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  hpFlt_comp/bq1_4/multiVec_reg[0][46]/Q
                         net (fo=1, routed)           0.172     0.870    hpFlt_comp/bq1_4/a1mul1[16]
    SLICE_X36Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.915 r  hpFlt_comp/bq1_4/sub1Tmp[16]_i_2__2/O
                         net (fo=1, routed)           0.000     0.915    hpFlt_comp/bq1_4/sub1Tmp[16]_i_2__2_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.978 r  hpFlt_comp/bq1_4/sub1Tmp_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.978    hpFlt_comp/bq1_4/sub1Tmp0[16]
    SLICE_X36Y15         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.826     0.826    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y15         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[16]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.105     0.926    hpFlt_comp/bq1_4/sub1Tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][74]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.551     0.551    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y23         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  hpFlt_comp/bq1_4/multiVec_reg[0][74]/Q
                         net (fo=1, routed)           0.172     0.863    hpFlt_comp/bq1_4/a1mul1[44]
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.908 r  hpFlt_comp/bq1_4/sub1Tmp[44]_i_2__2/O
                         net (fo=1, routed)           0.000     0.908    hpFlt_comp/bq1_4/sub1Tmp[44]_i_2__2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.971 r  hpFlt_comp/bq1_4/sub1Tmp_reg[44]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.971    hpFlt_comp/bq1_4/sub1Tmp0[44]
    SLICE_X36Y22         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.819     0.819    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y22         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[44]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.105     0.919    hpFlt_comp/bq1_4/sub1Tmp_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y15         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  hpFlt_comp/bq1_4/multiVec_reg[0][42]/Q
                         net (fo=1, routed)           0.172     0.871    hpFlt_comp/bq1_4/a1mul1[12]
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  hpFlt_comp/bq1_4/sub1Tmp[12]_i_2__2/O
                         net (fo=1, routed)           0.000     0.916    hpFlt_comp/bq1_4/sub1Tmp[12]_i_2__2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.979 r  hpFlt_comp/bq1_4/sub1Tmp_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.979    hpFlt_comp/bq1_4/sub1Tmp0[12]
    SLICE_X36Y14         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.827     0.827    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y14         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[12]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.105     0.927    hpFlt_comp/bq1_4/sub1Tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y14         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  hpFlt_comp/bq1_4/multiVec_reg[0][38]/Q
                         net (fo=1, routed)           0.172     0.871    hpFlt_comp/bq1_4/a1mul1[8]
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  hpFlt_comp/bq1_4/sub1Tmp[8]_i_2__2/O
                         net (fo=1, routed)           0.000     0.916    hpFlt_comp/bq1_4/sub1Tmp[8]_i_2__2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.979 r  hpFlt_comp/bq1_4/sub1Tmp_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.979    hpFlt_comp/bq1_4/sub1Tmp0[8]
    SLICE_X36Y13         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.827     0.827    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y13         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[8]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.105     0.927    hpFlt_comp/bq1_4/sub1Tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.544%)  route 0.171ns (40.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y14         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  hpFlt_comp/bq1_4/multiVec_reg[0][40]/Q
                         net (fo=1, routed)           0.171     0.870    hpFlt_comp/bq1_4/a1mul1[10]
    SLICE_X36Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.915 r  hpFlt_comp/bq1_4/sub1Tmp[12]_i_4__2/O
                         net (fo=1, routed)           0.000     0.915    hpFlt_comp/bq1_4/sub1Tmp[12]_i_4__2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.980 r  hpFlt_comp/bq1_4/sub1Tmp_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.980    hpFlt_comp/bq1_4/sub1Tmp0[10]
    SLICE_X36Y14         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.827     0.827    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y14         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.105     0.927    hpFlt_comp/bq1_4/sub1Tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.544%)  route 0.171ns (40.456%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.559     0.559    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y13         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  hpFlt_comp/bq1_4/multiVec_reg[0][36]/Q
                         net (fo=1, routed)           0.171     0.870    hpFlt_comp/bq1_4/a1mul1[6]
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.915 r  hpFlt_comp/bq1_4/sub1Tmp[8]_i_4__2/O
                         net (fo=1, routed)           0.000     0.915    hpFlt_comp/bq1_4/sub1Tmp[8]_i_4__2_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.980 r  hpFlt_comp/bq1_4/sub1Tmp_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.980    hpFlt_comp/bq1_4/sub1Tmp0[6]
    SLICE_X36Y13         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.827     0.827    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y13         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[6]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.105     0.927    hpFlt_comp/bq1_4/sub1Tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hpFlt_comp/bq1_4/multiVec_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            hpFlt_comp/bq1_4/sub1Tmp_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.197%)  route 0.172ns (40.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.553     0.553    hpFlt_comp/bq1_4/CLK
    SLICE_X33Y22         FDRE                                         r  hpFlt_comp/bq1_4/multiVec_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  hpFlt_comp/bq1_4/multiVec_reg[0][70]/Q
                         net (fo=1, routed)           0.172     0.865    hpFlt_comp/bq1_4/a1mul1[40]
    SLICE_X36Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.910 r  hpFlt_comp/bq1_4/sub1Tmp[40]_i_2__2/O
                         net (fo=1, routed)           0.000     0.910    hpFlt_comp/bq1_4/sub1Tmp[40]_i_2__2_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.973 r  hpFlt_comp/bq1_4/sub1Tmp_reg[40]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.973    hpFlt_comp/bq1_4/sub1Tmp0[40]
    SLICE_X36Y21         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.820     0.820    hpFlt_comp/bq1_4/CLK
    SLICE_X36Y21         FDRE                                         r  hpFlt_comp/bq1_4/sub1Tmp_reg[40]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.105     0.920    hpFlt_comp/bq1_4/sub1Tmp_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_clock
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.276
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X2Y3      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y4      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y3      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X1Y2      dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.276      14.121     BUFGCTRL_X0Y0    clocking_comp/mmcm_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.276      15.027     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X30Y58     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X30Y58     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X29Y65     cicFirDemod_comp/cicFlt11_comp/cur_count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X32Y60     cicFirDemod_comp/cicFlt11_comp/diff1_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.276      197.084    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y54     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X42Y63     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y60     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y60     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X42Y63     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][15]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y54     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][1]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y54     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][2]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y57     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][3]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y54     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y54     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X42Y63     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X42Y63     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y59     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y60     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X38Y60     cicFirDemod_comp/firFlt13_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt13_comp_input_pipeline_phase0_reg_c_28/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clock
  To Clock:  clkfbout_mmcm_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clocking_comp/mmcm_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 spiSlave_comp/sclk_offset_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnOffset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.828ns (25.471%)  route 2.423ns (74.529%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.637     5.158    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/sclk_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.456     5.614 f  spiSlave_comp/sclk_offset_reg/Q
                         net (fo=5, routed)           0.525     6.139    spiSlave_comp/sclk_offset
    SLICE_X65Y41         LUT2 (Prop_lut2_I1_O)        0.124     6.263 r  spiSlave_comp/riseBitCnt[2]_i_1/O
                         net (fo=12, routed)          1.431     7.694    spiSlave_comp/p_3_in
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.818 r  spiSlave_comp/SPI_DIN[5]_i_4/O
                         net (fo=5, routed)           0.467     8.285    dataTransmit_comp/fifoRdComp/SPI_DIN_reg[0]_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  dataTransmit_comp/fifoRdComp/rdEnOffset_i_1/O
                         net (fo=1, routed)           0.000     8.409    dataTransmit_comp/fifoRdComp/rdEnOffset_i_1_n_0
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.442     9.783    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X51Y18         FDRE (Setup_fdre_C_D)        0.032    10.040    dataTransmit_comp/fifoRdComp/rdEnOffset_reg
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.583ns (24.563%)  route 1.790ns (75.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.783    12.455    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.583ns (24.563%)  route 1.790ns (75.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.783    12.455    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.583ns (24.563%)  route 1.790ns (75.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.783    12.455    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.583ns (24.563%)  route 1.790ns (75.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.783    12.455    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y16         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.524    14.501    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.583ns (25.716%)  route 1.684ns (74.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.677    12.348    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.583ns (25.716%)  route 1.684ns (74.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.677    12.348    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.583ns (25.716%)  route 1.684ns (74.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.677    12.348    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[6]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.583ns (25.716%)  route 1.684ns (74.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.677    12.348    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[7]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.232ns  (logic 0.583ns (26.116%)  route 1.649ns (73.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.560    10.081    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.459    10.540 f  dataTransmit_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.007    11.548    dataTransmit_comp/fifoRdComp/rdEnOffset
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.672 r  dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.642    12.314    dataTransmit_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X52Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.442    14.783    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X52Y18         FDRE                                         r  dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    dataTransmit_comp/fifoRdComp/rdEnCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.443    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X50Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/Q
                         net (fo=8, routed)           0.105     1.713    dataTransmit_comp/fifoRdComp/rdState[0]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_i_1/O
                         net (fo=1, routed)           0.000     1.758    dataTransmit_comp/fifoRdComp/firstRdEnFlg_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.956    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.092     1.548    dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  spiSlave_comp/mosiShftReg_reg[0]/Q
                         net (fo=2, routed)           0.116     1.734    spiSlave_comp/mosiShftReg[0]
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.047     1.524    spiSlave_comp/mosiShftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.656%)  route 0.132ns (48.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  spiSlave_comp/mosiShftReg_reg[3]/Q
                         net (fo=2, routed)           0.132     1.750    spiSlave_comp/mosiShftReg[3]
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.047     1.537    spiSlave_comp/mosiData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spiSlave_comp/csOffset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/stopFlg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.120%)  route 0.140ns (42.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    spiSlave_comp/CLK
    SLICE_X62Y37         FDPE                                         r  spiSlave_comp/csOffset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.616 f  spiSlave_comp/csOffset_reg/Q
                         net (fo=8, routed)           0.140     1.756    spiSlave_comp/csOffset
    SLICE_X62Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  spiSlave_comp/stopFlg_i_1/O
                         net (fo=1, routed)           0.000     1.801    dataTransmit_comp/stopFlg_reg_1
    SLICE_X62Y38         FDRE                                         r  dataTransmit_comp/stopFlg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.864     1.991    dataTransmit_comp/CLK
    SLICE_X62Y38         FDRE                                         r  dataTransmit_comp/stopFlg_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.092     1.584    dataTransmit_comp/stopFlg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  spiSlave_comp/mosiShftReg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.736    spiSlave_comp/mosiShftReg[5]
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.018     1.508    spiSlave_comp/mosiData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  spiSlave_comp/mosiShftReg_reg[4]/Q
                         net (fo=2, routed)           0.137     1.742    spiSlave_comp/mosiShftReg[4]
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X62Y40         FDCE                                         r  spiSlave_comp/mosiData_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.021     1.511    spiSlave_comp/mosiData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/fifoRdComp/SPI_DIN_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.560     1.443    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X50Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/Q
                         net (fo=8, routed)           0.130     1.737    dataTransmit_comp/fifoRdComp/rdState[1]
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  dataTransmit_comp/fifoRdComp/SPI_DIN[7]_i_1/O
                         net (fo=1, routed)           0.000     1.782    dataTransmit_comp/fifoRdComp/SPI_DIN[7]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/SPI_DIN_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.956    dataTransmit_comp/fifoRdComp/CLK
    SLICE_X51Y17         FDRE                                         r  dataTransmit_comp/fifoRdComp/SPI_DIN_reg[7]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.092     1.548    dataTransmit_comp/fifoRdComp/SPI_DIN_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  spiSlave_comp/mosiShftReg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.736    spiSlave_comp/mosiShftReg[5]
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.023     1.500    spiSlave_comp/mosiShftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.128     1.605 r  spiSlave_comp/mosiShftReg_reg[4]/Q
                         net (fo=2, routed)           0.131     1.736    spiSlave_comp/mosiShftReg[4]
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y40         FDCE (Hold_fdce_C_D)         0.017     1.494    spiSlave_comp/mosiShftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 spiSlave_comp/fallBitCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.594     1.477    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  spiSlave_comp/fallBitCnt_reg[1]/Q
                         net (fo=3, routed)           0.168     1.786    spiSlave_comp/fallBitCnt[1]
    SLICE_X65Y41         LUT5 (Prop_lut5_I1_O)        0.042     1.828 r  spiSlave_comp/fallBitCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    spiSlave_comp/fallBitCnt[2]_i_1_n_0
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.107     1.584    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X65Y37   rstCnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y39   rstCnt_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y39   rstCnt_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y39   rstCnt_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y40   rstCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X65Y37   rstCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y39   rstCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y39   rstCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y39   rstCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y41   rstCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y41   rstCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y41   rstCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y37   rstCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y41   rstCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X64Y42   rstCnt_reg[21]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X50Y17   dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X50Y17   dataTransmit_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X51Y17   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[6]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X51Y17   dataTransmit_comp/fifoRdComp/SPI_DIN_reg[7]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X51Y17   dataTransmit_comp/fifoRdComp/firstRdEnFlg_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y19   dataTransmit_comp/fifoRdComp/rdEnCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y17   dataTransmit_comp/fifoRdComp/rdEnCnt_reg[4]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y17   dataTransmit_comp/fifoRdComp/rdEnCnt_reg[5]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y17   dataTransmit_comp/fifoRdComp/rdEnCnt_reg[6]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y17   dataTransmit_comp/fifoRdComp/rdEnCnt_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHdCnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHdCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHdCnt_reg[1]/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.361    17.279    clocking_comp/clkPdmHdCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHdCnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHdCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHdCnt_reg[3]/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.361    17.279    clocking_comp/clkPdmHdCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHdCnt_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHdCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHdCnt_reg[4]/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.361    17.279    clocking_comp/clkPdmHdCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHD_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHD_reg/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    17.321    clocking_comp/clkPdmHD_reg
  -------------------------------------------------------------------
                         required time                         17.321    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHdCnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHdCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHdCnt_reg[0]/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    17.321    clocking_comp/clkPdmHdCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.321    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            clocking_comp/clkPdmHdCnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.746ns  (logic 0.952ns (8.859%)  route 9.794ns (91.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 17.780 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        7.272    12.385    clocking_comp/AR[0]
    SLICE_X64Y85         FDCE                                         f  clocking_comp/clkPdmHdCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.504    17.780    clocking_comp/CLK_OUT1
    SLICE_X64Y85         FDCE                                         r  clocking_comp/clkPdmHdCnt_reg[2]/C
                         clock pessimism              0.000    17.780    
                         clock uncertainty           -0.140    17.640    
    SLICE_X64Y85         FDCE (Recov_fdce_C_CLR)     -0.319    17.321    clocking_comp/clkPdmHdCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.321    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt11_comp/ring_count_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 0.952ns (9.143%)  route 9.460ns (90.857%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 17.702 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        6.938    12.052    cicFirDemod_comp/firFlt11_comp/rstMMCM
    SLICE_X13Y72         FDPE                                         f  cicFirDemod_comp/firFlt11_comp/ring_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.426    17.702    cicFirDemod_comp/firFlt11_comp/CLK_OUT1
    SLICE_X13Y72         FDPE                                         r  cicFirDemod_comp/firFlt11_comp/ring_count_reg[0]/C
                         clock pessimism              0.000    17.702    
                         clock uncertainty           -0.140    17.562    
    SLICE_X13Y72         FDPE (Recov_fdpe_C_PRE)     -0.359    17.203    cicFirDemod_comp/firFlt11_comp/ring_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_2/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 0.952ns (9.183%)  route 9.415ns (90.817%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 17.705 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        6.893    12.007    cicFirDemod_comp/firFlt11_comp/rstMMCM
    SLICE_X13Y69         FDCE                                         f  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.429    17.705    cicFirDemod_comp/firFlt11_comp/CLK_OUT1
    SLICE_X13Y69         FDCE                                         r  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_2/C
                         clock pessimism              0.000    17.705    
                         clock uncertainty           -0.140    17.565    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.160    cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_2
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_3/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 0.952ns (9.183%)  route 9.415ns (90.817%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 17.705 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        6.893    12.007    cicFirDemod_comp/firFlt11_comp/rstMMCM
    SLICE_X13Y69         FDCE                                         f  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.429    17.705    cicFirDemod_comp/firFlt11_comp/CLK_OUT1
    SLICE_X13Y69         FDCE                                         r  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_3/C
                         clock pessimism              0.000    17.705    
                         clock uncertainty           -0.140    17.565    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.160    cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_3
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_4/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        10.367ns  (logic 0.952ns (9.183%)  route 9.415ns (90.817%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 17.705 - 16.276 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.639     1.639    clkMmcm
    SLICE_X65Y0          FDRE                                         r  rstCntMMCM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.456     2.095 f  rstCntMMCM_reg[1]/Q
                         net (fo=2, routed)           0.965     3.061    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_2[0]
    SLICE_X64Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.185 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7/O
                         net (fo=1, routed)           0.779     3.964    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_7_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I0_O)        0.124     4.088 f  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.452     4.540    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_n_0
    SLICE_X64Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.664 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.326     4.990    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.124     5.114 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        6.893    12.007    cicFirDemod_comp/firFlt11_comp/rstMMCM
    SLICE_X13Y69         FDCE                                         f  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.429    17.705    cicFirDemod_comp/firFlt11_comp/CLK_OUT1
    SLICE_X13Y69         FDCE                                         r  cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_4/C
                         clock pessimism              0.000    17.705    
                         clock uncertainty           -0.140    17.565    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.405    17.160    cicFirDemod_comp/firFlt11_comp/input_pipeline_phase0_reg_c_4
  -------------------------------------------------------------------
                         required time                         17.160    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  5.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/section_out4_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.308%)  route 0.906ns (79.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.675     1.733    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y19         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/section_out4_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.854     0.854    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y19         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/section_out4_reg[10]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    pdmDemod_comp/cicFilter1_comp/section_out4_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/section_out4_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.308%)  route 0.906ns (79.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.675     1.733    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y19         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/section_out4_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.854     0.854    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y19         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/section_out4_reg[11]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    pdmDemod_comp/cicFilter1_comp/section_out4_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/section_out4_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.308%)  route 0.906ns (79.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.675     1.733    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y19         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/section_out4_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.854     0.854    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y19         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/section_out4_reg[8]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    pdmDemod_comp/cicFilter1_comp/section_out4_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/section_out4_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.308%)  route 0.906ns (79.692%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.675     1.733    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y19         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/section_out4_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.854     0.854    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y19         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/section_out4_reg[9]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    pdmDemod_comp/cicFilter1_comp/section_out4_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.231ns (19.628%)  route 0.946ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.715     1.772    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y24         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.848     0.848    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y24         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[1]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.231ns (19.628%)  route 0.946ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.715     1.772    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y24         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.848     0.848    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y24         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[2]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.231ns (19.628%)  route 0.946ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.715     1.772    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y24         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.848     0.848    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y24         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[0]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.231ns (19.628%)  route 0.946ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.715     1.772    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y24         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.848     0.848    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y24         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[1]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X59Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.522    pdmDemod_comp/cicFilter1_comp/dataInSigned_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.231ns (19.628%)  route 0.946ns (80.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.715     1.772    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X59Y24         FDPE                                         f  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.848     0.848    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X59Y24         FDPE                                         r  pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[0]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X59Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     0.519    pdmDemod_comp/cicFilter1_comp/FSM_onehot_CIC_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            pdmDemod_comp/cicFilter1_comp/diff1_reg[16]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.231ns (19.828%)  route 0.934ns (80.172%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.596     0.596    clkMmcm
    SLICE_X65Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     0.737 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.099     0.836    cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_6_1[0]
    SLICE_X64Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.881 r  cicFirDemod_comp/firFlt23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.132     1.013    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X64Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.703     1.761    pdmDemod_comp/cicFilter1_comp/AR[0]
    SLICE_X62Y22         FDCE                                         f  pdmDemod_comp/cicFilter1_comp/diff1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.853     0.853    pdmDemod_comp/cicFilter1_comp/CLK_OUT1
    SLICE_X62Y22         FDCE                                         r  pdmDemod_comp/cicFilter1_comp/diff1_reg[16]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    pdmDemod_comp/cicFilter1_comp/diff1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  1.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.456ns (11.366%)  route 3.556ns (88.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    dataTransmit_comp/CLK
    SLICE_X62Y38         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          3.556     9.168    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/SPI_DIN_reg[5]
    RAMB36_X1Y2          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.483    14.824    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK
    RAMB36_X1Y2          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X1Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.680    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.456ns (11.544%)  route 3.494ns (88.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    dataTransmit_comp/CLK
    SLICE_X62Y38         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          3.494     9.106    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/SPI_DIN_reg[5]
    RAMB36_X1Y4          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.471    14.812    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK
    RAMB36_X1Y4          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.260    15.072    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.668    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.014ns (20.397%)  route 3.957ns (79.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.493    10.129    spiSlave_comp/rstSys
    SLICE_X53Y16         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    spiSlave_comp/CLK
    SLICE_X53Y16         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    spiSlave_comp/riseBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.014ns (20.397%)  route 3.957ns (79.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.493    10.129    spiSlave_comp/rstSys
    SLICE_X53Y16         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    spiSlave_comp/CLK
    SLICE_X53Y16         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    spiSlave_comp/riseBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.014ns (20.397%)  route 3.957ns (79.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.493    10.129    spiSlave_comp/rstSys
    SLICE_X53Y16         FDCE                                         f  spiSlave_comp/riseBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.445    14.786    spiSlave_comp/CLK
    SLICE_X53Y16         FDCE                                         r  spiSlave_comp/riseBitCnt_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X53Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    spiSlave_comp/riseBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 dataTransmit_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.899%)  route 2.412ns (84.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.635     5.156    dataTransmit_comp/CLK
    SLICE_X62Y38         FDRE                                         r  dataTransmit_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  dataTransmit_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          2.412     8.024    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/SPI_DIN_reg[5]
    RAMB36_X1Y3          FIFO36E1                                     f  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.477    14.818    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK
    RAMB36_X1Y3          FIFO36E1                                     r  dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB36_X1Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.674    dataTransmit_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.014ns (22.726%)  route 3.448ns (77.274%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.983     9.619    spiSlave_comp/rstSys
    SLICE_X65Y41         FDCE                                         f  spiSlave_comp/fallBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[0]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X65Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.693    spiSlave_comp/fallBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.014ns (22.726%)  route 3.448ns (77.274%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.983     9.619    spiSlave_comp/rstSys
    SLICE_X65Y41         FDCE                                         f  spiSlave_comp/fallBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X65Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.693    spiSlave_comp/fallBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.014ns (22.726%)  route 3.448ns (77.274%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.983     9.619    spiSlave_comp/rstSys
    SLICE_X65Y41         FDCE                                         f  spiSlave_comp/fallBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X65Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.693    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 rstCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/sclk_latch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.014ns (22.726%)  route 3.448ns (77.274%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.636     5.157    CLK_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  rstCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  rstCnt_reg[9]/Q
                         net (fo=2, routed)           1.091     6.766    dataTransmit_comp/mmcm_clocks_i_2_0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.890 f  dataTransmit_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.473     7.364    dataTransmit_comp/mmcm_clocks_i_6_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.488 f  dataTransmit_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.433     7.921    dataTransmit_comp/mmcm_clocks_i_4_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  dataTransmit_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.467     8.512    spiSlave_comp/sclk_latch_reg_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.124     8.636 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.983     9.619    spiSlave_comp/rstSys
    SLICE_X65Y41         FDCE                                         f  spiSlave_comp/sclk_latch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.518    14.859    spiSlave_comp/CLK
    SLICE_X65Y41         FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X65Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.693    spiSlave_comp/sclk_latch_reg
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/csLatch_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.951%)  route 0.378ns (67.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.209     2.040    spiSlave_comp/rstSys
    SLICE_X62Y37         FDPE                                         f  spiSlave_comp/csLatch_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.989    spiSlave_comp/CLK
    SLICE_X62Y37         FDPE                                         r  spiSlave_comp/csLatch_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    spiSlave_comp/csLatch_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/csOffset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.951%)  route 0.378ns (67.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.209     2.040    spiSlave_comp/rstSys
    SLICE_X62Y37         FDPE                                         f  spiSlave_comp/csOffset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.862     1.989    spiSlave_comp/CLK
    SLICE_X62Y37         FDPE                                         r  spiSlave_comp/csOffset_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.395    spiSlave_comp/csOffset_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.195%)  route 0.552ns (74.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.169     1.786    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X62Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.831 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.383     2.213    spiSlave_comp/rstSys
    SLICE_X63Y40         FDCE                                         f  spiSlave_comp/mosiShftReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.865     1.992    spiSlave_comp/CLK
    SLICE_X63Y40         FDCE                                         r  spiSlave_comp/mosiShftReg_reg[7]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    spiSlave_comp/mosiShftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.812    





