<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p512" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_512{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_512{left:698px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_512{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_512{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_512{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t6_512{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_512{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-1.06px;}
#t8_512{left:96px;bottom:960px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t9_512{left:593px;bottom:960px;}
#ta_512{left:599px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.33px;}
#tb_512{left:96px;bottom:925px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_512{left:96px;bottom:904px;letter-spacing:0.12px;word-spacing:-0.46px;}
#td_512{left:96px;bottom:882px;letter-spacing:0.13px;word-spacing:-0.69px;}
#te_512{left:96px;bottom:861px;letter-spacing:0.11px;word-spacing:-0.73px;}
#tf_512{left:96px;bottom:840px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tg_512{left:96px;bottom:803px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_512{left:340px;bottom:803px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ti_512{left:96px;bottom:781px;letter-spacing:0.18px;word-spacing:-0.9px;}
#tj_512{left:96px;bottom:760px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tk_512{left:96px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tl_512{left:96px;bottom:703px;letter-spacing:0.13px;word-spacing:-0.58px;}
#tm_512{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.4px;}
#tn_512{left:96px;bottom:645px;letter-spacing:-0.11px;word-spacing:0.02px;}
#to_512{left:445px;bottom:645px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_512{left:96px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_512{left:96px;bottom:602px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tr_512{left:96px;bottom:580px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ts_512{left:96px;bottom:559px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tt_512{left:96px;bottom:538px;letter-spacing:0.14px;word-spacing:-0.34px;}
#tu_512{left:96px;bottom:501px;letter-spacing:-0.11px;}
#tv_512{left:478px;bottom:501px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tw_512{left:96px;bottom:479px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tx_512{left:96px;bottom:458px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ty_512{left:96px;bottom:436px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tz_512{left:96px;bottom:415px;letter-spacing:0.14px;word-spacing:-1.12px;}
#t10_512{left:265px;bottom:415px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t11_512{left:647px;bottom:415px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t12_512{left:96px;bottom:394px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_512{left:96px;bottom:357px;letter-spacing:-0.17px;word-spacing:0.07px;}
#t14_512{left:398px;bottom:356px;letter-spacing:0.07px;word-spacing:-0.4px;}
#t15_512{left:96px;bottom:335px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t16_512{left:96px;bottom:314px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t17_512{left:96px;bottom:292px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t18_512{left:96px;bottom:271px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t19_512{left:96px;bottom:249px;letter-spacing:0.2px;}
#t1a_512{left:96px;bottom:214px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_512{left:96px;bottom:193px;letter-spacing:0.14px;word-spacing:-0.35px;}
#t1c_512{left:96px;bottom:171px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1d_512{left:96px;bottom:135px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_512{left:416px;bottom:134px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_512{left:96px;bottom:113px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t1g_512{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_512{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_512{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_512{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_512{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_512{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_512{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts512" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg512Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg512" style="-webkit-user-select: none;"><object width="935" height="1210" data="512/512.svg" type="image/svg+xml" id="pdf512" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_512" class="t s1_512">57 </span><span id="t2_512" class="t s2_512">System Resources </span>
<span id="t3_512" class="t s1_512">AMD64 Technology </span><span id="t4_512" class="t s1_512">24593—Rev. 3.41—June 2023 </span>
<span id="t5_512" class="t s3_512">Chapter 14, “Processor Initialization and Long Mode Activation,” for more information on activating </span>
<span id="t6_512" class="t s3_512">long mode. </span>
<span id="t7_512" class="t s3_512">When LMA=1, the processor is running either in compatibility mode or 64-bit mode, depending on the </span>
<span id="t8_512" class="t s3_512">value of the L bit in a code-segment descriptor, as shown in Figure 1</span><span id="t9_512" class="t s4_512">-</span><span id="ta_512" class="t s3_512">6 on page 12. </span>
<span id="tb_512" class="t s3_512">When LMA=0, the processor is running in legacy mode. In this mode, the processor behaves like a </span>
<span id="tc_512" class="t s3_512">standard 32-bit x86 processor, with none of the new 64-bit features enabled. When writing the EFER </span>
<span id="td_512" class="t s3_512">register the value of this bit must be preserved. Software must read the EFER register to determine the </span>
<span id="te_512" class="t s3_512">value of LMA, change any other bits as required and then write the EFER register. An attempt to write </span>
<span id="tf_512" class="t s3_512">a value that differs from the state determined by hardware results in a #GP fault. </span>
<span id="tg_512" class="t s5_512">No-Execute Enable (NXE) Bit. </span><span id="th_512" class="t s3_512">Bit 11, read/write. Setting this bit to 1 enables the no-execute page- </span>
<span id="ti_512" class="t s3_512">protection feature. The feature is disabled when this bit is cleared to 0. See Section “No Execute (NX) </span>
<span id="tj_512" class="t s3_512">Bit,” on page 156 for more information. </span>
<span id="tk_512" class="t s3_512">Before setting NXE, system software should verify the processor supports the feature by examining </span>
<span id="tl_512" class="t s3_512">the feature flag CPUID Fn8000_0001_EDX[NX]. See Section 3.3 “Processor Feature Identification,” </span>
<span id="tm_512" class="t s3_512">on page 71 for information on using the CPUID instruction. </span>
<span id="tn_512" class="t s5_512">Secure Virtual Machine Enable (SVME) Bit. </span><span id="to_512" class="t s3_512">Bit 12, read/write. Enables the SVM extensions. </span>
<span id="tp_512" class="t s3_512">When this bit is zero, the SVM instructions cause #UD exceptions. EFER.SVME defaults to a reset </span>
<span id="tq_512" class="t s3_512">value of zero. The effect of turning off EFER.SVME while a guest is running is undefined; therefore, </span>
<span id="tr_512" class="t s3_512">the VMM should always prevent guests from writing EFER. SVM extensions can be disabled by </span>
<span id="ts_512" class="t s3_512">setting VM_CR.SVME_DISABLE. For more information, see descriptions of LOCK and </span>
<span id="tt_512" class="t s3_512">SMVE_DISABLE bits in Section 15.30.1 “VM_CR MSR (C001_0114h),” on page 583. </span>
<span id="tu_512" class="t s5_512">Long Mode Segment Limit Enable (LMSLE) bit. </span><span id="tv_512" class="t s3_512">Bit 13, read/write. Setting this bit to 1 enables </span>
<span id="tw_512" class="t s3_512">certain limit checks in 64-bit mode. This feature has been deprecated and is not supported by all </span>
<span id="tx_512" class="t s3_512">processor implementations. If CPUID Fn8000_0008_EBX[EferLmlseUnsupported](bit 20)=1, 64-bit </span>
<span id="ty_512" class="t s3_512">mode segment limit checking is not supported and attempting to set EFER.LMSLE =1 causes a #GP </span>
<span id="tz_512" class="t s3_512">exception. See Section </span><span id="t10_512" class="t s3_512">4.12.2 “Data Limit Checks in 64-bit Mode,” on page </span><span id="t11_512" class="t s3_512">123, for more information </span>
<span id="t12_512" class="t s3_512">on these limit checks. </span>
<span id="t13_512" class="t s5_512">Fast FXSAVE/FXRSTOR (FFXSR) Bit. </span><span id="t14_512" class="t s3_512">Bit 14, read/write. Setting this bit to 1 enables the FXSAVE </span>
<span id="t15_512" class="t s3_512">and FXRSTOR instructions to execute faster in 64-bit mode at CPL 0. This is accomplished by not </span>
<span id="t16_512" class="t s3_512">saving or restoring the XMM registers (XMM0-XMM15). The FFXSR bit has no effect when the </span>
<span id="t17_512" class="t s3_512">FXSAVE/FXRSTOR instructions are executed in non 64-bit mode, or when CPL is &gt; 0. The FFXSR </span>
<span id="t18_512" class="t s3_512">bit does not affect the save/restore of the legacy x87 floating-point state, or the save/restore of </span>
<span id="t19_512" class="t s3_512">MXCSR. </span>
<span id="t1a_512" class="t s3_512">Before setting FFXSR, system software should verify whether this feature is supported by examining </span>
<span id="t1b_512" class="t s3_512">the feature flag CPUID Fn8000_0001_EDX[FFXSR]. See Section 3.3 “Processor Feature </span>
<span id="t1c_512" class="t s3_512">Identification,” on page 71 for information on using the CPUID instruction. </span>
<span id="t1d_512" class="t s5_512">Translation Cache Extension (TCE) Bit. </span><span id="t1e_512" class="t s3_512">Bit 15, read/write. Setting this bit to 1 changes how the </span>
<span id="t1f_512" class="t s3_512">INVLPG, INVLPGB, and INVPCID instructions operate on TLB entries. When this bit is 0, these </span>
<span id="t1g_512" class="t s6_512">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
