13:07:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP\temp_xsdb_launch_script.tcl
13:07:44 INFO  : XSCT server has started successfully.
13:07:44 INFO  : Registering command handlers for Vitis TCF services
13:07:44 INFO  : Successfully done setting XSCT server connection channel  
13:07:44 INFO  : plnx-install-location is set to ''
13:07:44 INFO  : Successfully done query RDI_DATADIR 
13:07:44 INFO  : Successfully done setting workspace for the tool. 
13:10:31 INFO  : Checking for BSP changes to sync application flags for project 'myUDP'...
13:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:34:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
13:35:05 INFO  : 'jtag frequency' command is executed.
13:35:06 INFO  : Context for 'APU' is selected.
13:35:06 INFO  : System reset is completed.
13:35:09 INFO  : 'after 3000' command is executed.
13:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
13:35:13 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/bitstream/design_1_wrapper.bit"
13:35:13 INFO  : Context for 'APU' is selected.
13:35:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:13 INFO  : Context for 'APU' is selected.
13:35:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/psinit/ps7_init.tcl' is done.
13:35:13 INFO  : 'ps7_init' command is executed.
13:35:13 INFO  : 'ps7_post_config' command is executed.
13:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:13 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/Debug/myUDP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/Debug/myUDP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:13 INFO  : Memory regions updated for context APU
13:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:14 INFO  : 'con' command is executed.
13:35:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP\.sdk\launch_scripts\single_application_debug\debugger_myudp-default.tcl'
13:40:57 INFO  : Checking for BSP changes to sync application flags for project 'myUDP'...
13:41:01 INFO  : Disconnected from the channel tcfchan#2.
13:41:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
13:41:03 INFO  : 'jtag frequency' command is executed.
13:41:03 INFO  : Context for 'APU' is selected.
13:41:03 INFO  : System reset is completed.
13:41:06 INFO  : 'after 3000' command is executed.
13:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
13:41:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/bitstream/design_1_wrapper.bit"
13:41:08 INFO  : Context for 'APU' is selected.
13:41:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/myUDP/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:08 INFO  : Context for 'APU' is selected.
13:41:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/psinit/ps7_init.tcl' is done.
13:41:09 INFO  : 'ps7_init' command is executed.
13:41:09 INFO  : 'ps7_post_config' command is executed.
13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/Debug/myUDP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/myUDP/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/myUDP/myUDP/Debug/myUDP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:09 INFO  : Memory regions updated for context APU
13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : 'con' command is executed.
13:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\myUDP\.sdk\launch_scripts\single_application_debug\debugger_myudp-default.tcl'
13:50:31 INFO  : Disconnected from the channel tcfchan#3.
00:57:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\myUDP\temp_xsdb_launch_script.tcl
00:57:42 INFO  : XSCT server has started successfully.
00:57:42 INFO  : Successfully done setting XSCT server connection channel  
00:57:42 INFO  : plnx-install-location is set to ''
00:57:42 INFO  : Successfully done setting workspace for the tool. 
00:57:44 INFO  : Successfully done query RDI_DATADIR 
00:57:45 INFO  : Registering command handlers for Vitis TCF services
