<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf')">rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.36</td>
<td class="s9 cl rt"><a href="mod345.html#Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod345.html#Toggle" > 85.43</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25190"  onclick="showContent('inst_tag_25190')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25190_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25190_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25190_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25191"  onclick="showContent('inst_tag_25191')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25191_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25191_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25191_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25196"  onclick="showContent('inst_tag_25196')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25196_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25196_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25196_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25197"  onclick="showContent('inst_tag_25197')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25197_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25197_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25197_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25187"  onclick="showContent('inst_tag_25187')">config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 81.94</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25187_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod345.html#inst_tag_25187_Toggle" > 51.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25187_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25199"  onclick="showContent('inst_tag_25199')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s8 cl rt"> 82.69</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25199_Line" > 90.70</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25199_Toggle" > 69.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod345.html#inst_tag_25199_Branch" > 87.88</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25189"  onclick="showContent('inst_tag_25189')">config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 83.25</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25189_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod345.html#inst_tag_25189_Toggle" > 55.12</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25189_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25188"  onclick="showContent('inst_tag_25188')">config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 85.35</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25188_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25188_Toggle" > 61.42</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25188_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25200"  onclick="showContent('inst_tag_25200')">config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25200_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25200_Toggle" > 62.99</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25200_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25194"  onclick="showContent('inst_tag_25194')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s8 cl rt"> 88.90</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25194_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25194_Toggle" > 72.05</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25194_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25192"  onclick="showContent('inst_tag_25192')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s8 cl rt"> 89.36</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25192_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25192_Toggle" > 73.43</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25192_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25195"  onclick="showContent('inst_tag_25195')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s8 cl rt"> 89.68</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25195_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25195_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25195_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25193"  onclick="showContent('inst_tag_25193')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s8 cl rt"> 89.95</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25193_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25193_Toggle" > 75.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25193_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod345.html#inst_tag_25198"  onclick="showContent('inst_tag_25198')">config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s9 cl rt"> 90.08</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25198_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25198_Toggle" > 75.59</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25198_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_25190'>
<hr>
<a name="inst_tag_25190"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_25190" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25190_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25190_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25190_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod963.html#inst_tag_68432" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92520" id="tag_urg_inst_92520">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246156" id="tag_urg_inst_246156">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33443" id="tag_urg_inst_33443">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33442" id="tag_urg_inst_33442">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76836" id="tag_urg_inst_76836">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76837" id="tag_urg_inst_76837">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25191'>
<hr>
<a name="inst_tag_25191"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_25191" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25191_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25191_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25191_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod427.html#inst_tag_30025" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92522" id="tag_urg_inst_92522">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246157" id="tag_urg_inst_246157">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33447" id="tag_urg_inst_33447">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33446" id="tag_urg_inst_33446">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76839" id="tag_urg_inst_76839">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76840" id="tag_urg_inst_76840">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25196'>
<hr>
<a name="inst_tag_25196"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25196" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25196_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25196_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25196_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.28</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92536" id="tag_urg_inst_92536">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246163" id="tag_urg_inst_246163">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33476" id="tag_urg_inst_33476">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33475" id="tag_urg_inst_33475">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76859" id="tag_urg_inst_76859">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76860" id="tag_urg_inst_76860">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25197'>
<hr>
<a name="inst_tag_25197"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25197" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25197_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod345.html#inst_tag_25197_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25197_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.28</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92537" id="tag_urg_inst_92537">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246164" id="tag_urg_inst_246164">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33478" id="tag_urg_inst_33478">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33477" id="tag_urg_inst_33477">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76861" id="tag_urg_inst_76861">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76862" id="tag_urg_inst_76862">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25187'>
<hr>
<a name="inst_tag_25187"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25187" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.94</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25187_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod345.html#inst_tag_25187_Toggle" > 51.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25187_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.15</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.99</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod508.html#inst_tag_30825" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92514" id="tag_urg_inst_92514">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246153" id="tag_urg_inst_246153">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33431" id="tag_urg_inst_33431">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33430" id="tag_urg_inst_33430">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76827" id="tag_urg_inst_76827">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76828" id="tag_urg_inst_76828">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25199'>
<hr>
<a name="inst_tag_25199"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25199" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.69</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25199_Line" > 90.70</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25199_Toggle" > 69.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod345.html#inst_tag_25199_Branch" > 87.88</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.78</td>
<td class="s9 cl rt"> 94.38</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.19</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1223.html#inst_tag_76310" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92549" id="tag_urg_inst_92549">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246171" id="tag_urg_inst_246171">urs</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33504" id="tag_urg_inst_33504">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33503" id="tag_urg_inst_33503">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76880" id="tag_urg_inst_76880">uu</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76881" id="tag_urg_inst_76881">uu26</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25189'>
<hr>
<a name="inst_tag_25189"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25189" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.25</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25189_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod345.html#inst_tag_25189_Toggle" > 55.12</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25189_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.89</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod62.html#inst_tag_2471" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92518" id="tag_urg_inst_92518">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246155" id="tag_urg_inst_246155">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33439" id="tag_urg_inst_33439">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33438" id="tag_urg_inst_33438">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76833" id="tag_urg_inst_76833">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76834" id="tag_urg_inst_76834">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25188'>
<hr>
<a name="inst_tag_25188"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25188" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.35</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25188_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25188_Toggle" > 61.42</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25188_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.05</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.59</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod847.html#inst_tag_59328" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92516" id="tag_urg_inst_92516">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246154" id="tag_urg_inst_246154">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33435" id="tag_urg_inst_33435">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33434" id="tag_urg_inst_33434">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76830" id="tag_urg_inst_76830">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76831" id="tag_urg_inst_76831">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25200'>
<hr>
<a name="inst_tag_25200"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25200" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25200_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod345.html#inst_tag_25200_Toggle" > 62.99</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25200_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.35</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod89.html#inst_tag_8480" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92566" id="tag_urg_inst_92566">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246178" id="tag_urg_inst_246178">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33541" id="tag_urg_inst_33541">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33540" id="tag_urg_inst_33540">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76904" id="tag_urg_inst_76904">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76905" id="tag_urg_inst_76905">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25194'>
<hr>
<a name="inst_tag_25194"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25194" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.90</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25194_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25194_Toggle" > 72.05</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25194_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.78</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.49</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92534" id="tag_urg_inst_92534">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246161" id="tag_urg_inst_246161">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33472" id="tag_urg_inst_33472">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33471" id="tag_urg_inst_33471">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76855" id="tag_urg_inst_76855">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76856" id="tag_urg_inst_76856">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25192'>
<hr>
<a name="inst_tag_25192"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25192" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.36</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25192_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25192_Toggle" > 73.43</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25192_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.03</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.51</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92532" id="tag_urg_inst_92532">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246159" id="tag_urg_inst_246159">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33468" id="tag_urg_inst_33468">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33467" id="tag_urg_inst_33467">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76851" id="tag_urg_inst_76851">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76852" id="tag_urg_inst_76852">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25195'>
<hr>
<a name="inst_tag_25195"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25195" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.68</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25195_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25195_Toggle" > 74.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25195_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.22</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.24</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92535" id="tag_urg_inst_92535">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246162" id="tag_urg_inst_246162">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33474" id="tag_urg_inst_33474">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33473" id="tag_urg_inst_33473">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76857" id="tag_urg_inst_76857">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76858" id="tag_urg_inst_76858">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25193'>
<hr>
<a name="inst_tag_25193"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25193" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.95</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25193_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25193_Toggle" > 75.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25193_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.36</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_189840" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92533" id="tag_urg_inst_92533">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246160" id="tag_urg_inst_246160">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33470" id="tag_urg_inst_33470">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33469" id="tag_urg_inst_33469">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76853" id="tag_urg_inst_76853">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76854" id="tag_urg_inst_76854">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_25198'>
<hr>
<a name="inst_tag_25198"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_25198" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.08</td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25198_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod345.html#inst_tag_25198_Toggle" > 75.59</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod345.html#inst_tag_25198_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.44</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.12</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod219.html#inst_tag_12419" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_92546" id="tag_urg_inst_92546">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2766.html#inst_tag_246169" id="tag_urg_inst_246169">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33498" id="tag_urg_inst_33498">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod672.html#inst_tag_33497" id="tag_urg_inst_33497">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76875" id="tag_urg_inst_76875">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1262.html#inst_tag_76876" id="tag_urg_inst_76876">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod345.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod345.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">434</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">434</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">217</td>
<td class="rt">85.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod345.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25190'>
<a name="inst_tag_25190_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25190" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78751      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78752      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78753      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78754      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25190_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25190" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25190_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25190" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25191'>
<a name="inst_tag_25191_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25191" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78751      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78752      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78753      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78754      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25191_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25191" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25191_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25191" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25196'>
<a name="inst_tag_25196_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25196" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78751      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78752      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78753      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78754      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25196_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25196" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25196_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25196" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25197'>
<a name="inst_tag_25197_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25197" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78751      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78752      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78753      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78754      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25197_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25197" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25197_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25197" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25187'>
<a name="inst_tag_25187_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25187" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25187_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25187" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">260</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">260</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[20:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25187_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25187" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25199'>
<a name="inst_tag_25199_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25199" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>39</td><td>90.70</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25199_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25199" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">18</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">353</td>
<td class="rt">69.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">179</td>
<td class="rt">70.47 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">174</td>
<td class="rt">68.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">18</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">353</td>
<td class="rt">69.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">179</td>
<td class="rt">70.47 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">174</td>
<td class="rt">68.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[30:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[30:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25199_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25199" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">29</td>
<td class="rt">87.88 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25189'>
<a name="inst_tag_25189_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25189" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25189_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25189" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">280</td>
<td class="rt">55.12 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">140</td>
<td class="rt">55.12 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">140</td>
<td class="rt">55.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">280</td>
<td class="rt">55.12 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">140</td>
<td class="rt">55.12 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">140</td>
<td class="rt">55.12 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25189_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25189" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25188'>
<a name="inst_tag_25188_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25188" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25188_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25188" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">312</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">312</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">156</td>
<td class="rt">61.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25188_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25188" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25200'>
<a name="inst_tag_25200_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25200" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25200_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25200" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">320</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">320</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">160</td>
<td class="rt">62.99 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25200_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25200" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25194'>
<a name="inst_tag_25194_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25194" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25194_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25194" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">366</td>
<td class="rt">72.05 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">183</td>
<td class="rt">72.05 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">183</td>
<td class="rt">72.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">366</td>
<td class="rt">72.05 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">183</td>
<td class="rt">72.05 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">183</td>
<td class="rt">72.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25194_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25194" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25192'>
<a name="inst_tag_25192_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25192" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25192_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25192" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">373</td>
<td class="rt">73.43 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">186</td>
<td class="rt">73.23 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">373</td>
<td class="rt">73.43 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">186</td>
<td class="rt">73.23 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25192_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25192" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25195'>
<a name="inst_tag_25195_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25195" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25195_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25195" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">378</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">378</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">189</td>
<td class="rt">74.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25195_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25195" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25193'>
<a name="inst_tag_25193_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25193" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25193_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25193" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">382</td>
<td class="rt">75.20 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">382</td>
<td class="rt">75.20 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25193_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25193" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25198'>
<a name="inst_tag_25198_Line"></a>
<b>Line Coverage for Instance : <a href="mod345.html#inst_tag_25198" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78714</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78719</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78724</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78729</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78739</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78744</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78749</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78768</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78696      1/1          		if ( ! Sys_Clk_RstN )
78697      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78698      1/1          		else if ( RegWr | ~ PwrOn )
78699      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78700                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78701                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78702                   		.Clk( Sys_Clk )
78703                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78704                   	,	.Clk_En( Sys_Clk_En )
78705                   	,	.Clk_EnS( Sys_Clk_EnS )
78706                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78707                   	,	.Clk_RstN( Sys_Clk_RstN )
78708                   	,	.Clk_Tm( Sys_Clk_Tm )
78709                   	,	.I( Int_RdCnt )
78710                   	,	.O( RdCntSync )
78711                   	);
78712                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78713                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78714      1/1          		if ( ! Sys_Clk_RstN )
78715      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78716      1/1          		else if ( RegWr | ~ PwrOn )
78717      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78718                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78719      1/1          		if ( ! Sys_Clk_RstN )
78720      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78721      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78722      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78723                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78724      1/1          		if ( ! Sys_Clk_RstN )
78725      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78726      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78727      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78728                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78729      1/1          		if ( ! Sys_Clk_RstN )
78730      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78731      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78732      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78733                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78734      1/1          		if ( ! Sys_Clk_RstN )
78735      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78736      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78737      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78738                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78739      1/1          		if ( ! Sys_Clk_RstN )
78740      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78741      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78742      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78743                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78744      1/1          		if ( ! Sys_Clk_RstN )
78745      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78746      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78747      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78748                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78749      1/1          		case ( u_7d1d )
78750      1/1          			3'b101  : RdData_0 = RegData_5 ;
78751      1/1          			3'b100  : RdData_0 = RegData_4 ;
78752      1/1          			3'b011  : RdData_0 = RegData_3 ;
78753      1/1          			3'b010  : RdData_0 = RegData_2 ;
78754      1/1          			3'b001  : RdData_0 = RegData_1 ;
78755      1/1          			3'b0    : RdData_0 = RegData_0 ;
78756      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78757                   		endcase
78758                   	end
78759                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78760                   	assign Int_WrCnt = WrCnt;
78761                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78762                   	assign WrEmpty = RdCntSync == WrCnt;
78763                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78764                   	assign WakeUp_Rx = Rx_Vld;
78765                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78766                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78767                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78768      1/1          		if ( ! Sys_Clk_RstN )
78769      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78770      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_25198_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod345.html#inst_tag_25198" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">384</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">384</td>
<td class="rt">75.59 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">191</td>
<td class="rt">75.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_25198_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod345.html#inst_tag_25198" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78714</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78719</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78724</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78729</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78739</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78744</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78749</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78768</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78697      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78698      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78699      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78714      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78715      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78716      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78717      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78719      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78720      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78721      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78722      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78724      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78725      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78726      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78727      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78729      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78730      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78731      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78732      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78734      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78735      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78736      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78737      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78739      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78740      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78741      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78742      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78744      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78745      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78746      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78747      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78749      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78750      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78751      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78752      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78753      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78754      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78755      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78756      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78768      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78769      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78770      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25187">
    <li>
      <a href="#inst_tag_25187_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25187_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25187_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25188">
    <li>
      <a href="#inst_tag_25188_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25188_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25188_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25189">
    <li>
      <a href="#inst_tag_25189_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25189_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25189_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25190">
    <li>
      <a href="#inst_tag_25190_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25190_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25190_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25191">
    <li>
      <a href="#inst_tag_25191_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25191_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25191_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25192">
    <li>
      <a href="#inst_tag_25192_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25192_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25192_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25193">
    <li>
      <a href="#inst_tag_25193_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25193_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25193_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25194">
    <li>
      <a href="#inst_tag_25194_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25194_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25194_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25195">
    <li>
      <a href="#inst_tag_25195_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25195_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25195_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25196">
    <li>
      <a href="#inst_tag_25196_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25196_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25196_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25197">
    <li>
      <a href="#inst_tag_25197_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25197_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25197_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25198">
    <li>
      <a href="#inst_tag_25198_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25198_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25198_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25199">
    <li>
      <a href="#inst_tag_25199_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25199_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25199_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_25200">
    <li>
      <a href="#inst_tag_25200_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25200_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_25200_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
