Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Feb 19 00:54 2020
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/afs/umich.edu/user/x/i/xiuneng/Desktop/eecs627/project/EECS627_Project/inter.vpd' was opened successfully.
"verilog/testbench/delay_chain_test.v", 34: testbench.unnamed$$_0.unnamed$$_1: started at 50000ps failed at 50000ps
	Offending '(data_out == data_in)'
@@@Failed at time 52.000000
$finish called from file "verilog/testbench/delay_chain_test.v", line 17.
$finish at simulation time                  520
Simulation complete, time is 52000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 52000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.1Mb
Wed Feb 19 01:01:15 2020
