// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/28/2020 04:17:40"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_LITE_Golden_Top (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS,
	GSENSOR_CS_N,
	GSENSOR_INT,
	GSENSOR_SCLK,
	GSENSOR_SDI,
	GSENSOR_SDO,
	ARDUINO_IO,
	ARDUINO_RESET_N,
	GPIO);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;
output 	GSENSOR_CS_N;
input 	[2:1] GSENSOR_INT;
output 	GSENSOR_SCLK;
inout 	GSENSOR_SDI;
inout 	GSENSOR_SDO;
inout 	[15:0] ARDUINO_IO;
inout 	ARDUINO_RESET_N;
inout 	[35:0] GPIO;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GSENSOR_INT[1]~input_o ;
wire \GSENSOR_INT[2]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SDO~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \GSENSOR_SDI~output_o ;
wire \GSENSOR_SDO~output_o ;
wire \ARDUINO_IO[0]~output_o ;
wire \ARDUINO_IO[1]~output_o ;
wire \ARDUINO_IO[2]~output_o ;
wire \ARDUINO_IO[3]~output_o ;
wire \ARDUINO_IO[4]~output_o ;
wire \ARDUINO_IO[5]~output_o ;
wire \ARDUINO_IO[6]~output_o ;
wire \ARDUINO_IO[7]~output_o ;
wire \ARDUINO_IO[8]~output_o ;
wire \ARDUINO_IO[9]~output_o ;
wire \ARDUINO_IO[10]~output_o ;
wire \ARDUINO_IO[11]~output_o ;
wire \ARDUINO_IO[12]~output_o ;
wire \ARDUINO_IO[13]~output_o ;
wire \ARDUINO_IO[14]~output_o ;
wire \ARDUINO_IO[15]~output_o ;
wire \ARDUINO_RESET_N~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_LDQM~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_UDQM~output_o ;
wire \DRAM_WE_N~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_VS~output_o ;
wire \GSENSOR_CS_N~output_o ;
wire \GSENSOR_SCLK~output_o ;
wire \KEY[1]~input_o ;
wire \fifo|read_ptr~0_combout ;
wire \fifo|read_ptr~3_combout ;
wire \fifo|read_ptr~1_combout ;
wire \fifo|read_ptr~2_combout ;
wire \fifo|read_ptr[2]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \SW[0]~input_o ;
wire \fifo|mem~98feeder_combout ;
wire \fifo|write_ptr~0_combout ;
wire \fifo|write_ptr~2_combout ;
wire \fifo|write_ptr~3_combout ;
wire \fifo|write_ptr~1_combout ;
wire \fifo|mem~178_combout ;
wire \fifo|mem~98_q ;
wire \fifo|mem~177_combout ;
wire \fifo|mem~28_q ;
wire \fifo|mem~84feeder_combout ;
wire \fifo|mem~176_combout ;
wire \fifo|mem~84_q ;
wire \fifo|mem~105_combout ;
wire \fifo|mem~42feeder_combout ;
wire \fifo|mem~175_combout ;
wire \fifo|mem~42_q ;
wire \fifo|mem~106_combout ;
wire \fifo|mem~91feeder_combout ;
wire \fifo|mem~189_combout ;
wire \fifo|mem~91_q ;
wire \fifo|mem~188_combout ;
wire \fifo|mem~35_q ;
wire \fifo|mem~49feeder_combout ;
wire \fifo|mem~187_combout ;
wire \fifo|mem~49_q ;
wire \fifo|mem~112_combout ;
wire \fifo|mem~113_combout ;
wire \fifo|mem~185_combout ;
wire \fifo|mem~0_q ;
wire \fifo|mem~14feeder_combout ;
wire \fifo|mem~184_combout ;
wire \fifo|mem~14_q ;
wire \fifo|mem~109_combout ;
wire \fifo|mem~186_combout ;
wire \fifo|mem~70_q ;
wire \fifo|mem~56feeder_combout ;
wire \fifo|mem~183_combout ;
wire \fifo|mem~56_q ;
wire \fifo|mem~110_combout ;
wire \fifo|mem~63feeder_combout ;
wire \fifo|mem~179_combout ;
wire \fifo|mem~63_q ;
wire \fifo|mem~182_combout ;
wire \fifo|mem~77_q ;
wire \fifo|mem~21feeder_combout ;
wire \fifo|mem~180_combout ;
wire \fifo|mem~21_q ;
wire \fifo|mem~181_combout ;
wire \fifo|mem~7_q ;
wire \fifo|mem~107_combout ;
wire \fifo|mem~108_combout ;
wire \fifo|mem~111_combout ;
wire \fifo|mem~114_combout ;
wire \SW[1]~input_o ;
wire \fifo|mem~50feeder_combout ;
wire \fifo|mem~50_q ;
wire \fifo|mem~43feeder_combout ;
wire \fifo|mem~43_q ;
wire \fifo|mem~15_q ;
wire \fifo|mem~22feeder_combout ;
wire \fifo|mem~22_q ;
wire \fifo|mem~115_combout ;
wire \fifo|mem~116_combout ;
wire \fifo|mem~64feeder_combout ;
wire \fifo|mem~64_q ;
wire \fifo|mem~92_q ;
wire \fifo|mem~85feeder_combout ;
wire \fifo|mem~85_q ;
wire \fifo|mem~57_q ;
wire \fifo|mem~117_combout ;
wire \fifo|mem~118_combout ;
wire \fifo|mem~8feeder_combout ;
wire \fifo|mem~8_q ;
wire \fifo|mem~36_q ;
wire \fifo|mem~1_q ;
wire \fifo|mem~29feeder_combout ;
wire \fifo|mem~29_q ;
wire \fifo|mem~119_combout ;
wire \fifo|mem~120_combout ;
wire \fifo|mem~121_combout ;
wire \fifo|mem~99feeder_combout ;
wire \fifo|mem~99_q ;
wire \fifo|mem~71_q ;
wire \fifo|mem~78feeder_combout ;
wire \fifo|mem~78_q ;
wire \fifo|mem~122_combout ;
wire \fifo|mem~123_combout ;
wire \fifo|mem~124_combout ;
wire \SW[2]~input_o ;
wire \fifo|mem~44feeder_combout ;
wire \fifo|mem~44_q ;
wire \fifo|mem~100feeder_combout ;
wire \fifo|mem~100_q ;
wire \fifo|mem~30_q ;
wire \fifo|mem~86feeder_combout ;
wire \fifo|mem~86_q ;
wire \fifo|mem~125_combout ;
wire \fifo|mem~126_combout ;
wire \fifo|mem~65feeder_combout ;
wire \fifo|mem~65_q ;
wire \fifo|mem~79_q ;
wire \fifo|mem~23feeder_combout ;
wire \fifo|mem~23_q ;
wire \fifo|mem~9_q ;
wire \fifo|mem~127_combout ;
wire \fifo|mem~128_combout ;
wire \fifo|mem~58feeder_combout ;
wire \fifo|mem~58_q ;
wire \fifo|mem~72_q ;
wire \fifo|mem~2_q ;
wire \fifo|mem~16feeder_combout ;
wire \fifo|mem~16_q ;
wire \fifo|mem~129_combout ;
wire \fifo|mem~130_combout ;
wire \fifo|mem~131_combout ;
wire \fifo|mem~93feeder_combout ;
wire \fifo|mem~93_q ;
wire \fifo|mem~37_q ;
wire \fifo|mem~51feeder_combout ;
wire \fifo|mem~51_q ;
wire \fifo|mem~132_combout ;
wire \fifo|mem~133_combout ;
wire \fifo|mem~134_combout ;
wire \SW[3]~input_o ;
wire \fifo|mem~45feeder_combout ;
wire \fifo|mem~45_q ;
wire \fifo|mem~52feeder_combout ;
wire \fifo|mem~52_q ;
wire \fifo|mem~17_q ;
wire \fifo|mem~24feeder_combout ;
wire \fifo|mem~24_q ;
wire \fifo|mem~135_combout ;
wire \fifo|mem~136_combout ;
wire \fifo|mem~87feeder_combout ;
wire \fifo|mem~87_q ;
wire \fifo|mem~59_q ;
wire \fifo|mem~137_combout ;
wire \fifo|mem~94_q ;
wire \fifo|mem~66feeder_combout ;
wire \fifo|mem~66_q ;
wire \fifo|mem~138_combout ;
wire \fifo|mem~10feeder_combout ;
wire \fifo|mem~10_q ;
wire \fifo|mem~38_q ;
wire \fifo|mem~31feeder_combout ;
wire \fifo|mem~31_q ;
wire \fifo|mem~3_q ;
wire \fifo|mem~139_combout ;
wire \fifo|mem~140_combout ;
wire \fifo|mem~141_combout ;
wire \fifo|mem~101feeder_combout ;
wire \fifo|mem~101_q ;
wire \fifo|mem~73_q ;
wire \fifo|mem~80feeder_combout ;
wire \fifo|mem~80_q ;
wire \fifo|mem~142_combout ;
wire \fifo|mem~143_combout ;
wire \fifo|mem~144_combout ;
wire \SW[4]~input_o ;
wire \fifo|mem~102feeder_combout ;
wire \fifo|mem~102_q ;
wire \fifo|mem~32_q ;
wire \fifo|mem~88feeder_combout ;
wire \fifo|mem~88_q ;
wire \fifo|mem~145_combout ;
wire \fifo|mem~46feeder_combout ;
wire \fifo|mem~46_q ;
wire \fifo|mem~146_combout ;
wire \fifo|mem~4_q ;
wire \fifo|mem~18feeder_combout ;
wire \fifo|mem~18_q ;
wire \fifo|mem~149_combout ;
wire \fifo|mem~74_q ;
wire \fifo|mem~60feeder_combout ;
wire \fifo|mem~60_q ;
wire \fifo|mem~150_combout ;
wire \fifo|mem~67feeder_combout ;
wire \fifo|mem~67_q ;
wire \fifo|mem~81_q ;
wire \fifo|mem~25feeder_combout ;
wire \fifo|mem~25_q ;
wire \fifo|mem~11_q ;
wire \fifo|mem~147_combout ;
wire \fifo|mem~148_combout ;
wire \fifo|mem~151_combout ;
wire \fifo|mem~95feeder_combout ;
wire \fifo|mem~95_q ;
wire \fifo|mem~39_q ;
wire \fifo|mem~53feeder_combout ;
wire \fifo|mem~53_q ;
wire \fifo|mem~152_combout ;
wire \fifo|mem~153_combout ;
wire \fifo|mem~154_combout ;
wire \SW[5]~input_o ;
wire \fifo|mem~47feeder_combout ;
wire \fifo|mem~47_q ;
wire \fifo|mem~54feeder_combout ;
wire \fifo|mem~54_q ;
wire \fifo|mem~19_q ;
wire \fifo|mem~26feeder_combout ;
wire \fifo|mem~26_q ;
wire \fifo|mem~155_combout ;
wire \fifo|mem~156_combout ;
wire \fifo|mem~68feeder_combout ;
wire \fifo|mem~68_q ;
wire \fifo|mem~61_q ;
wire \fifo|mem~96feeder_combout ;
wire \fifo|mem~96_q ;
wire \fifo|mem~89_q ;
wire \fifo|mem~157_combout ;
wire \fifo|mem~158_combout ;
wire \fifo|mem~12feeder_combout ;
wire \fifo|mem~12_q ;
wire \fifo|mem~40_q ;
wire \fifo|mem~33feeder_combout ;
wire \fifo|mem~33_q ;
wire \fifo|mem~5_q ;
wire \fifo|mem~159_combout ;
wire \fifo|mem~160_combout ;
wire \fifo|mem~161_combout ;
wire \fifo|mem~103feeder_combout ;
wire \fifo|mem~103_q ;
wire \fifo|mem~75_q ;
wire \fifo|mem~82feeder_combout ;
wire \fifo|mem~82_q ;
wire \fifo|mem~162_combout ;
wire \fifo|mem~163_combout ;
wire \fifo|mem~164_combout ;
wire \SW[6]~input_o ;
wire \fifo|mem~34feeder_combout ;
wire \fifo|mem~34_q ;
wire \fifo|mem~90_q ;
wire \fifo|mem~165_combout ;
wire \fifo|mem~104feeder_combout ;
wire \fifo|mem~104_q ;
wire \fifo|mem~48feeder_combout ;
wire \fifo|mem~48_q ;
wire \fifo|mem~166_combout ;
wire \fifo|mem~97feeder_combout ;
wire \fifo|mem~97_q ;
wire \fifo|mem~55feeder_combout ;
wire \fifo|mem~55_q ;
wire \fifo|mem~41_q ;
wire \fifo|mem~172_combout ;
wire \fifo|mem~173_combout ;
wire \fifo|mem~69feeder_combout ;
wire \fifo|mem~69_q ;
wire \fifo|mem~83_q ;
wire \fifo|mem~27feeder_combout ;
wire \fifo|mem~27_q ;
wire \fifo|mem~13_q ;
wire \fifo|mem~167_combout ;
wire \fifo|mem~168_combout ;
wire \fifo|mem~62feeder_combout ;
wire \fifo|mem~62_q ;
wire \fifo|mem~76_q ;
wire \fifo|mem~20feeder_combout ;
wire \fifo|mem~20_q ;
wire \fifo|mem~6_q ;
wire \fifo|mem~169_combout ;
wire \fifo|mem~170_combout ;
wire \fifo|mem~171_combout ;
wire \fifo|mem~174_combout ;
wire \fifo|Equal3~1_combout ;
wire \fifo|Equal3~0_combout ;
wire \fifo|Equal3~2_combout ;
wire \fifo|Add2~0_combout ;
wire \fifo|Equal2~1_combout ;
wire \fifo|Equal2~2_combout ;
wire \fifo|Equal2~0_combout ;
wire \fifo|Equal2~3_combout ;
wire [3:0] \fifo|write_ptr ;
wire [3:0] \fifo|read_ptr ;
wire [6:0] \fifo|data_out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GSENSOR_SDI~output_o ),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GSENSOR_SDO~output_o ),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_LDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_UDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\fifo|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\fifo|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\fifo|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\fifo|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\fifo|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\fifo|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\fifo|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\fifo|Equal3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\fifo|Equal2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GSENSOR_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_N~output .bus_hold = "false";
defparam \GSENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GSENSOR_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
fiftyfivenm_lcell_comb \fifo|read_ptr~0 (
// Equation(s):
// \fifo|read_ptr~0_combout  = (!\fifo|read_ptr [0] & (((!\fifo|read_ptr [1]) # (!\fifo|read_ptr [2])) # (!\fifo|read_ptr [3])))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|read_ptr [0]),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|read_ptr~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|read_ptr~0 .lut_mask = 16'h070F;
defparam \fifo|read_ptr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N7
dffeas \fifo|read_ptr[0] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|read_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_ptr[0] .is_wysiwyg = "true";
defparam \fifo|read_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
fiftyfivenm_lcell_comb \fifo|read_ptr~3 (
// Equation(s):
// \fifo|read_ptr~3_combout  = (\fifo|read_ptr [2] & ((\fifo|read_ptr [1] & (\fifo|read_ptr [0] & !\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3]))))) # (!\fifo|read_ptr [2] & (((\fifo|read_ptr [3]))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|read_ptr [0]),
	.datad(\fifo|read_ptr [3]),
	.cin(gnd),
	.combout(\fifo|read_ptr~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|read_ptr~3 .lut_mask = 16'h7780;
defparam \fifo|read_ptr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N23
dffeas \fifo|read_ptr[3] (
	.clk(!\KEY[1]~input_o ),
	.d(gnd),
	.asdata(\fifo|read_ptr~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_ptr[3] .is_wysiwyg = "true";
defparam \fifo|read_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
fiftyfivenm_lcell_comb \fifo|read_ptr~1 (
// Equation(s):
// \fifo|read_ptr~1_combout  = (\fifo|read_ptr [1] & (!\fifo|read_ptr [0] & ((!\fifo|read_ptr [2]) # (!\fifo|read_ptr [3])))) # (!\fifo|read_ptr [1] & (((\fifo|read_ptr [0]))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|read_ptr [1]),
	.datad(\fifo|read_ptr [0]),
	.cin(gnd),
	.combout(\fifo|read_ptr~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|read_ptr~1 .lut_mask = 16'h0F70;
defparam \fifo|read_ptr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N23
dffeas \fifo|read_ptr[1] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|read_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_ptr[1] .is_wysiwyg = "true";
defparam \fifo|read_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
fiftyfivenm_lcell_comb \fifo|read_ptr~2 (
// Equation(s):
// \fifo|read_ptr~2_combout  = (\fifo|read_ptr [2] & (((!\fifo|read_ptr [0] & !\fifo|read_ptr [3])) # (!\fifo|read_ptr [1]))) # (!\fifo|read_ptr [2] & (\fifo|read_ptr [1] & (\fifo|read_ptr [0])))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|read_ptr [0]),
	.datad(\fifo|read_ptr [3]),
	.cin(gnd),
	.combout(\fifo|read_ptr~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|read_ptr~2 .lut_mask = 16'h626A;
defparam \fifo|read_ptr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
fiftyfivenm_lcell_comb \fifo|read_ptr[2]~feeder (
// Equation(s):
// \fifo|read_ptr[2]~feeder_combout  = \fifo|read_ptr~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo|read_ptr~2_combout ),
	.cin(gnd),
	.combout(\fifo|read_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|read_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \fifo|read_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N1
dffeas \fifo|read_ptr[2] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|read_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|read_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|read_ptr[2] .is_wysiwyg = "true";
defparam \fifo|read_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
fiftyfivenm_lcell_comb \fifo|mem~98feeder (
// Equation(s):
// \fifo|mem~98feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~98feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \fifo|write_ptr~0 (
// Equation(s):
// \fifo|write_ptr~0_combout  = (\fifo|write_ptr [1] & (!\fifo|write_ptr [0] & ((!\fifo|write_ptr [3]) # (!\fifo|write_ptr [2])))) # (!\fifo|write_ptr [1] & (((\fifo|write_ptr [0]))))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|write_ptr~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|write_ptr~0 .lut_mask = 16'h0F70;
defparam \fifo|write_ptr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \fifo|write_ptr[1] (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|write_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_ptr[1] .is_wysiwyg = "true";
defparam \fifo|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
fiftyfivenm_lcell_comb \fifo|write_ptr~2 (
// Equation(s):
// \fifo|write_ptr~2_combout  = (\fifo|write_ptr [2] & ((\fifo|write_ptr [1] & (!\fifo|write_ptr [3] & \fifo|write_ptr [0])) # (!\fifo|write_ptr [1] & (\fifo|write_ptr [3])))) # (!\fifo|write_ptr [2] & (((\fifo|write_ptr [3]))))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [3]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|write_ptr~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|write_ptr~2 .lut_mask = 16'h7870;
defparam \fifo|write_ptr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \fifo|write_ptr[3] (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|write_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_ptr[3] .is_wysiwyg = "true";
defparam \fifo|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \fifo|write_ptr~3 (
// Equation(s):
// \fifo|write_ptr~3_combout  = (\fifo|write_ptr [0] & ((\fifo|write_ptr [2] $ (\fifo|write_ptr [1])))) # (!\fifo|write_ptr [0] & (\fifo|write_ptr [2] & ((!\fifo|write_ptr [1]) # (!\fifo|write_ptr [3]))))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [1]),
	.cin(gnd),
	.combout(\fifo|write_ptr~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|write_ptr~3 .lut_mask = 16'h1AF0;
defparam \fifo|write_ptr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N15
dffeas \fifo|write_ptr[2] (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|write_ptr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_ptr[2] .is_wysiwyg = "true";
defparam \fifo|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \fifo|write_ptr~1 (
// Equation(s):
// \fifo|write_ptr~1_combout  = (!\fifo|write_ptr [0] & (((!\fifo|write_ptr [1]) # (!\fifo|write_ptr [3])) # (!\fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [1]),
	.cin(gnd),
	.combout(\fifo|write_ptr~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|write_ptr~1 .lut_mask = 16'h070F;
defparam \fifo|write_ptr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \fifo|write_ptr[0] (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|write_ptr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|write_ptr[0] .is_wysiwyg = "true";
defparam \fifo|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
fiftyfivenm_lcell_comb \fifo|mem~178 (
// Equation(s):
// \fifo|mem~178_combout  = (!\fifo|write_ptr [0] & (\fifo|write_ptr [1] & (\fifo|write_ptr [2] & \fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~178 .lut_mask = 16'h4000;
defparam \fifo|mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N21
dffeas \fifo|mem~98 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~98 .is_wysiwyg = "true";
defparam \fifo|mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \fifo|mem~177 (
// Equation(s):
// \fifo|mem~177_combout  = (!\fifo|write_ptr [0] & (!\fifo|write_ptr [1] & (\fifo|write_ptr [2] & !\fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~177 .lut_mask = 16'h0010;
defparam \fifo|mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \fifo|mem~28 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~28 .is_wysiwyg = "true";
defparam \fifo|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
fiftyfivenm_lcell_comb \fifo|mem~84feeder (
// Equation(s):
// \fifo|mem~84feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~84feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \fifo|mem~176 (
// Equation(s):
// \fifo|mem~176_combout  = (\fifo|write_ptr [3] & (!\fifo|write_ptr [0] & (!\fifo|write_ptr [1] & \fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [3]),
	.datab(\fifo|write_ptr [0]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|write_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~176 .lut_mask = 16'h0200;
defparam \fifo|mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N3
dffeas \fifo|mem~84 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~84 .is_wysiwyg = "true";
defparam \fifo|mem~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \fifo|mem~105 (
// Equation(s):
// \fifo|mem~105_combout  = (\fifo|read_ptr [1] & (\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3] & ((\fifo|mem~84_q ))) # (!\fifo|read_ptr [3] & (\fifo|mem~28_q ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~28_q ),
	.datad(\fifo|mem~84_q ),
	.cin(gnd),
	.combout(\fifo|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~105 .lut_mask = 16'hDC98;
defparam \fifo|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \fifo|mem~42feeder (
// Equation(s):
// \fifo|mem~42feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~42feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
fiftyfivenm_lcell_comb \fifo|mem~175 (
// Equation(s):
// \fifo|mem~175_combout  = (!\fifo|write_ptr [0] & (\fifo|write_ptr [1] & (\fifo|write_ptr [2] & !\fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~175 .lut_mask = 16'h0040;
defparam \fifo|mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N5
dffeas \fifo|mem~42 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~42 .is_wysiwyg = "true";
defparam \fifo|mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \fifo|mem~106 (
// Equation(s):
// \fifo|mem~106_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~105_combout  & (\fifo|mem~98_q )) # (!\fifo|mem~105_combout  & ((\fifo|mem~42_q ))))) # (!\fifo|read_ptr [1] & (((\fifo|mem~105_combout ))))

	.dataa(\fifo|mem~98_q ),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~105_combout ),
	.datad(\fifo|mem~42_q ),
	.cin(gnd),
	.combout(\fifo|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~106 .lut_mask = 16'hBCB0;
defparam \fifo|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \fifo|mem~91feeder (
// Equation(s):
// \fifo|mem~91feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~91feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
fiftyfivenm_lcell_comb \fifo|mem~189 (
// Equation(s):
// \fifo|mem~189_combout  = (!\fifo|write_ptr [1] & (\fifo|write_ptr [3] & (\fifo|write_ptr [0] & \fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [1]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~189 .lut_mask = 16'h4000;
defparam \fifo|mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \fifo|mem~91 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~91 .is_wysiwyg = "true";
defparam \fifo|mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
fiftyfivenm_lcell_comb \fifo|mem~188 (
// Equation(s):
// \fifo|mem~188_combout  = (!\fifo|write_ptr [3] & (!\fifo|write_ptr [1] & (\fifo|write_ptr [2] & \fifo|write_ptr [0])))

	.dataa(\fifo|write_ptr [3]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~188 .lut_mask = 16'h1000;
defparam \fifo|mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N21
dffeas \fifo|mem~35 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~35 .is_wysiwyg = "true";
defparam \fifo|mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
fiftyfivenm_lcell_comb \fifo|mem~49feeder (
// Equation(s):
// \fifo|mem~49feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~49feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
fiftyfivenm_lcell_comb \fifo|mem~187 (
// Equation(s):
// \fifo|mem~187_combout  = (\fifo|write_ptr [1] & (\fifo|write_ptr [2] & (!\fifo|write_ptr [3] & \fifo|write_ptr [0])))

	.dataa(\fifo|write_ptr [1]),
	.datab(\fifo|write_ptr [2]),
	.datac(\fifo|write_ptr [3]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~187 .lut_mask = 16'h0800;
defparam \fifo|mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N21
dffeas \fifo|mem~49 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~49 .is_wysiwyg = "true";
defparam \fifo|mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
fiftyfivenm_lcell_comb \fifo|mem~112 (
// Equation(s):
// \fifo|mem~112_combout  = (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~49_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~35_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~35_q ),
	.datad(\fifo|mem~49_q ),
	.cin(gnd),
	.combout(\fifo|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~112 .lut_mask = 16'h5410;
defparam \fifo|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N26
fiftyfivenm_lcell_comb \fifo|mem~113 (
// Equation(s):
// \fifo|mem~113_combout  = (\fifo|mem~112_combout ) # ((!\fifo|read_ptr [1] & (\fifo|read_ptr [3] & \fifo|mem~91_q )))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~91_q ),
	.datad(\fifo|mem~112_combout ),
	.cin(gnd),
	.combout(\fifo|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~113 .lut_mask = 16'hFF40;
defparam \fifo|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
fiftyfivenm_lcell_comb \fifo|mem~185 (
// Equation(s):
// \fifo|mem~185_combout  = (!\fifo|write_ptr [1] & (!\fifo|write_ptr [3] & (!\fifo|write_ptr [0] & !\fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [1]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~185 .lut_mask = 16'h0001;
defparam \fifo|mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N3
dffeas \fifo|mem~0 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~0 .is_wysiwyg = "true";
defparam \fifo|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
fiftyfivenm_lcell_comb \fifo|mem~14feeder (
// Equation(s):
// \fifo|mem~14feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~14feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
fiftyfivenm_lcell_comb \fifo|mem~184 (
// Equation(s):
// \fifo|mem~184_combout  = (!\fifo|write_ptr [3] & (\fifo|write_ptr [1] & (!\fifo|write_ptr [0] & !\fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [3]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~184 .lut_mask = 16'h0004;
defparam \fifo|mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \fifo|mem~14 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~14 .is_wysiwyg = "true";
defparam \fifo|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
fiftyfivenm_lcell_comb \fifo|mem~109 (
// Equation(s):
// \fifo|mem~109_combout  = (\fifo|read_ptr [3] & (\fifo|read_ptr [1])) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~14_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~0_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~0_q ),
	.datad(\fifo|mem~14_q ),
	.cin(gnd),
	.combout(\fifo|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~109 .lut_mask = 16'hDC98;
defparam \fifo|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
fiftyfivenm_lcell_comb \fifo|mem~186 (
// Equation(s):
// \fifo|mem~186_combout  = (!\fifo|write_ptr [2] & (\fifo|write_ptr [3] & (\fifo|write_ptr [1] & !\fifo|write_ptr [0])))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~186 .lut_mask = 16'h0040;
defparam \fifo|mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N27
dffeas \fifo|mem~70 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~70 .is_wysiwyg = "true";
defparam \fifo|mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \fifo|mem~56feeder (
// Equation(s):
// \fifo|mem~56feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~56feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \fifo|mem~183 (
// Equation(s):
// \fifo|mem~183_combout  = (!\fifo|write_ptr [1] & (\fifo|write_ptr [3] & (!\fifo|write_ptr [0] & !\fifo|write_ptr [2])))

	.dataa(\fifo|write_ptr [1]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~183 .lut_mask = 16'h0004;
defparam \fifo|mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \fifo|mem~56 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~56 .is_wysiwyg = "true";
defparam \fifo|mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
fiftyfivenm_lcell_comb \fifo|mem~110 (
// Equation(s):
// \fifo|mem~110_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~109_combout  & (\fifo|mem~70_q )) # (!\fifo|mem~109_combout  & ((\fifo|mem~56_q ))))) # (!\fifo|read_ptr [3] & (\fifo|mem~109_combout ))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~109_combout ),
	.datac(\fifo|mem~70_q ),
	.datad(\fifo|mem~56_q ),
	.cin(gnd),
	.combout(\fifo|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~110 .lut_mask = 16'hE6C4;
defparam \fifo|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~63feeder (
// Equation(s):
// \fifo|mem~63feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~63feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
fiftyfivenm_lcell_comb \fifo|mem~179 (
// Equation(s):
// \fifo|mem~179_combout  = (\fifo|write_ptr [0] & (!\fifo|write_ptr [1] & (!\fifo|write_ptr [2] & \fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~179 .lut_mask = 16'h0200;
defparam \fifo|mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N21
dffeas \fifo|mem~63 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~63 .is_wysiwyg = "true";
defparam \fifo|mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~182 (
// Equation(s):
// \fifo|mem~182_combout  = (!\fifo|write_ptr [2] & (\fifo|write_ptr [3] & (\fifo|write_ptr [1] & \fifo|write_ptr [0])))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|write_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~182 .lut_mask = 16'h4000;
defparam \fifo|mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N29
dffeas \fifo|mem~77 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~77 .is_wysiwyg = "true";
defparam \fifo|mem~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~21feeder (
// Equation(s):
// \fifo|mem~21feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~21feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \fifo|mem~180 (
// Equation(s):
// \fifo|mem~180_combout  = (\fifo|write_ptr [0] & (\fifo|write_ptr [1] & (!\fifo|write_ptr [2] & !\fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [1]),
	.datac(\fifo|write_ptr [2]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~180 .lut_mask = 16'h0008;
defparam \fifo|mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N17
dffeas \fifo|mem~21 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~21 .is_wysiwyg = "true";
defparam \fifo|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~181 (
// Equation(s):
// \fifo|mem~181_combout  = (\fifo|write_ptr [0] & (!\fifo|write_ptr [2] & (!\fifo|write_ptr [1] & !\fifo|write_ptr [3])))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|write_ptr [2]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|write_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~181 .lut_mask = 16'h0002;
defparam \fifo|mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N19
dffeas \fifo|mem~7 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~7 .is_wysiwyg = "true";
defparam \fifo|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
fiftyfivenm_lcell_comb \fifo|mem~107 (
// Equation(s):
// \fifo|mem~107_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~21_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~7_q )))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~21_q ),
	.datac(\fifo|mem~7_q ),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~107 .lut_mask = 16'hEE50;
defparam \fifo|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
fiftyfivenm_lcell_comb \fifo|mem~108 (
// Equation(s):
// \fifo|mem~108_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~107_combout  & ((\fifo|mem~77_q ))) # (!\fifo|mem~107_combout  & (\fifo|mem~63_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~107_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~63_q ),
	.datac(\fifo|mem~77_q ),
	.datad(\fifo|mem~107_combout ),
	.cin(gnd),
	.combout(\fifo|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~108 .lut_mask = 16'hF588;
defparam \fifo|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~111 (
// Equation(s):
// \fifo|mem~111_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~108_combout ))) # (!\fifo|read_ptr [0] & (\fifo|mem~110_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~110_combout ),
	.datad(\fifo|mem~108_combout ),
	.cin(gnd),
	.combout(\fifo|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~111 .lut_mask = 16'hDC98;
defparam \fifo|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
fiftyfivenm_lcell_comb \fifo|mem~114 (
// Equation(s):
// \fifo|mem~114_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~111_combout  & ((\fifo|mem~113_combout ))) # (!\fifo|mem~111_combout  & (\fifo|mem~106_combout )))) # (!\fifo|read_ptr [2] & (((\fifo|mem~111_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~106_combout ),
	.datac(\fifo|mem~113_combout ),
	.datad(\fifo|mem~111_combout ),
	.cin(gnd),
	.combout(\fifo|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~114 .lut_mask = 16'hF588;
defparam \fifo|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N1
dffeas \fifo|data_out[0] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[0] .is_wysiwyg = "true";
defparam \fifo|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N4
fiftyfivenm_lcell_comb \fifo|mem~50feeder (
// Equation(s):
// \fifo|mem~50feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~50feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N5
dffeas \fifo|mem~50 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~50 .is_wysiwyg = "true";
defparam \fifo|mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
fiftyfivenm_lcell_comb \fifo|mem~43feeder (
// Equation(s):
// \fifo|mem~43feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~43feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N15
dffeas \fifo|mem~43 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~43 .is_wysiwyg = "true";
defparam \fifo|mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \fifo|mem~15 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~15 .is_wysiwyg = "true";
defparam \fifo|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N28
fiftyfivenm_lcell_comb \fifo|mem~22feeder (
// Equation(s):
// \fifo|mem~22feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~22feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N29
dffeas \fifo|mem~22 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~22 .is_wysiwyg = "true";
defparam \fifo|mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~115 (
// Equation(s):
// \fifo|mem~115_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~22_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~15_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~15_q ),
	.datad(\fifo|mem~22_q ),
	.cin(gnd),
	.combout(\fifo|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~115 .lut_mask = 16'hDC98;
defparam \fifo|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N26
fiftyfivenm_lcell_comb \fifo|mem~116 (
// Equation(s):
// \fifo|mem~116_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~115_combout  & (\fifo|mem~50_q )) # (!\fifo|mem~115_combout  & ((\fifo|mem~43_q ))))) # (!\fifo|read_ptr [2] & (((\fifo|mem~115_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~50_q ),
	.datac(\fifo|mem~43_q ),
	.datad(\fifo|mem~115_combout ),
	.cin(gnd),
	.combout(\fifo|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~116 .lut_mask = 16'hDDA0;
defparam \fifo|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N6
fiftyfivenm_lcell_comb \fifo|mem~64feeder (
// Equation(s):
// \fifo|mem~64feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~64feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N7
dffeas \fifo|mem~64 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~64 .is_wysiwyg = "true";
defparam \fifo|mem~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \fifo|mem~92 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~92 .is_wysiwyg = "true";
defparam \fifo|mem~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
fiftyfivenm_lcell_comb \fifo|mem~85feeder (
// Equation(s):
// \fifo|mem~85feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~85feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N1
dffeas \fifo|mem~85 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~85 .is_wysiwyg = "true";
defparam \fifo|mem~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \fifo|mem~57 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~57 .is_wysiwyg = "true";
defparam \fifo|mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \fifo|mem~117 (
// Equation(s):
// \fifo|mem~117_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~85_q ) # ((\fifo|read_ptr [0])))) # (!\fifo|read_ptr [2] & (((\fifo|mem~57_q  & !\fifo|read_ptr [0]))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~85_q ),
	.datac(\fifo|mem~57_q ),
	.datad(\fifo|read_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~117 .lut_mask = 16'hAAD8;
defparam \fifo|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \fifo|mem~118 (
// Equation(s):
// \fifo|mem~118_combout  = (\fifo|read_ptr [0] & ((\fifo|mem~117_combout  & ((\fifo|mem~92_q ))) # (!\fifo|mem~117_combout  & (\fifo|mem~64_q )))) # (!\fifo|read_ptr [0] & (((\fifo|mem~117_combout ))))

	.dataa(\fifo|mem~64_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~92_q ),
	.datad(\fifo|mem~117_combout ),
	.cin(gnd),
	.combout(\fifo|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~118 .lut_mask = 16'hF388;
defparam \fifo|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
fiftyfivenm_lcell_comb \fifo|mem~8feeder (
// Equation(s):
// \fifo|mem~8feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~8feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N31
dffeas \fifo|mem~8 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~8 .is_wysiwyg = "true";
defparam \fifo|mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N19
dffeas \fifo|mem~36 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~36 .is_wysiwyg = "true";
defparam \fifo|mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \fifo|mem~1 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~1 .is_wysiwyg = "true";
defparam \fifo|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~29feeder (
// Equation(s):
// \fifo|mem~29feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~29feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N17
dffeas \fifo|mem~29 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~29 .is_wysiwyg = "true";
defparam \fifo|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
fiftyfivenm_lcell_comb \fifo|mem~119 (
// Equation(s):
// \fifo|mem~119_combout  = (\fifo|read_ptr [2] & ((\fifo|read_ptr [0]) # ((\fifo|mem~29_q )))) # (!\fifo|read_ptr [2] & (!\fifo|read_ptr [0] & (\fifo|mem~1_q )))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~1_q ),
	.datad(\fifo|mem~29_q ),
	.cin(gnd),
	.combout(\fifo|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~119 .lut_mask = 16'hBA98;
defparam \fifo|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \fifo|mem~120 (
// Equation(s):
// \fifo|mem~120_combout  = (\fifo|read_ptr [0] & ((\fifo|mem~119_combout  & ((\fifo|mem~36_q ))) # (!\fifo|mem~119_combout  & (\fifo|mem~8_q )))) # (!\fifo|read_ptr [0] & (((\fifo|mem~119_combout ))))

	.dataa(\fifo|mem~8_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~36_q ),
	.datad(\fifo|mem~119_combout ),
	.cin(gnd),
	.combout(\fifo|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~120 .lut_mask = 16'hF388;
defparam \fifo|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
fiftyfivenm_lcell_comb \fifo|mem~121 (
// Equation(s):
// \fifo|mem~121_combout  = (\fifo|read_ptr [1] & (\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3] & (\fifo|mem~118_combout )) # (!\fifo|read_ptr [3] & ((\fifo|mem~120_combout )))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~118_combout ),
	.datad(\fifo|mem~120_combout ),
	.cin(gnd),
	.combout(\fifo|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~121 .lut_mask = 16'hD9C8;
defparam \fifo|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N20
fiftyfivenm_lcell_comb \fifo|mem~99feeder (
// Equation(s):
// \fifo|mem~99feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~99feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N21
dffeas \fifo|mem~99 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~99 .is_wysiwyg = "true";
defparam \fifo|mem~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N3
dffeas \fifo|mem~71 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~71 .is_wysiwyg = "true";
defparam \fifo|mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
fiftyfivenm_lcell_comb \fifo|mem~78feeder (
// Equation(s):
// \fifo|mem~78feeder_combout  = \SW[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~78feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N15
dffeas \fifo|mem~78 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~78 .is_wysiwyg = "true";
defparam \fifo|mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
fiftyfivenm_lcell_comb \fifo|mem~122 (
// Equation(s):
// \fifo|mem~122_combout  = (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~78_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~71_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~71_q ),
	.datad(\fifo|mem~78_q ),
	.cin(gnd),
	.combout(\fifo|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~122 .lut_mask = 16'h5410;
defparam \fifo|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N2
fiftyfivenm_lcell_comb \fifo|mem~123 (
// Equation(s):
// \fifo|mem~123_combout  = (\fifo|mem~122_combout ) # ((!\fifo|read_ptr [0] & (\fifo|read_ptr [2] & \fifo|mem~99_q )))

	.dataa(\fifo|read_ptr [0]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~99_q ),
	.datad(\fifo|mem~122_combout ),
	.cin(gnd),
	.combout(\fifo|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~123 .lut_mask = 16'hFF40;
defparam \fifo|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
fiftyfivenm_lcell_comb \fifo|mem~124 (
// Equation(s):
// \fifo|mem~124_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~121_combout  & ((\fifo|mem~123_combout ))) # (!\fifo|mem~121_combout  & (\fifo|mem~116_combout )))) # (!\fifo|read_ptr [1] & (((\fifo|mem~121_combout ))))

	.dataa(\fifo|mem~116_combout ),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~121_combout ),
	.datad(\fifo|mem~123_combout ),
	.cin(gnd),
	.combout(\fifo|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~124 .lut_mask = 16'hF838;
defparam \fifo|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N1
dffeas \fifo|data_out[1] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[1] .is_wysiwyg = "true";
defparam \fifo|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
fiftyfivenm_lcell_comb \fifo|mem~44feeder (
// Equation(s):
// \fifo|mem~44feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~44feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N3
dffeas \fifo|mem~44 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~44 .is_wysiwyg = "true";
defparam \fifo|mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
fiftyfivenm_lcell_comb \fifo|mem~100feeder (
// Equation(s):
// \fifo|mem~100feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~100feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N11
dffeas \fifo|mem~100 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~100 .is_wysiwyg = "true";
defparam \fifo|mem~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N21
dffeas \fifo|mem~30 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~30 .is_wysiwyg = "true";
defparam \fifo|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \fifo|mem~86feeder (
// Equation(s):
// \fifo|mem~86feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~86feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \fifo|mem~86 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~86 .is_wysiwyg = "true";
defparam \fifo|mem~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \fifo|mem~125 (
// Equation(s):
// \fifo|mem~125_combout  = (\fifo|read_ptr [1] & (\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3] & ((\fifo|mem~86_q ))) # (!\fifo|read_ptr [3] & (\fifo|mem~30_q ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~30_q ),
	.datad(\fifo|mem~86_q ),
	.cin(gnd),
	.combout(\fifo|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~125 .lut_mask = 16'hDC98;
defparam \fifo|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \fifo|mem~126 (
// Equation(s):
// \fifo|mem~126_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~125_combout  & ((\fifo|mem~100_q ))) # (!\fifo|mem~125_combout  & (\fifo|mem~44_q )))) # (!\fifo|read_ptr [1] & (((\fifo|mem~125_combout ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~44_q ),
	.datac(\fifo|mem~100_q ),
	.datad(\fifo|mem~125_combout ),
	.cin(gnd),
	.combout(\fifo|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~126 .lut_mask = 16'hF588;
defparam \fifo|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~65feeder (
// Equation(s):
// \fifo|mem~65feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~65feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N17
dffeas \fifo|mem~65 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~65 .is_wysiwyg = "true";
defparam \fifo|mem~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N5
dffeas \fifo|mem~79 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~79 .is_wysiwyg = "true";
defparam \fifo|mem~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
fiftyfivenm_lcell_comb \fifo|mem~23feeder (
// Equation(s):
// \fifo|mem~23feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~23feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N25
dffeas \fifo|mem~23 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~23 .is_wysiwyg = "true";
defparam \fifo|mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N3
dffeas \fifo|mem~9 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~9 .is_wysiwyg = "true";
defparam \fifo|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N2
fiftyfivenm_lcell_comb \fifo|mem~127 (
// Equation(s):
// \fifo|mem~127_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~23_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~9_q )))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~23_q ),
	.datac(\fifo|mem~9_q ),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~127 .lut_mask = 16'hEE50;
defparam \fifo|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
fiftyfivenm_lcell_comb \fifo|mem~128 (
// Equation(s):
// \fifo|mem~128_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~127_combout  & ((\fifo|mem~79_q ))) # (!\fifo|mem~127_combout  & (\fifo|mem~65_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~127_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~65_q ),
	.datac(\fifo|mem~79_q ),
	.datad(\fifo|mem~127_combout ),
	.cin(gnd),
	.combout(\fifo|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~128 .lut_mask = 16'hF588;
defparam \fifo|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \fifo|mem~58feeder (
// Equation(s):
// \fifo|mem~58feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~58feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N5
dffeas \fifo|mem~58 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~58 .is_wysiwyg = "true";
defparam \fifo|mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N13
dffeas \fifo|mem~72 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~72 .is_wysiwyg = "true";
defparam \fifo|mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \fifo|mem~2 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~2 .is_wysiwyg = "true";
defparam \fifo|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
fiftyfivenm_lcell_comb \fifo|mem~16feeder (
// Equation(s):
// \fifo|mem~16feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~16feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N25
dffeas \fifo|mem~16 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~16 .is_wysiwyg = "true";
defparam \fifo|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~129 (
// Equation(s):
// \fifo|mem~129_combout  = (\fifo|read_ptr [3] & (\fifo|read_ptr [1])) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~16_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~2_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~2_q ),
	.datad(\fifo|mem~16_q ),
	.cin(gnd),
	.combout(\fifo|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~129 .lut_mask = 16'hDC98;
defparam \fifo|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
fiftyfivenm_lcell_comb \fifo|mem~130 (
// Equation(s):
// \fifo|mem~130_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~129_combout  & ((\fifo|mem~72_q ))) # (!\fifo|mem~129_combout  & (\fifo|mem~58_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~129_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~58_q ),
	.datac(\fifo|mem~72_q ),
	.datad(\fifo|mem~129_combout ),
	.cin(gnd),
	.combout(\fifo|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~130 .lut_mask = 16'hF588;
defparam \fifo|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~131 (
// Equation(s):
// \fifo|mem~131_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & (\fifo|mem~128_combout )) # (!\fifo|read_ptr [0] & ((\fifo|mem~130_combout )))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~128_combout ),
	.datad(\fifo|mem~130_combout ),
	.cin(gnd),
	.combout(\fifo|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~131 .lut_mask = 16'hD9C8;
defparam \fifo|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
fiftyfivenm_lcell_comb \fifo|mem~93feeder (
// Equation(s):
// \fifo|mem~93feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~93feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \fifo|mem~93 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~93 .is_wysiwyg = "true";
defparam \fifo|mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N7
dffeas \fifo|mem~37 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~37 .is_wysiwyg = "true";
defparam \fifo|mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
fiftyfivenm_lcell_comb \fifo|mem~51feeder (
// Equation(s):
// \fifo|mem~51feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~51feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N13
dffeas \fifo|mem~51 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~51 .is_wysiwyg = "true";
defparam \fifo|mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
fiftyfivenm_lcell_comb \fifo|mem~132 (
// Equation(s):
// \fifo|mem~132_combout  = (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~51_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~37_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~37_q ),
	.datad(\fifo|mem~51_q ),
	.cin(gnd),
	.combout(\fifo|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~132 .lut_mask = 16'h5410;
defparam \fifo|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
fiftyfivenm_lcell_comb \fifo|mem~133 (
// Equation(s):
// \fifo|mem~133_combout  = (\fifo|mem~132_combout ) # ((\fifo|read_ptr [3] & (!\fifo|read_ptr [1] & \fifo|mem~93_q )))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~93_q ),
	.datad(\fifo|mem~132_combout ),
	.cin(gnd),
	.combout(\fifo|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~133 .lut_mask = 16'hFF20;
defparam \fifo|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
fiftyfivenm_lcell_comb \fifo|mem~134 (
// Equation(s):
// \fifo|mem~134_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~131_combout  & ((\fifo|mem~133_combout ))) # (!\fifo|mem~131_combout  & (\fifo|mem~126_combout )))) # (!\fifo|read_ptr [2] & (((\fifo|mem~131_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~126_combout ),
	.datac(\fifo|mem~131_combout ),
	.datad(\fifo|mem~133_combout ),
	.cin(gnd),
	.combout(\fifo|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~134 .lut_mask = 16'hF858;
defparam \fifo|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N11
dffeas \fifo|data_out[2] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[2] .is_wysiwyg = "true";
defparam \fifo|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
fiftyfivenm_lcell_comb \fifo|mem~45feeder (
// Equation(s):
// \fifo|mem~45feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~45feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N23
dffeas \fifo|mem~45 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~45 .is_wysiwyg = "true";
defparam \fifo|mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
fiftyfivenm_lcell_comb \fifo|mem~52feeder (
// Equation(s):
// \fifo|mem~52feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~52feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N9
dffeas \fifo|mem~52 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~52 .is_wysiwyg = "true";
defparam \fifo|mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \fifo|mem~17 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~17 .is_wysiwyg = "true";
defparam \fifo|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
fiftyfivenm_lcell_comb \fifo|mem~24feeder (
// Equation(s):
// \fifo|mem~24feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~24feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N5
dffeas \fifo|mem~24 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~24 .is_wysiwyg = "true";
defparam \fifo|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
fiftyfivenm_lcell_comb \fifo|mem~135 (
// Equation(s):
// \fifo|mem~135_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~24_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~17_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~17_q ),
	.datad(\fifo|mem~24_q ),
	.cin(gnd),
	.combout(\fifo|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~135 .lut_mask = 16'hDC98;
defparam \fifo|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
fiftyfivenm_lcell_comb \fifo|mem~136 (
// Equation(s):
// \fifo|mem~136_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~135_combout  & ((\fifo|mem~52_q ))) # (!\fifo|mem~135_combout  & (\fifo|mem~45_q )))) # (!\fifo|read_ptr [2] & (((\fifo|mem~135_combout ))))

	.dataa(\fifo|mem~45_q ),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~52_q ),
	.datad(\fifo|mem~135_combout ),
	.cin(gnd),
	.combout(\fifo|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~136 .lut_mask = 16'hF388;
defparam \fifo|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
fiftyfivenm_lcell_comb \fifo|mem~87feeder (
// Equation(s):
// \fifo|mem~87feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~87feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N23
dffeas \fifo|mem~87 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~87 .is_wysiwyg = "true";
defparam \fifo|mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \fifo|mem~59 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~59 .is_wysiwyg = "true";
defparam \fifo|mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \fifo|mem~137 (
// Equation(s):
// \fifo|mem~137_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~87_q ) # ((\fifo|read_ptr [0])))) # (!\fifo|read_ptr [2] & (((\fifo|mem~59_q  & !\fifo|read_ptr [0]))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~87_q ),
	.datac(\fifo|mem~59_q ),
	.datad(\fifo|read_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~137 .lut_mask = 16'hAAD8;
defparam \fifo|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \fifo|mem~94 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~94 .is_wysiwyg = "true";
defparam \fifo|mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~66feeder (
// Equation(s):
// \fifo|mem~66feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~66feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N23
dffeas \fifo|mem~66 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~66 .is_wysiwyg = "true";
defparam \fifo|mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \fifo|mem~138 (
// Equation(s):
// \fifo|mem~138_combout  = (\fifo|mem~137_combout  & (((\fifo|mem~94_q )) # (!\fifo|read_ptr [0]))) # (!\fifo|mem~137_combout  & (\fifo|read_ptr [0] & ((\fifo|mem~66_q ))))

	.dataa(\fifo|mem~137_combout ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~94_q ),
	.datad(\fifo|mem~66_q ),
	.cin(gnd),
	.combout(\fifo|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~138 .lut_mask = 16'hE6A2;
defparam \fifo|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~10feeder (
// Equation(s):
// \fifo|mem~10feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~10feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N23
dffeas \fifo|mem~10 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~10 .is_wysiwyg = "true";
defparam \fifo|mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \fifo|mem~38 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~38 .is_wysiwyg = "true";
defparam \fifo|mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
fiftyfivenm_lcell_comb \fifo|mem~31feeder (
// Equation(s):
// \fifo|mem~31feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~31feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N3
dffeas \fifo|mem~31 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~31 .is_wysiwyg = "true";
defparam \fifo|mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \fifo|mem~3 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~3 .is_wysiwyg = "true";
defparam \fifo|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
fiftyfivenm_lcell_comb \fifo|mem~139 (
// Equation(s):
// \fifo|mem~139_combout  = (\fifo|read_ptr [0] & (((\fifo|read_ptr [2])))) # (!\fifo|read_ptr [0] & ((\fifo|read_ptr [2] & (\fifo|mem~31_q )) # (!\fifo|read_ptr [2] & ((\fifo|mem~3_q )))))

	.dataa(\fifo|mem~31_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~3_q ),
	.datad(\fifo|read_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~139 .lut_mask = 16'hEE30;
defparam \fifo|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
fiftyfivenm_lcell_comb \fifo|mem~140 (
// Equation(s):
// \fifo|mem~140_combout  = (\fifo|read_ptr [0] & ((\fifo|mem~139_combout  & ((\fifo|mem~38_q ))) # (!\fifo|mem~139_combout  & (\fifo|mem~10_q )))) # (!\fifo|read_ptr [0] & (((\fifo|mem~139_combout ))))

	.dataa(\fifo|mem~10_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~38_q ),
	.datad(\fifo|mem~139_combout ),
	.cin(gnd),
	.combout(\fifo|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~140 .lut_mask = 16'hF388;
defparam \fifo|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \fifo|mem~141 (
// Equation(s):
// \fifo|mem~141_combout  = (\fifo|read_ptr [1] & (\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3] & (\fifo|mem~138_combout )) # (!\fifo|read_ptr [3] & ((\fifo|mem~140_combout )))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~138_combout ),
	.datad(\fifo|mem~140_combout ),
	.cin(gnd),
	.combout(\fifo|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~141 .lut_mask = 16'hD9C8;
defparam \fifo|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N8
fiftyfivenm_lcell_comb \fifo|mem~101feeder (
// Equation(s):
// \fifo|mem~101feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~101feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N9
dffeas \fifo|mem~101 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~101 .is_wysiwyg = "true";
defparam \fifo|mem~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N25
dffeas \fifo|mem~73 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~73 .is_wysiwyg = "true";
defparam \fifo|mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
fiftyfivenm_lcell_comb \fifo|mem~80feeder (
// Equation(s):
// \fifo|mem~80feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~80feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N31
dffeas \fifo|mem~80 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~80 .is_wysiwyg = "true";
defparam \fifo|mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
fiftyfivenm_lcell_comb \fifo|mem~142 (
// Equation(s):
// \fifo|mem~142_combout  = (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~80_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~73_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~73_q ),
	.datad(\fifo|mem~80_q ),
	.cin(gnd),
	.combout(\fifo|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~142 .lut_mask = 16'h5410;
defparam \fifo|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N22
fiftyfivenm_lcell_comb \fifo|mem~143 (
// Equation(s):
// \fifo|mem~143_combout  = (\fifo|mem~142_combout ) # ((!\fifo|read_ptr [0] & (\fifo|read_ptr [2] & \fifo|mem~101_q )))

	.dataa(\fifo|read_ptr [0]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~101_q ),
	.datad(\fifo|mem~142_combout ),
	.cin(gnd),
	.combout(\fifo|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~143 .lut_mask = 16'hFF40;
defparam \fifo|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
fiftyfivenm_lcell_comb \fifo|mem~144 (
// Equation(s):
// \fifo|mem~144_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~141_combout  & ((\fifo|mem~143_combout ))) # (!\fifo|mem~141_combout  & (\fifo|mem~136_combout )))) # (!\fifo|read_ptr [1] & (((\fifo|mem~141_combout ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~136_combout ),
	.datac(\fifo|mem~141_combout ),
	.datad(\fifo|mem~143_combout ),
	.cin(gnd),
	.combout(\fifo|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~144 .lut_mask = 16'hF858;
defparam \fifo|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N27
dffeas \fifo|data_out[3] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[3] .is_wysiwyg = "true";
defparam \fifo|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N12
fiftyfivenm_lcell_comb \fifo|mem~102feeder (
// Equation(s):
// \fifo|mem~102feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~102feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N13
dffeas \fifo|mem~102 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~102 .is_wysiwyg = "true";
defparam \fifo|mem~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \fifo|mem~32 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~32 .is_wysiwyg = "true";
defparam \fifo|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \fifo|mem~88feeder (
// Equation(s):
// \fifo|mem~88feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~88feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \fifo|mem~88 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~88 .is_wysiwyg = "true";
defparam \fifo|mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \fifo|mem~145 (
// Equation(s):
// \fifo|mem~145_combout  = (\fifo|read_ptr [1] & (\fifo|read_ptr [3])) # (!\fifo|read_ptr [1] & ((\fifo|read_ptr [3] & ((\fifo|mem~88_q ))) # (!\fifo|read_ptr [3] & (\fifo|mem~32_q ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~32_q ),
	.datad(\fifo|mem~88_q ),
	.cin(gnd),
	.combout(\fifo|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~145 .lut_mask = 16'hDC98;
defparam \fifo|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
fiftyfivenm_lcell_comb \fifo|mem~46feeder (
// Equation(s):
// \fifo|mem~46feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~46feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N17
dffeas \fifo|mem~46 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~46 .is_wysiwyg = "true";
defparam \fifo|mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
fiftyfivenm_lcell_comb \fifo|mem~146 (
// Equation(s):
// \fifo|mem~146_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~145_combout  & (\fifo|mem~102_q )) # (!\fifo|mem~145_combout  & ((\fifo|mem~46_q ))))) # (!\fifo|read_ptr [1] & (((\fifo|mem~145_combout ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~102_q ),
	.datac(\fifo|mem~145_combout ),
	.datad(\fifo|mem~46_q ),
	.cin(gnd),
	.combout(\fifo|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~146 .lut_mask = 16'hDAD0;
defparam \fifo|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \fifo|mem~4 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~4 .is_wysiwyg = "true";
defparam \fifo|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~18feeder (
// Equation(s):
// \fifo|mem~18feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~18feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \fifo|mem~18 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~18 .is_wysiwyg = "true";
defparam \fifo|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
fiftyfivenm_lcell_comb \fifo|mem~149 (
// Equation(s):
// \fifo|mem~149_combout  = (\fifo|read_ptr [3] & (\fifo|read_ptr [1])) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~18_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~4_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~4_q ),
	.datad(\fifo|mem~18_q ),
	.cin(gnd),
	.combout(\fifo|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~149 .lut_mask = 16'hDC98;
defparam \fifo|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \fifo|mem~74 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~74 .is_wysiwyg = "true";
defparam \fifo|mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \fifo|mem~60feeder (
// Equation(s):
// \fifo|mem~60feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~60feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \fifo|mem~60 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~60 .is_wysiwyg = "true";
defparam \fifo|mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
fiftyfivenm_lcell_comb \fifo|mem~150 (
// Equation(s):
// \fifo|mem~150_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~149_combout  & (\fifo|mem~74_q )) # (!\fifo|mem~149_combout  & ((\fifo|mem~60_q ))))) # (!\fifo|read_ptr [3] & (\fifo|mem~149_combout ))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~149_combout ),
	.datac(\fifo|mem~74_q ),
	.datad(\fifo|mem~60_q ),
	.cin(gnd),
	.combout(\fifo|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~150 .lut_mask = 16'hE6C4;
defparam \fifo|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N26
fiftyfivenm_lcell_comb \fifo|mem~67feeder (
// Equation(s):
// \fifo|mem~67feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~67feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N27
dffeas \fifo|mem~67 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~67 .is_wysiwyg = "true";
defparam \fifo|mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N13
dffeas \fifo|mem~81 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~81 .is_wysiwyg = "true";
defparam \fifo|mem~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~25feeder (
// Equation(s):
// \fifo|mem~25feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~25feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N21
dffeas \fifo|mem~25 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~25 .is_wysiwyg = "true";
defparam \fifo|mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \fifo|mem~11 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~11 .is_wysiwyg = "true";
defparam \fifo|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
fiftyfivenm_lcell_comb \fifo|mem~147 (
// Equation(s):
// \fifo|mem~147_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~25_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~11_q )))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~25_q ),
	.datac(\fifo|mem~11_q ),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~147 .lut_mask = 16'hEE50;
defparam \fifo|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \fifo|mem~148 (
// Equation(s):
// \fifo|mem~148_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~147_combout  & ((\fifo|mem~81_q ))) # (!\fifo|mem~147_combout  & (\fifo|mem~67_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~147_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~67_q ),
	.datac(\fifo|mem~81_q ),
	.datad(\fifo|mem~147_combout ),
	.cin(gnd),
	.combout(\fifo|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~148 .lut_mask = 16'hF588;
defparam \fifo|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
fiftyfivenm_lcell_comb \fifo|mem~151 (
// Equation(s):
// \fifo|mem~151_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~148_combout ))) # (!\fifo|read_ptr [0] & (\fifo|mem~150_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~150_combout ),
	.datad(\fifo|mem~148_combout ),
	.cin(gnd),
	.combout(\fifo|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~151 .lut_mask = 16'hDC98;
defparam \fifo|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
fiftyfivenm_lcell_comb \fifo|mem~95feeder (
// Equation(s):
// \fifo|mem~95feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~95feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \fifo|mem~95 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~95 .is_wysiwyg = "true";
defparam \fifo|mem~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N15
dffeas \fifo|mem~39 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~39 .is_wysiwyg = "true";
defparam \fifo|mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
fiftyfivenm_lcell_comb \fifo|mem~53feeder (
// Equation(s):
// \fifo|mem~53feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~53feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N29
dffeas \fifo|mem~53 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~53 .is_wysiwyg = "true";
defparam \fifo|mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
fiftyfivenm_lcell_comb \fifo|mem~152 (
// Equation(s):
// \fifo|mem~152_combout  = (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & ((\fifo|mem~53_q ))) # (!\fifo|read_ptr [1] & (\fifo|mem~39_q ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|mem~39_q ),
	.datad(\fifo|mem~53_q ),
	.cin(gnd),
	.combout(\fifo|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~152 .lut_mask = 16'h5410;
defparam \fifo|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N28
fiftyfivenm_lcell_comb \fifo|mem~153 (
// Equation(s):
// \fifo|mem~153_combout  = (\fifo|mem~152_combout ) # ((!\fifo|read_ptr [1] & (\fifo|mem~95_q  & \fifo|read_ptr [3])))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~95_q ),
	.datac(\fifo|read_ptr [3]),
	.datad(\fifo|mem~152_combout ),
	.cin(gnd),
	.combout(\fifo|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~153 .lut_mask = 16'hFF40;
defparam \fifo|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
fiftyfivenm_lcell_comb \fifo|mem~154 (
// Equation(s):
// \fifo|mem~154_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~151_combout  & ((\fifo|mem~153_combout ))) # (!\fifo|mem~151_combout  & (\fifo|mem~146_combout )))) # (!\fifo|read_ptr [2] & (((\fifo|mem~151_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~146_combout ),
	.datac(\fifo|mem~151_combout ),
	.datad(\fifo|mem~153_combout ),
	.cin(gnd),
	.combout(\fifo|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~154 .lut_mask = 16'hF858;
defparam \fifo|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \fifo|data_out[4] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[4] .is_wysiwyg = "true";
defparam \fifo|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
fiftyfivenm_lcell_comb \fifo|mem~47feeder (
// Equation(s):
// \fifo|mem~47feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~47feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N31
dffeas \fifo|mem~47 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~47 .is_wysiwyg = "true";
defparam \fifo|mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N16
fiftyfivenm_lcell_comb \fifo|mem~54feeder (
// Equation(s):
// \fifo|mem~54feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~54feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N17
dffeas \fifo|mem~54 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~54 .is_wysiwyg = "true";
defparam \fifo|mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N9
dffeas \fifo|mem~19 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~19 .is_wysiwyg = "true";
defparam \fifo|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
fiftyfivenm_lcell_comb \fifo|mem~26feeder (
// Equation(s):
// \fifo|mem~26feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~26feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N9
dffeas \fifo|mem~26 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~26 .is_wysiwyg = "true";
defparam \fifo|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
fiftyfivenm_lcell_comb \fifo|mem~155 (
// Equation(s):
// \fifo|mem~155_combout  = (\fifo|read_ptr [2] & (\fifo|read_ptr [0])) # (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~26_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~19_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~19_q ),
	.datad(\fifo|mem~26_q ),
	.cin(gnd),
	.combout(\fifo|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~155 .lut_mask = 16'hDC98;
defparam \fifo|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N18
fiftyfivenm_lcell_comb \fifo|mem~156 (
// Equation(s):
// \fifo|mem~156_combout  = (\fifo|mem~155_combout  & (((\fifo|mem~54_q ) # (!\fifo|read_ptr [2])))) # (!\fifo|mem~155_combout  & (\fifo|mem~47_q  & ((\fifo|read_ptr [2]))))

	.dataa(\fifo|mem~47_q ),
	.datab(\fifo|mem~54_q ),
	.datac(\fifo|mem~155_combout ),
	.datad(\fifo|read_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~156 .lut_mask = 16'hCAF0;
defparam \fifo|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N0
fiftyfivenm_lcell_comb \fifo|mem~68feeder (
// Equation(s):
// \fifo|mem~68feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~68feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N1
dffeas \fifo|mem~68 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~68 .is_wysiwyg = "true";
defparam \fifo|mem~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \fifo|mem~61 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~61 .is_wysiwyg = "true";
defparam \fifo|mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \fifo|mem~96feeder (
// Equation(s):
// \fifo|mem~96feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~96feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \fifo|mem~96 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~96 .is_wysiwyg = "true";
defparam \fifo|mem~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \fifo|mem~89 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~89 .is_wysiwyg = "true";
defparam \fifo|mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \fifo|mem~157 (
// Equation(s):
// \fifo|mem~157_combout  = (\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & (\fifo|mem~96_q )) # (!\fifo|read_ptr [0] & ((\fifo|mem~89_q ))))) # (!\fifo|read_ptr [2] & (((\fifo|read_ptr [0]))))

	.dataa(\fifo|mem~96_q ),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~89_q ),
	.datad(\fifo|read_ptr [0]),
	.cin(gnd),
	.combout(\fifo|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~157 .lut_mask = 16'hBBC0;
defparam \fifo|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \fifo|mem~158 (
// Equation(s):
// \fifo|mem~158_combout  = (\fifo|read_ptr [2] & (((\fifo|mem~157_combout )))) # (!\fifo|read_ptr [2] & ((\fifo|mem~157_combout  & (\fifo|mem~68_q )) # (!\fifo|mem~157_combout  & ((\fifo|mem~61_q )))))

	.dataa(\fifo|mem~68_q ),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~61_q ),
	.datad(\fifo|mem~157_combout ),
	.cin(gnd),
	.combout(\fifo|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~158 .lut_mask = 16'hEE30;
defparam \fifo|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N14
fiftyfivenm_lcell_comb \fifo|mem~12feeder (
// Equation(s):
// \fifo|mem~12feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~12feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N15
dffeas \fifo|mem~12 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~12 .is_wysiwyg = "true";
defparam \fifo|mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N25
dffeas \fifo|mem~40 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~40 .is_wysiwyg = "true";
defparam \fifo|mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~33feeder (
// Equation(s):
// \fifo|mem~33feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~33feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \fifo|mem~33 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~33 .is_wysiwyg = "true";
defparam \fifo|mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N27
dffeas \fifo|mem~5 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~5 .is_wysiwyg = "true";
defparam \fifo|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
fiftyfivenm_lcell_comb \fifo|mem~159 (
// Equation(s):
// \fifo|mem~159_combout  = (\fifo|read_ptr [0] & (((\fifo|read_ptr [2])))) # (!\fifo|read_ptr [0] & ((\fifo|read_ptr [2] & (\fifo|mem~33_q )) # (!\fifo|read_ptr [2] & ((\fifo|mem~5_q )))))

	.dataa(\fifo|mem~33_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~5_q ),
	.datad(\fifo|read_ptr [2]),
	.cin(gnd),
	.combout(\fifo|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~159 .lut_mask = 16'hEE30;
defparam \fifo|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \fifo|mem~160 (
// Equation(s):
// \fifo|mem~160_combout  = (\fifo|read_ptr [0] & ((\fifo|mem~159_combout  & ((\fifo|mem~40_q ))) # (!\fifo|mem~159_combout  & (\fifo|mem~12_q )))) # (!\fifo|read_ptr [0] & (((\fifo|mem~159_combout ))))

	.dataa(\fifo|mem~12_q ),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~40_q ),
	.datad(\fifo|mem~159_combout ),
	.cin(gnd),
	.combout(\fifo|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~160 .lut_mask = 16'hF388;
defparam \fifo|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
fiftyfivenm_lcell_comb \fifo|mem~161 (
// Equation(s):
// \fifo|mem~161_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~158_combout ) # ((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & (((!\fifo|read_ptr [1] & \fifo|mem~160_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~158_combout ),
	.datac(\fifo|read_ptr [1]),
	.datad(\fifo|mem~160_combout ),
	.cin(gnd),
	.combout(\fifo|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~161 .lut_mask = 16'hADA8;
defparam \fifo|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N30
fiftyfivenm_lcell_comb \fifo|mem~103feeder (
// Equation(s):
// \fifo|mem~103feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~103feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N31
dffeas \fifo|mem~103 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~103 .is_wysiwyg = "true";
defparam \fifo|mem~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N17
dffeas \fifo|mem~75 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~75 .is_wysiwyg = "true";
defparam \fifo|mem~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
fiftyfivenm_lcell_comb \fifo|mem~82feeder (
// Equation(s):
// \fifo|mem~82feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~82feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N3
dffeas \fifo|mem~82 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~82 .is_wysiwyg = "true";
defparam \fifo|mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
fiftyfivenm_lcell_comb \fifo|mem~162 (
// Equation(s):
// \fifo|mem~162_combout  = (!\fifo|read_ptr [2] & ((\fifo|read_ptr [0] & ((\fifo|mem~82_q ))) # (!\fifo|read_ptr [0] & (\fifo|mem~75_q ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|mem~75_q ),
	.datad(\fifo|mem~82_q ),
	.cin(gnd),
	.combout(\fifo|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~162 .lut_mask = 16'h5410;
defparam \fifo|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N16
fiftyfivenm_lcell_comb \fifo|mem~163 (
// Equation(s):
// \fifo|mem~163_combout  = (\fifo|mem~162_combout ) # ((!\fifo|read_ptr [0] & (\fifo|read_ptr [2] & \fifo|mem~103_q )))

	.dataa(\fifo|read_ptr [0]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~103_q ),
	.datad(\fifo|mem~162_combout ),
	.cin(gnd),
	.combout(\fifo|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~163 .lut_mask = 16'hFF40;
defparam \fifo|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
fiftyfivenm_lcell_comb \fifo|mem~164 (
// Equation(s):
// \fifo|mem~164_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~161_combout  & ((\fifo|mem~163_combout ))) # (!\fifo|mem~161_combout  & (\fifo|mem~156_combout )))) # (!\fifo|read_ptr [1] & (((\fifo|mem~161_combout ))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~156_combout ),
	.datac(\fifo|mem~161_combout ),
	.datad(\fifo|mem~163_combout ),
	.cin(gnd),
	.combout(\fifo|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~164 .lut_mask = 16'hF858;
defparam \fifo|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N13
dffeas \fifo|data_out[5] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[5] .is_wysiwyg = "true";
defparam \fifo|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \fifo|mem~34feeder (
// Equation(s):
// \fifo|mem~34feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~34feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \fifo|mem~34 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~177_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~34 .is_wysiwyg = "true";
defparam \fifo|mem~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \fifo|mem~90 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~176_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~90 .is_wysiwyg = "true";
defparam \fifo|mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
fiftyfivenm_lcell_comb \fifo|mem~165 (
// Equation(s):
// \fifo|mem~165_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1]) # (\fifo|mem~90_q )))) # (!\fifo|read_ptr [3] & (\fifo|mem~34_q  & (!\fifo|read_ptr [1])))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~34_q ),
	.datac(\fifo|read_ptr [1]),
	.datad(\fifo|mem~90_q ),
	.cin(gnd),
	.combout(\fifo|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~165 .lut_mask = 16'hAEA4;
defparam \fifo|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
fiftyfivenm_lcell_comb \fifo|mem~104feeder (
// Equation(s):
// \fifo|mem~104feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~104feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N5
dffeas \fifo|mem~104 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~178_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~104 .is_wysiwyg = "true";
defparam \fifo|mem~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
fiftyfivenm_lcell_comb \fifo|mem~48feeder (
// Equation(s):
// \fifo|mem~48feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~48feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N7
dffeas \fifo|mem~48 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~175_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~48 .is_wysiwyg = "true";
defparam \fifo|mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
fiftyfivenm_lcell_comb \fifo|mem~166 (
// Equation(s):
// \fifo|mem~166_combout  = (\fifo|read_ptr [1] & ((\fifo|mem~165_combout  & (\fifo|mem~104_q )) # (!\fifo|mem~165_combout  & ((\fifo|mem~48_q ))))) # (!\fifo|read_ptr [1] & (\fifo|mem~165_combout ))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~165_combout ),
	.datac(\fifo|mem~104_q ),
	.datad(\fifo|mem~48_q ),
	.cin(gnd),
	.combout(\fifo|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~166 .lut_mask = 16'hE6C4;
defparam \fifo|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \fifo|mem~97feeder (
// Equation(s):
// \fifo|mem~97feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~97feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \fifo|mem~97 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~97 .is_wysiwyg = "true";
defparam \fifo|mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
fiftyfivenm_lcell_comb \fifo|mem~55feeder (
// Equation(s):
// \fifo|mem~55feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~55feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N25
dffeas \fifo|mem~55 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~55 .is_wysiwyg = "true";
defparam \fifo|mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \fifo|mem~41 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~41 .is_wysiwyg = "true";
defparam \fifo|mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \fifo|mem~172 (
// Equation(s):
// \fifo|mem~172_combout  = (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~55_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~41_q )))))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~55_q ),
	.datac(\fifo|mem~41_q ),
	.datad(\fifo|read_ptr [3]),
	.cin(gnd),
	.combout(\fifo|mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~172 .lut_mask = 16'h00D8;
defparam \fifo|mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
fiftyfivenm_lcell_comb \fifo|mem~173 (
// Equation(s):
// \fifo|mem~173_combout  = (\fifo|mem~172_combout ) # ((!\fifo|read_ptr [1] & (\fifo|mem~97_q  & \fifo|read_ptr [3])))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|mem~97_q ),
	.datac(\fifo|read_ptr [3]),
	.datad(\fifo|mem~172_combout ),
	.cin(gnd),
	.combout(\fifo|mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~173 .lut_mask = 16'hFF40;
defparam \fifo|mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
fiftyfivenm_lcell_comb \fifo|mem~69feeder (
// Equation(s):
// \fifo|mem~69feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~69feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y50_N19
dffeas \fifo|mem~69 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~179_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~69 .is_wysiwyg = "true";
defparam \fifo|mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N9
dffeas \fifo|mem~83 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~83 .is_wysiwyg = "true";
defparam \fifo|mem~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N0
fiftyfivenm_lcell_comb \fifo|mem~27feeder (
// Equation(s):
// \fifo|mem~27feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\fifo|mem~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~27feeder .lut_mask = 16'hFF00;
defparam \fifo|mem~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N1
dffeas \fifo|mem~27 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~180_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~27 .is_wysiwyg = "true";
defparam \fifo|mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N7
dffeas \fifo|mem~13 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~181_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~13 .is_wysiwyg = "true";
defparam \fifo|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N6
fiftyfivenm_lcell_comb \fifo|mem~167 (
// Equation(s):
// \fifo|mem~167_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~27_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~13_q )))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~27_q ),
	.datac(\fifo|mem~13_q ),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~167 .lut_mask = 16'hEE50;
defparam \fifo|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
fiftyfivenm_lcell_comb \fifo|mem~168 (
// Equation(s):
// \fifo|mem~168_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~167_combout  & ((\fifo|mem~83_q ))) # (!\fifo|mem~167_combout  & (\fifo|mem~69_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~167_combout ))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~69_q ),
	.datac(\fifo|mem~83_q ),
	.datad(\fifo|mem~167_combout ),
	.cin(gnd),
	.combout(\fifo|mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~168 .lut_mask = 16'hF588;
defparam \fifo|mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \fifo|mem~62feeder (
// Equation(s):
// \fifo|mem~62feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~62feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \fifo|mem~62 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~62 .is_wysiwyg = "true";
defparam \fifo|mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N7
dffeas \fifo|mem~76 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~76 .is_wysiwyg = "true";
defparam \fifo|mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
fiftyfivenm_lcell_comb \fifo|mem~20feeder (
// Equation(s):
// \fifo|mem~20feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~20feeder .lut_mask = 16'hF0F0;
defparam \fifo|mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N5
dffeas \fifo|mem~20 (
	.clk(!\KEY[0]~input_o ),
	.d(\fifo|mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo|mem~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~20 .is_wysiwyg = "true";
defparam \fifo|mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \fifo|mem~6 (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fifo|mem~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|mem~6 .is_wysiwyg = "true";
defparam \fifo|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
fiftyfivenm_lcell_comb \fifo|mem~169 (
// Equation(s):
// \fifo|mem~169_combout  = (\fifo|read_ptr [3] & (((\fifo|read_ptr [1])))) # (!\fifo|read_ptr [3] & ((\fifo|read_ptr [1] & (\fifo|mem~20_q )) # (!\fifo|read_ptr [1] & ((\fifo|mem~6_q )))))

	.dataa(\fifo|read_ptr [3]),
	.datab(\fifo|mem~20_q ),
	.datac(\fifo|mem~6_q ),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~169 .lut_mask = 16'hEE50;
defparam \fifo|mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
fiftyfivenm_lcell_comb \fifo|mem~170 (
// Equation(s):
// \fifo|mem~170_combout  = (\fifo|read_ptr [3] & ((\fifo|mem~169_combout  & ((\fifo|mem~76_q ))) # (!\fifo|mem~169_combout  & (\fifo|mem~62_q )))) # (!\fifo|read_ptr [3] & (((\fifo|mem~169_combout ))))

	.dataa(\fifo|mem~62_q ),
	.datab(\fifo|read_ptr [3]),
	.datac(\fifo|mem~76_q ),
	.datad(\fifo|mem~169_combout ),
	.cin(gnd),
	.combout(\fifo|mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~170 .lut_mask = 16'hF388;
defparam \fifo|mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
fiftyfivenm_lcell_comb \fifo|mem~171 (
// Equation(s):
// \fifo|mem~171_combout  = (\fifo|read_ptr [0] & ((\fifo|read_ptr [2]) # ((\fifo|mem~168_combout )))) # (!\fifo|read_ptr [0] & (!\fifo|read_ptr [2] & ((\fifo|mem~170_combout ))))

	.dataa(\fifo|read_ptr [0]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|mem~168_combout ),
	.datad(\fifo|mem~170_combout ),
	.cin(gnd),
	.combout(\fifo|mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~171 .lut_mask = 16'hB9A8;
defparam \fifo|mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
fiftyfivenm_lcell_comb \fifo|mem~174 (
// Equation(s):
// \fifo|mem~174_combout  = (\fifo|read_ptr [2] & ((\fifo|mem~171_combout  & ((\fifo|mem~173_combout ))) # (!\fifo|mem~171_combout  & (\fifo|mem~166_combout )))) # (!\fifo|read_ptr [2] & (((\fifo|mem~171_combout ))))

	.dataa(\fifo|read_ptr [2]),
	.datab(\fifo|mem~166_combout ),
	.datac(\fifo|mem~173_combout ),
	.datad(\fifo|mem~171_combout ),
	.cin(gnd),
	.combout(\fifo|mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|mem~174 .lut_mask = 16'hF588;
defparam \fifo|mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N21
dffeas \fifo|data_out[6] (
	.clk(!\KEY[1]~input_o ),
	.d(\fifo|mem~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo|data_out[6] .is_wysiwyg = "true";
defparam \fifo|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N18
fiftyfivenm_lcell_comb \fifo|Equal3~1 (
// Equation(s):
// \fifo|Equal3~1_combout  = (\fifo|write_ptr [2] & (\fifo|read_ptr [2] & (\fifo|write_ptr [3] $ (!\fifo|read_ptr [3])))) # (!\fifo|write_ptr [2] & (!\fifo|read_ptr [2] & (\fifo|write_ptr [3] $ (!\fifo|read_ptr [3]))))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|write_ptr [3]),
	.datac(\fifo|read_ptr [3]),
	.datad(\fifo|read_ptr [2]),
	.cin(gnd),
	.combout(\fifo|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal3~1 .lut_mask = 16'h8241;
defparam \fifo|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N24
fiftyfivenm_lcell_comb \fifo|Equal3~0 (
// Equation(s):
// \fifo|Equal3~0_combout  = (\fifo|read_ptr [0] & (\fifo|write_ptr [0] & (\fifo|read_ptr [1] $ (!\fifo|write_ptr [1])))) # (!\fifo|read_ptr [0] & (!\fifo|write_ptr [0] & (\fifo|read_ptr [1] $ (!\fifo|write_ptr [1]))))

	.dataa(\fifo|read_ptr [0]),
	.datab(\fifo|read_ptr [1]),
	.datac(\fifo|write_ptr [0]),
	.datad(\fifo|write_ptr [1]),
	.cin(gnd),
	.combout(\fifo|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal3~0 .lut_mask = 16'h8421;
defparam \fifo|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N4
fiftyfivenm_lcell_comb \fifo|Equal3~2 (
// Equation(s):
// \fifo|Equal3~2_combout  = (\fifo|Equal3~1_combout  & \fifo|Equal3~0_combout )

	.dataa(gnd),
	.datab(\fifo|Equal3~1_combout ),
	.datac(gnd),
	.datad(\fifo|Equal3~0_combout ),
	.cin(gnd),
	.combout(\fifo|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal3~2 .lut_mask = 16'hCC00;
defparam \fifo|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
fiftyfivenm_lcell_comb \fifo|Add2~0 (
// Equation(s):
// \fifo|Add2~0_combout  = (\fifo|read_ptr [1]) # ((\fifo|read_ptr [2]) # (\fifo|read_ptr [0]))

	.dataa(\fifo|read_ptr [1]),
	.datab(\fifo|read_ptr [2]),
	.datac(\fifo|read_ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fifo|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Add2~0 .lut_mask = 16'hFEFE;
defparam \fifo|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
fiftyfivenm_lcell_comb \fifo|Equal2~1 (
// Equation(s):
// \fifo|Equal2~1_combout  = \fifo|write_ptr [2] $ (\fifo|read_ptr [2] $ (((\fifo|read_ptr [0]) # (\fifo|read_ptr [1]))))

	.dataa(\fifo|write_ptr [2]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|read_ptr [1]),
	.datad(\fifo|read_ptr [2]),
	.cin(gnd),
	.combout(\fifo|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal2~1 .lut_mask = 16'hA956;
defparam \fifo|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \fifo|Equal2~2 (
// Equation(s):
// \fifo|Equal2~2_combout  = (\fifo|Equal2~1_combout  & ((\fifo|write_ptr [3] & (\fifo|Add2~0_combout  & \fifo|read_ptr [3])) # (!\fifo|write_ptr [3] & (\fifo|Add2~0_combout  $ (\fifo|read_ptr [3])))))

	.dataa(\fifo|write_ptr [3]),
	.datab(\fifo|Add2~0_combout ),
	.datac(\fifo|Equal2~1_combout ),
	.datad(\fifo|read_ptr [3]),
	.cin(gnd),
	.combout(\fifo|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal2~2 .lut_mask = 16'h9040;
defparam \fifo|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \fifo|Equal2~0 (
// Equation(s):
// \fifo|Equal2~0_combout  = (\fifo|write_ptr [0] & (!\fifo|read_ptr [0] & (\fifo|write_ptr [1] $ (\fifo|read_ptr [1])))) # (!\fifo|write_ptr [0] & (\fifo|read_ptr [0] & (\fifo|write_ptr [1] $ (!\fifo|read_ptr [1]))))

	.dataa(\fifo|write_ptr [0]),
	.datab(\fifo|read_ptr [0]),
	.datac(\fifo|write_ptr [1]),
	.datad(\fifo|read_ptr [1]),
	.cin(gnd),
	.combout(\fifo|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal2~0 .lut_mask = 16'h4224;
defparam \fifo|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \fifo|Equal2~3 (
// Equation(s):
// \fifo|Equal2~3_combout  = (\fifo|Equal2~2_combout  & \fifo|Equal2~0_combout )

	.dataa(\fifo|Equal2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo|Equal2~0_combout ),
	.cin(gnd),
	.combout(\fifo|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo|Equal2~3 .lut_mask = 16'hAA00;
defparam \fifo|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \GSENSOR_INT[1]~input (
	.i(GSENSOR_INT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[1]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[1]~input .bus_hold = "false";
defparam \GSENSOR_INT[1]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \GSENSOR_INT[2]~input (
	.i(GSENSOR_INT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[2]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[2]~input .bus_hold = "false";
defparam \GSENSOR_INT[2]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GSENSOR_SDO~input (
	.i(GSENSOR_SDO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDO~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDO~input .bus_hold = "false";
defparam \GSENSOR_SDO~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_LDQM = \DRAM_LDQM~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_UDQM = \DRAM_UDQM~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign GSENSOR_CS_N = \GSENSOR_CS_N~output_o ;

assign GSENSOR_SCLK = \GSENSOR_SCLK~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign GSENSOR_SDI = \GSENSOR_SDI~output_o ;

assign GSENSOR_SDO = \GSENSOR_SDO~output_o ;

assign ARDUINO_IO[0] = \ARDUINO_IO[0]~output_o ;

assign ARDUINO_IO[1] = \ARDUINO_IO[1]~output_o ;

assign ARDUINO_IO[2] = \ARDUINO_IO[2]~output_o ;

assign ARDUINO_IO[3] = \ARDUINO_IO[3]~output_o ;

assign ARDUINO_IO[4] = \ARDUINO_IO[4]~output_o ;

assign ARDUINO_IO[5] = \ARDUINO_IO[5]~output_o ;

assign ARDUINO_IO[6] = \ARDUINO_IO[6]~output_o ;

assign ARDUINO_IO[7] = \ARDUINO_IO[7]~output_o ;

assign ARDUINO_IO[8] = \ARDUINO_IO[8]~output_o ;

assign ARDUINO_IO[9] = \ARDUINO_IO[9]~output_o ;

assign ARDUINO_IO[10] = \ARDUINO_IO[10]~output_o ;

assign ARDUINO_IO[11] = \ARDUINO_IO[11]~output_o ;

assign ARDUINO_IO[12] = \ARDUINO_IO[12]~output_o ;

assign ARDUINO_IO[13] = \ARDUINO_IO[13]~output_o ;

assign ARDUINO_IO[14] = \ARDUINO_IO[14]~output_o ;

assign ARDUINO_IO[15] = \ARDUINO_IO[15]~output_o ;

assign ARDUINO_RESET_N = \ARDUINO_RESET_N~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
