
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv Cov: 96% </h3>
<pre style="margin:0; padding:0 ">/* Copyright 2018 ETH Zurich and University of Bologna.</pre>
<pre style="margin:0; padding:0 ">* Copyright and related rights are licensed under the Solderpad Hardware</pre>
<pre style="margin:0; padding:0 ">* License, Version 0.51 (the “License”); you may not use this file except in</pre>
<pre style="margin:0; padding:0 ">* compliance with the License.  You may obtain a copy of the License at</pre>
<pre style="margin:0; padding:0 ">* http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</pre>
<pre style="margin:0; padding:0 ">* or agreed to in writing, software, hardware and materials distributed under</pre>
<pre style="margin:0; padding:0 ">* this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR</pre>
<pre style="margin:0; padding:0 ">* CONDITIONS OF ANY KIND, either express or implied. See the License for the</pre>
<pre style="margin:0; padding:0 ">* specific language governing permissions and limitations under the License.</pre>
<pre style="margin:0; padding:0 ">*</pre>
<pre style="margin:0; padding:0 ">* File:   dm_sba.sv</pre>
<pre style="margin:0; padding:0 ">* Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch></pre>
<pre style="margin:0; padding:0 ">* Date:   1.8.2018</pre>
<pre style="margin:0; padding:0 ">*</pre>
<pre style="margin:0; padding:0 ">* Description: System Bus Access Module</pre>
<pre style="margin:0; padding:0 ">*</pre>
<pre style="margin:0; padding:0 ">*/</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module dm_sba #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int unsigned BusWidth = 32</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   clk_i,       // Clock</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   dmactive_i,  // synchronous reset active low</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                   master_req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BusWidth-1:0]    master_add_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                   master_we_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BusWidth-1:0]    master_wdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BusWidth/8-1:0]  master_be_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   master_gnt_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   master_r_valid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic [BusWidth-1:0]    master_r_rdata_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic [BusWidth-1:0]    sbaddress_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbaddress_write_valid_i,</pre>
<pre style="margin:0; padding:0 ">  // control signals in</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbreadonaddr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BusWidth-1:0]    sbaddress_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbautoincrement_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic [2:0]             sbaccess_i,</pre>
<pre style="margin:0; padding:0 ">  // data in</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbreadondata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic [BusWidth-1:0]    sbdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbdata_read_valid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  logic                   sbdata_write_valid_i,</pre>
<pre style="margin:0; padding:0 ">  // read data out</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [BusWidth-1:0]    sbdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                   sbdata_valid_o,</pre>
<pre style="margin:0; padding:0 ">  // control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                   sbbusy_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                   sberror_valid_o, // bus error occurred</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [2:0]             sberror_o // bus error occurred</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum logic [2:0] { Idle, Read, Write, WaitRead, WaitWrite } state_e;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  state_e state_d, state_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [BusWidth-1:0]           address;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                          req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                          gnt;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                          we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [BusWidth/8-1:0]         be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [$clog2(BusWidth/8)-1:0] be_idx;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sbbusy_o = logic'(state_q != Idle);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin : p_fsm</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    req     = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    address = sbaddress_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    we      = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    be      = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    be_idx  = sbaddress_i[$clog2(BusWidth/8)-1:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    sberror_o       = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    sberror_valid_o = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    sbaddress_o     = sbaddress_i;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    state_d = state_q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (state_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      Idle: begin</pre>
<pre style="margin:0; padding:0 ">        // debugger requested a read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (sbaddress_write_valid_i && sbreadonaddr_i)  state_d = Read;</pre>
<pre style="margin:0; padding:0 ">        // debugger requested a write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (sbdata_write_valid_i) state_d = Write;</pre>
<pre style="margin:0; padding:0 ">        // perform another read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (sbdata_read_valid_i && sbreadondata_i) state_d = Read;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      Read: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        req = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (gnt) state_d = WaitRead;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      Write: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        req = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        we  = 1'b1;</pre>
<pre style="margin:0; padding:0 ">        // generate byte enable mask</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        unique case (sbaccess_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          3'b000: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">            be[be_idx] = '1;</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          3'b001: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">            be[int'({be_idx[$high(be_idx):1], 1'b0}) +: 2] = '1;</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          3'b010: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">            if (BusWidth == 32'd64) be[int'({be_idx[$high(be_idx)], 2'b0}) +: 4] = '1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">            else                    be = '1;</pre>
<pre style="margin:0; padding:0 ">          end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          3'b011: be = '1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          default: ;</pre>
<pre style="margin:0; padding:0 ">        endcase</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (gnt) state_d = WaitWrite;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      WaitRead: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (sbdata_valid_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          state_d = Idle;</pre>
<pre style="margin:0; padding:0 ">          // auto-increment address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          if (sbautoincrement_i) sbaddress_o = sbaddress_i + (32'b1 << sbaccess_i);</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      WaitWrite: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        if (sbdata_valid_o) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          state_d = Idle;</pre>
<pre style="margin:0; padding:0 ">          // auto-increment address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">          if (sbautoincrement_i) sbaddress_o = sbaddress_i + (32'b1 << sbaccess_i);</pre>
<pre style="margin:0; padding:0 ">        end</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: state_d = Idle; // catch parasitic state</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // handle error case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (sbaccess_i > 3 && state_q != Idle) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      req             = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      state_d         = Idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      sberror_valid_o = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      sberror_o       = 3'd3;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">    // further error handling should go here ...</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin : p_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      state_q <= Idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      state_q <= state_d;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign master_req_o    = req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign master_add_o    = address[BusWidth-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign master_we_o     = we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign master_wdata_o  = sbdata_i[BusWidth-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign master_be_o     = be[BusWidth/8-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign gnt             = master_gnt_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sbdata_valid_o  = master_r_valid_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign sbdata_o        = master_r_rdata_i[BusWidth-1:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //pragma translate_off</pre>
<pre style="margin:0; padding:0 ">  `ifndef VERILATOR</pre>
<pre style="margin:0; padding:0 ">    // maybe bump severity to $error if not handled at runtime</pre>
<pre id="id166" style="background-color: #FFB6C1; margin:0; padding:0 ">    dm_sba_access_size: assert property(@(posedge clk_i) disable iff (dmactive_i !== 1'b0)</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">        (state_d != Idle) |-> (sbaccess_i < 4))</pre>
<pre id="id168" style="background-color: #FFB6C1; margin:0; padding:0 ">            else $warning ("accesses > 8 byte not supported at the moment");</pre>
<pre style="margin:0; padding:0 ">  `endif</pre>
<pre style="margin:0; padding:0 ">  //pragma translate_on</pre>
<pre style="margin:0; padding:0 "></pre>
<pre id="id172" style="background-color: #FFB6C1; margin:0; padding:0 ">endmodule : dm_sba</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
