Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri May 12 17:42:43 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux41_hex7_top_timing_summary_routed.rpt -pb mux41_hex7_top_timing_summary_routed.pb -rpx mux41_hex7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mux41_hex7_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.815ns  (logic 5.463ns (46.238%)  route 6.352ns (53.762%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.608     5.067    nolabel_line33/pe42/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.191 f  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.027    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.179 r  nolabel_line33/pe42/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     8.087    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.815 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.815    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.715ns  (logic 5.466ns (46.659%)  route 6.249ns (53.341%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.608     5.067    nolabel_line33/pe42/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.191 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.025    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.177 r  nolabel_line33/pe42/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.984    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.715 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.715    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.636ns  (logic 5.475ns (47.054%)  route 6.161ns (52.946%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.443     4.907    nolabel_line33/pe42/sw_IBUF[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.031 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.653     5.683    nolabel_line33/pe42/y[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.153     5.836 r  nolabel_line33/pe42/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     7.902    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.636 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.636    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 5.242ns (46.161%)  route 6.114ns (53.839%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.608     5.067    nolabel_line33/pe42/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.191 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.025    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.149 r  nolabel_line33/pe42/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.821    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.356 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.356    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 5.222ns (46.461%)  route 6.018ns (53.539%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.443     4.907    nolabel_line33/pe42/sw_IBUF[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.031 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.656     5.686    nolabel_line33/pe42/y[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.810 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.920     7.730    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.241 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.241    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 5.242ns (46.759%)  route 5.969ns (53.241%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.608     5.067    nolabel_line33/pe42/sw_IBUF[7]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.191 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.027    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.151 r  nolabel_line33/pe42/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.676    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.212 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.212    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 5.216ns (47.307%)  route 5.810ns (52.693%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.443     4.907    nolabel_line33/pe42/sw_IBUF[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.031 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.653     5.683    nolabel_line33/pe42/y[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.807 r  nolabel_line33/pe42/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     7.522    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.026 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.026    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 5.098ns (48.286%)  route 5.460ns (51.714%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=6, routed)           3.523     4.974    nolabel_line33/pe42/btnL_IBUF
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.098 r  nolabel_line33/pe42/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.938     7.035    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.558 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.558    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.546ns  (logic 5.078ns (48.151%)  route 5.468ns (51.849%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=7, routed)           3.355     4.806    nolabel_line33/pe42/btnR_IBUF
    SLICE_X65Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  nolabel_line33/pe42/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     7.043    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.546 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.546    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.498ns  (logic 5.086ns (48.442%)  route 5.413ns (51.558%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=6, routed)           3.525     4.976    nolabel_line33/pe42/btnL_IBUF
    SLICE_X65Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.100 r  nolabel_line33/pe42/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.888     6.988    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    10.498 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.498    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line33/pe42/Y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 0.267ns (16.273%)  route 1.376ns (83.727%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=6, routed)           1.376     1.595    nolabel_line33/pe42/btnL_IBUF
    SLICE_X64Y19         LUT3 (Prop_lut3_I2_O)        0.048     1.643 r  nolabel_line33/pe42/Y_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.643    nolabel_line33/pe42/Y_reg[0]_i_1_n_0
    SLICE_X64Y19         LDCE                                         r  nolabel_line33/pe42/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line33/pe42/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 0.266ns (15.458%)  route 1.452ns (84.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=7, routed)           1.452     1.673    nolabel_line33/pe42/btnD_IBUF
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  nolabel_line33/pe42/Y_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nolabel_line33/pe42/Y_reg[1]_i_1_n_0
    SLICE_X64Y19         LDCE                                         r  nolabel_line33/pe42/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.434ns (72.771%)  route 0.537ns (27.229%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[1]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nolabel_line33/pe42/Y_reg[1]/Q
                         net (fo=8, routed)           0.098     0.276    nolabel_line33/pe42/sel[1]
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.321 r  nolabel_line33/pe42/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.439     0.760    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.971 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.971    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.447ns (72.054%)  route 0.561ns (27.946%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[1]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nolabel_line33/pe42/Y_reg[1]/Q
                         net (fo=8, routed)           0.095     0.273    nolabel_line33/pe42/sel[1]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  nolabel_line33/pe42/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.467     0.784    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.008 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.008    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.423ns (70.731%)  route 0.589ns (29.269%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[0]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  nolabel_line33/pe42/Y_reg[0]/Q
                         net (fo=8, routed)           0.129     0.307    nolabel_line33/pe42/sel[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.352 r  nolabel_line33/pe42/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.460     0.812    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.012 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.012    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.427ns (67.679%)  route 0.682ns (32.321%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[0]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line33/pe42/Y_reg[0]/Q
                         net (fo=8, routed)           0.128     0.306    nolabel_line33/pe42/sel[0]
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  nolabel_line33/pe42/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.554     0.905    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.109 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.109    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.474ns (65.640%)  route 0.771ns (34.360%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[1]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line33/pe42/Y_reg[1]/Q
                         net (fo=8, routed)           0.253     0.431    nolabel_line33/pe42/sel[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.476 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.164     0.640    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.685 r  nolabel_line33/pe42/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.039    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.245 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.245    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.504ns (66.896%)  route 0.744ns (33.104%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[0]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line33/pe42/Y_reg[0]/Q
                         net (fo=8, routed)           0.223     0.401    nolabel_line33/pe42/sel[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.446 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.241     0.687    nolabel_line33/pe42/y[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.732 r  nolabel_line33/pe42/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     1.012    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.249 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.249    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.504ns (65.525%)  route 0.791ns (34.475%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[0]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line33/pe42/Y_reg[0]/Q
                         net (fo=8, routed)           0.223     0.401    nolabel_line33/pe42/sel[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.446 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.241     0.687    nolabel_line33/pe42/y[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.732 r  nolabel_line33/pe42/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.059    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.295 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.295    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/pe42/Y_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.480ns (62.327%)  route 0.894ns (37.673%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         LDCE                         0.000     0.000 r  nolabel_line33/pe42/Y_reg[1]/G
    SLICE_X64Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line33/pe42/Y_reg[1]/Q
                         net (fo=8, routed)           0.253     0.431    nolabel_line33/pe42/sel[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.476 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.164     0.640    nolabel_line33/pe42/y[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.685 r  nolabel_line33/pe42/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.478     1.162    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.374 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.374    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





