---
layout: default
title: "1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šLPDDRï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI"
---

---

# 1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šLPDDRï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI
*Hybrid Memory (LPDDR + FeRAM) for Mobile/Edge AI*

---

ç¾åœ¨ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIå‘ã‘ã®æ¨™æº–ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒªã¯ **LPDDR** ã§ã‚ã‚‹ã€‚  
æˆ‘ã€…ã¯ **FeRAM** ã‚’ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã—ã¦å®Ÿè£…ã—ã€ä¸æ®ç™ºæ©Ÿèƒ½ã‚’ä»˜ä¸ã™ã‚‹ã“ã¨ã§ã€ä½å¾…æ©Ÿé›»åŠ›ã¨  
**ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ ï¼ˆé›»æºæ–­å¾Œã‚‚çŠ¶æ…‹ã‚’ä¿æŒã—ã€å³æ™‚å¾©å¸°ï¼ç¬æ™‚å†é–‹ã§ãã‚‹æ©Ÿèƒ½ï¼‰** ã‚’å®Ÿç¾ã™ã‚‹ã€‚  
*In mobile edge AI, the dominant working memory is LPDDR. By adding FeRAM as a chiplet with non-volatility,  
we enable low standby power and instant resume (retaining state across power-off and resuming instantly).*  

ã“ã®æ–¹å¼ã¯ **LPDDRã®å¸¯åŸŸåŠ¹ç‡ã‚’ç¶­æŒã—ã¤ã¤ã€ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆã‚„ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æŠ‘åˆ¶ã‚’FeRAMã«ã‚ªãƒ•ãƒ­ãƒ¼ãƒ‰**ã§ãã‚‹ãŸã‚ã€  
ãƒãƒ©ãƒ³ã‚¹ã®å–ã‚ŒãŸãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰æ§‹æˆã‚’æä¾›ã™ã‚‹ã€‚  
*This approach preserves LPDDRâ€™s bandwidth efficiency while offloading checkpoints and refresh suppression to FeRAM,  
offering a well-balanced hybrid memory architecture.*  

---

## ğŸ¯ 1.6.1 ç›®æ¨™ã¨åˆ¶ç´„ / Goals & Constraints

- **ç›®æ¨™**: å¸¯åŸŸåŠ¹ç‡ç¶­æŒãƒ»ä½å¾…æ©Ÿé›»åŠ›ãƒ»ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ   
*Goals: maintain bandwidth efficiency, minimize standby power, enable instant resume.*  

- **åˆ¶ç´„**: å®Ÿè£…é¢ç©ãƒ»BOMã‚³ã‚¹ãƒˆãƒ»FeRAMè€ä¹…æ€§  
*Constraints: die area, BOM, FeRAM endurance.*  

---

## ğŸ—ï¸ 1.6.2 ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / Architecture

- **LPDDR** = ãƒ¡ã‚¤ãƒ³ãƒ¯ãƒ¼ã‚­ãƒ³ã‚°ãƒ¡ãƒ¢ãƒª  
*LPDDR = main working memory*  

- **FeRAM** = ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆï¼OSçŠ¶æ…‹ï¼Coldé ˜åŸŸã®ä¸æ®ç™ºå±¤  
*FeRAM = persistent tier for checkpoints, OS state, and cold data*  

- **çµ±åˆ** = ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼SiPçµ±åˆï¼‹SystemDKåˆ¶å¾¡  
*Integration = chiplet/SiP packaging with SystemDK supervision*  

```mermaid
flowchart TD
  CPU["ğŸ–¥ï¸ CPU / Accelerator"]
  LPDDR["ğŸ“— LPDDR: working memory"]
  NV["ğŸ’¾ FeRAM: persistent tier (ckpt / OS state)"]

  CPU --> LPDDR
  LPDDR <---> NV
  note1{{SystemDK<br/>checkpoint / refresh offload}}
  NV -.-> note1
  LPDDR -.-> note1
```

---

## ğŸš€ 1.6.3 å°†æ¥å±•é–‹ / Path to HBMï¼‹FeFET

å°†æ¥ã®é«˜å¸¯åŸŸç”¨é€”ã§ã¯ **HBMï¼‹FeFET** ã¸ã®ç½®æ›ãŒå¯èƒ½ã§ã‚ã‚‹ã€‚  
ãŸã ã—ã€ç¾è¡Œã®ãƒ¢ãƒã‚¤ãƒ«SoCè¨­è¨ˆã«ãŠã„ã¦ã¯ **LPDDRï¼‹FeRAM** ãŒã‚ˆã‚Šç¾å®Ÿçš„ã‹ã¤ä½ã‚³ã‚¹ãƒˆã§ã‚ã‚Šã€  
å®Ÿè£…æ€§ã¨åŠ¹ç‡ã®ãƒãƒ©ãƒ³ã‚¹ãŒå–ã‚Œã¦ã„ã‚‹ã€‚  
*For future high-bandwidth use cases, HBM + FeFET can replace this scheme.  
However, in todayâ€™s mobile SoC designs, LPDDR + FeRAM offers a more practical and cost-efficient balance.*  

---

## é–¢é€£æ–‡æ›¸ / Related Documents

ğŸ‘‰ [ğŸ“„ LPDDR+FeRAM Chiplet Integration (PDF)](./LPDDR_FeRAM.pdf)  

ğŸ‘‰ [ğŸ“„ HBM+FeRAM Chiplet Integration (PDF)](./HBM_FeRAM_Chiplet_MobileEdgeAI.pdf)  
