# USB

-----

# 1. RK3568 USB μ»¨νΈλ΅¤λ¬ λ° PHY μ†κ°
RK3568λ” 1κ°μ OTG μΈν„°νμ΄μ¤, 1κ°μ USB 3.0 νΈμ¤νΈ μΈν„°νμ΄μ¤ λ° 2κ°μ USB2.0 νΈμ¤νΈ μΈν„°νμ΄μ¤λ¥Ό ν¬ν•¨ν•μ—¬ μ΄ 4κ°μ USB μ£Όλ³€ μ¥μΉ μΈν„°νμ΄μ¤λ¥Ό μ§€μ›ν•©λ‹λ‹¤.
USB μΈν„°νμ΄μ¤ μ΄λ¦„κ³Ό μΈν„°νμ΄μ¤ μ ν• κ°„μ ν•΄λ‹Ή κ΄€κ³„λ” λ‹¤μκ³Ό κ°™μµλ‹λ‹¤.

| Chip   	| OTG0       	| HOST1        	| HOST2        	| HOST3        	|
|--------	|------------	|--------------	|--------------	|--------------	|
| RK3568 	| USB3.0 OTG 	| USB 3.0 HOST 	| USB 2.0 HOST 	| USB 2.0 HOST 	|
| RK3566 	| USB2.0 OTG 	| USB 3.0 HOST 	| USB 2.0 HOST 	| USB 2.0 HOST 	|

1.1 rk3568-poc μ‚¬μ© USB μ»¨νΈλ΅¤λ¬

| **board**  	| **OTG0**    	| **HOST1** 	| **HOST2**     	| **HOST3** 	|
|------------	|-------------	|-----------	|---------------	|-----------	|
| rk3568-poc 	| usb 2.0 otg 	| X         	| usb 2.0 host  	| X         	|


μ•„λ κ·Έλ¦Όμ€ RK356x USB controllerμ™€ PHY κ°„ λ‹¤μ΄μ–΄κ·Έλ¨μ…λ‹λ‹¤.

  ![](./images/USB_03.png)

 1. κ° USB2.0 PHYμ—λ” USB2.0 μ»¨νΈλ΅¤λ¬μ—μ„ κ°κ° μ‚¬μ©ν•λ” 2κ°μ ν¬νΈκ°€ μμµλ‹λ‹¤. 
 2. OTG ν¬νΈμ USB3.0 μ»¨νΈλ΅¤λ¬μ™€ SATA0 μ»¨νΈλ΅¤λ¬λ” Combo PHY0μ„ κ³µμ ν•κ³ ,  HOST1ν¬νΈμ USB3.0 μ»¨νΈλ΅¤λ¬μ™€ SATA1/QSGMII μ»¨νΈλ΅¤λ¬λ”  Combo PHY1μ„ κ³µμ ν•©λ‹λ‹¤. 
   OTG ν¬νΈμ SATA0μ™€ USB3.0 κΈ°λ¥μ€ ν•¨κ» μ‚¬μ©ν•  μ μ—†μΌλ―€λ΅, μ ν’ ν•νƒμ— λ”°λΌ κµ¬μ„±ν•΄μ•Ό ν•©λ‹λ‹¤.
 3. **EHCI/OHCI**λ” USB μ»¨νΈλ΅¤λ¬κ°€ EHCI μ»¨νΈλ΅¤λ¬μ™€ OHCI μ»¨νΈλ΅¤λ¬λ¥Ό ν†µν•©ν•λ” κ²ƒμ„ μλ―Έν•©λ‹λ‹¤. 
   **DWC3/xHCI**λ” USB μ»¨νΈλ΅¤λ¬κ°€ DWC3 μ»¨νΈλ΅¤λ¬μ™€ xHCI μ»¨νΈλ΅¤λ¬λ¥Ό ν†µν•©ν•λ” κ²ƒμ„ μλ―Έν•©λ‹λ‹¤.


-----

# 2. RK3568 USB ν•λ“μ›¨μ–΄ νλ΅ μ„¤κ³„

## 2.1 RK3568 USB 2.0/3.0 PHY power supply controller

RK3568 μ—λ” 2κ°μ USB 2.0 PHYκ°€ ν¬ν•¨λμ–΄ μμΌλ©°, κ°κ°μ—λ” 3.3V, 1.8V λ° 0.9Vμ μ„Έκ°€μ§€μ power supply μ¥μΉκ°€ μμµλ‹λ‹¤. μ΄ μ„Έκ°€μ§€μ power supply μ¥μΉμ μ „μ•• μ”κµ¬μ‚¬ν•­μ€ μ•„λμ™€ κ°™μµλ‹λ‹¤.

| **Supply Voltage** 	| **Min** 	| **Typ** 	| **Max** 	| **Unit** 	|
|--------------------	|---------	|---------	|---------	|----------	|
| USB_AVDD_3V3       	| 3.0     	| 3.3     	| 3.6     	| V        	|
| USB_AVDD_1V8       	| 1.62    	| 1.8     	| 1.98    	| V        	|
| USB_AVDD_0V9       	| 0.81    	| 0.9     	| 0.99    	| V        	|


## 2.2 RK3568 USB OTG μΈν„°νμ΄μ¤ ν•λ“μ›¨μ–΄ νλ΅

RK3568 OTG ν¬νΈ ν•λ“μ›¨μ–΄ μ„¤κ³„μ‹ κ³ λ ¤μ‚¬ν•­.

- DP/DM μ anti-pressure/anti-static capabilityλ¥Ό ν–¥μƒ μ‹ν‚¤λ ¤λ©΄, 2.2Ξ© resistors μ— μ—°κ²°ν•΄μ•Ό ν•©λ‹λ‹¤.
- USB deviceμ λ™μ  ν”λ¬κ·Έ κ°μ§€ λ° μ¶©μ „ μ ν•μ„ κ°μ§€λ¥Ό μ§€μ›ν•λ ¤λ©΄ VBUSDET ν•€μ„ USB μΈν„°νμ΄μ¤μ— μ—°κ²°ν•΄μ•Ό ν•©λ‹λ‹¤.
- USB μ¥μΉ λ™μ  ν”λ¬κ·Έ κ°μ§€ λ° μ¶©μ „ μ ν• κ°μ§€ κΈ°λ¥μ„ μ‚¬μ© ν•μ§€ μ•λ” κ²½μ°, VBUSDET ν•€μ„ μµλ€ 3.3Vλ΅ pull-upν•κ±°λ‚ floating μƒνƒλ΅ λ‘μ μμµλ‹λ‹¤.(3.3V pullup μ¶”μ²)
  RK3568μ maskrom USBμ κ²½μ°, VBUSDET ν•€μ΄ floating μƒνƒλ΅ λ‚¨μ•„μμ–΄λ„ μ •μƒμ μΌλ΅ μ‘λ™ν•κ³  νμ›¨μ–΄ λ‹¤μ΄λ΅λ“κ°€ κ°€λ¥ν•©λ‹λ‹¤.

 
RK3568μ OTG λ” μΌλ°μ μΌλ΅ μ•„λ 3κ°€μ§€ νƒ€μ…μΌλ΅ μ„¤κ³„λ©λ‹λ‹¤.

### 2.2.1. RK3568 OTG ν¬νΈ : Micro-B μΈν„°νμ΄μ¤ νλ΅ μ„¤κ³„
### 2.2.2. RK3568 OTG ν¬νΈ : Type-A μΈν„°νμ΄μ¤ νλ΅ μ„¤κ³„
  - USB2.0 Type-A μΈν„°νμ΄μ¤ : (rk3568-poc)
  - USB3.0 Type-A μΈν„°νμ΄μ¤ 
### 2.2.3. RK3568 OTG ν¬νΈ : Type-C μΈν„°νμ΄μ¤ νλ΅ μ„¤κ³„

## 2.3 RK3568 USB 3.0 HOST1 μΈν„°νμ΄μ¤ ν•λ“μ›¨μ–΄ νλ΅

RK3568 USB 3.0 HOST Type-A μΈν„°νμ΄μ¤ ν•λ“μ›¨μ–΄ νλ΅λ” OTG ν¬νΈ Type-A μΈν„°νμ΄μ¤ νλ΅μ™€ μ μ‚¬ν•μ§€λ§ μ°¨μ΄μ μ€ Rk3568 USB 3.0 HOST μ—λ” VBUSDET ν•€κ³Ό  ID ν•€μ΄ μ—†μµλ‹λ‹¤.

## 2.4 RK3568 HOST2/HOST3 μΈν„°νμ΄μ¤ ν•λ“μ›¨μ–΄ νλ΅


-----

# 3. RK3568 USB DTS configuration 

RK3568 USB ν•λ“μ›¨μ–΄ νλ΅λ” λ‹¤μ–‘ν• νΉμ„±, νΉν USB OTG ν¬νΈμ μ μ—°ν• ν•λ“μ›¨μ–΄ νλ΅μ™€ λ³µμ΅ν• USB 3.0/SATA/QSGMII Combo PHY λ‹¤μ¤‘ν™” κ΄€κ³„λ¥Ό κ°€μ§€κ³  μμµλ‹λ‹¤. 


## 3.1 RK3568 OTG configuration

RK3568 OTG μ DTS node μ΄λ¦„μ€ λ‹¤μκ³Ό κ°™μ΄ μ •μλμ–΄μ Έ μμµλ‹λ‹¤.

| **usbdrd30**               	| **usbdrd_dwc3**           	| **usb2phy0**                                     	| **u2phy0_otg**         	| **combphy0_us**  	|
|----------------------------	|---------------------------	|--------------------------------------------------	|------------------------	|------------------	|
| usb controller parent node 	| usb controller child node 	| usb 2.0 PHY parent node (shared with HOST1 port) 	| usb 2.0 PHY child node 	| usb 3.0 PHY node 	|

π© note : RK3568 OTG ν¬νΈλ” USB2.0 λ° USB3.0 κΈ°λ¥μ„ μ§€μ›ν•λ©° λ™μΌν• USB μ»¨νΈλ΅¤λ¬μ— μ†ν•λ©° DTS node μ΄λ¦„μ€ usbdrd30 λ° usbdrd_dwc3 μ…λ‹λ‹¤.  


### 3.1.2. RK3568 OTG μΌλ΅ κµ¬μ„±λ RK3568 OTG

USB3.0 μΌλ΅ μ‚¬μ©λλ” RK3568 OTGμ DTS κµ¬μ„±μ€ μ•„λμ™€ κ°™μµλ‹λ‹¤.

```dtb
&combphy0_us {				// usb 3.0 phy node
	status = "okay";
};

&u2phy0_otg {				// usb 2.0 phy child node
	vbus-supply = <&vcc5v0_otg>;
	status = "okay";
};

&usb2phy0 {					// usb 2.0 phy parent node 
	status = "okay";
};

&usbdrd_dwc3 {				// usb controller child node
	dr_mode = "otg";
	extcon = <&usb2phy0>;
	status = "okay";
};

&usbdrd30 {					// usb controller parent node
	status = "okay";
};
```

- u2phy0_otgμ vbus-supplyλ” OTG ν¬νΈμ VBUS configuration μ…λ‹λ‹¤.
- OTG ν¬νΈμ— HOST/DEVICE μ „ν™ κΈ°λ¥μ΄ ν•„μ”ν•μ§€λ§ κΈ°λ³Έμ μΌλ΅ νΈμ¤νΈ λ¨λ“μ—μ„ μ‘λ™ν•΄μ•Ό ν•λ” κ²½μ°, usbdrd_dwc3μ—μ„ dr_modeλ¥Ό otg λ΅ κµ¬μ„±ν•λ‹¤μ μ „ν™ λ…λ Ήμ— λ”°λΌ λ™μ‘μ„ μ·¨ν•©λ‹λ‹¤.
  (μλ¥Ό λ“¤μ–΄, μ΄κΈ°ν™”μ—μ„ init.rcμ λ…λ Ήμ„ μ‚¬μ©ν•μ—¬ OTGν¬νΈμ USB λ¨λ“λ¥Ό HOSTλ΅ μ „ν™ν•©λ‹λ‹¤.)

### 3.1.3. USB 2.0 μΌλ΅ configuration

USB2.0 μΈν„°νμ΄μ¤λ΅ κµ¬μ„±λ RK3568 OTGμ DTS configuration μ€ μ•„λμ™€ κ°™μµλ‹λ‹¤.
(rk3568 poc)

```dtb
&combphy0_us {				// usb 3.0 phy node
	rockchip,dis-u3otg0-port;
	/* OTG μ™€ SATA0 μ—μ„ combphy0_usμ„ μ‚¬μ©ν•μ§€ μ•μΌλ©΄ λΉ„ν™μ„±ν™” ν•©λ‹λ‹¤. */
	status = "okay";
};

&u2phy0_otg {				// usb 2.0 phy child node
	vbus-supply = <&vcc5v0_otg>;
	status = "okay";
};

&usb2phy0 {					// usb 2.0 phy parent node
	status = "okay";
};

&usbdrd_dwc3 {				// usb controller child node
	dr_mode = "otg";
	phys = <&u2phy0_otg>;
	phy-names = "usb2-phy";
	extcon = <&usb2phy0>;
	maximum-speed = "high-speed";
	snps,dis_u2_susphy_quirk;
	status = "okay";
};

&usbdrd30 {					// usb controller parent node
	status = "okay";
};
```

- combphy0_us λ…Έλ“λ” OTG USB3.0 PHYμ™€ SATA0μ— μν•΄ λ‹¤μ¤‘ν™” λκΈ° λ•λ¬Έμ—, OTG USB3.0 PHYκ°€ combphy0_us λ¥Ό μ‚¬μ©ν•μ§€ μ•κ³  SATA0 μ—μ„ combphy0_usμ„ μ‚¬μ©ν•λ” κ²½μ°, DTSμ OTG3.0 PHY μ κµ¬μ„±μ— λ”°λΌ combphy0_usμ„ κµ¬μ„±ν•΄μ•Ό ν•©λ‹λ‹¤. 
  SATA0 μ—μ„ combphy0_usμ„ μ‚¬μ©ν•μ§€ μ•λ” κ²½μ°, combphy0_usμ ν•λ“μ›¨μ–΄ νλ΅μ— μ „μ›μ΄ κ³µκΈ‰λμ§€ μ•μΌλ―€λ΅ DTSμ—μ„ combphy0_us μ configuration μ„ κΊΌμ•Ό ν•©λ‹λ‹¤. 
- u2phy0_otgμ vbus-supplyλ” OTG ν¬νΈμ VBUS μ „μ› configurationμ…λ‹λ‹¤. 


## 3.2. RK3568 HOST1 configuration
 RK3568 HOST1μ DTS λ…Έλ“μ΄λ¦„μ€ μ•„λμ™€ κ°™μ΄ μ •μ λ©λ‹λ‹¤.

| **usbhost30**              	| **usbhost_dwc3**          	| **usb2phy0**                                  	| **u2phy0_host**        	| **combphy1_usq** 	|
|----------------------------	|---------------------------	|-----------------------------------------------	|------------------------	|------------------	|
| usb controller parent node 	| usb controller child node 	| usb2.0 PHY parent node (shared with OTG port) 	| usb 2.0 PHY child node 	| usb 3.0 PHY node 	|

### 3.2.1. USB3.0 μΌλ΅ κµ¬μ„±λ RK3568 HOST1 HOST3.0 μΌλ΅ μ‚¬μ©λλ” RK3568 HOST1μ DTS configuration μ€ μ•„λμ™€ κ°™μµλ‹λ‹¤.

```dtb
&combphy1_usq {				// usb 3.0 phy node
	status = "okay";
};

&u2phy0_host {				// usb 2.0 phy child node
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy0 {					// usb2.0 phy parent node
	status = "okay";
};

&usbhost_dwc3 {				// usb controller child node
	status = "okay";
};

&usbhost30 {				// usb controller parent node
	status = "okay";
};
```

- u2phy0_host μ phy-supplyλ” Host1 ν¬νΈμ VBUS μ „μ›κ³Ό  κµ¬μ„±ν•©λ‹λ‹¤.

### 3.2.2. RK3568 HOST1 μ΄ USB2.0 μΌλ΅λ§ μ‚¬μ©λλ” κ²½μ°.
 RK3568 μ HOST1 μΈν„°νμ΄μ¤κ°€ USB2.0μΌλ΅λ§ μ‚¬μ©λλ” κ²½μ°, DTS configuration μ…λ‹λ‹¤.

```dtb
&combphy1_usq {				// usb 3.0 phy node
	rockchip,dis-u3otg1-port;
	/* HOST1, SATA1, QSGMIIλ” combphy1_usqλ¥Ό μ‚¬μ©ν•λ©°, μ‚¬μ©ν•μ§€ μ•μ€ κ²½μ°, disabled */
	status = "okay";
};

&u2phy0_host {				// usb 2.0 phy child node
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy0 {					// usb 2.0 phy parent node
	status = "okay";
};

&usbhost_dwc3 {				// usb controller child node
	phys = <&u2phy0_host>;
	phy-names = "usb2-phy";
	maximum-speed = "high-speed";
	status = "okay";
};

&usbhost30 {				// usb controller parent node
	status = "okay";
};

```

- combphy1_usq nodeλ” HOST1μ USB3.0 PHYμ™€ SATA1/QSGMIIμ— μν•΄ λ‹¤μ¤‘ν™”ν•©λ‹λ‹¤.  HOST1 λ° SATA1/QSGMIIμ USB3.0 PHYκ°€ combphy1_usqλ¥Ό μ‚¬μ©ν•μ§€ μ•λ” κ²½μ°, λΉ„ν™μ„±ν™” ν•΄μ•Όν•©λ‹λ‹¤.
- HOST1μ„ μ‚¬μ©ν•μ§€ μ•λ” κ²½μ°, μ κ±°ν•λ©΄ λ©λ‹λ‹¤. ν•μ§€λ§, usb2phy0 λ…Έλ“λ”  OTG μ™€ κ³µμ κ°€ λλ©°, κΈ°λ³Έμ μΌλ΅  OTGν¬νΈλ¥Ό μ‚¬μ©ν•λ―€λ΅ ν•¨κ» ν™•μΈμ΄ ν•„μ”ν•©λ‹λ‹¤.


## 3.3. RK3568 HOST2 configuration

| **usb_host0_ehci**     	| **usb_host0_ochi**        	| **usb2phy1**                           	| **u2phy1_otg**  	|
|------------------------	|---------------------------	|----------------------------------------	|-----------------	|
| sub HS controller node 	| usb FS/LS controller node 	| usb phy parent node(shared with host3) 	| usb phy subnode 	|

Rk3568 HOST2 dts configuration

```dtb
&u2phy1_otg {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy1 {
	status = "okay";
};

&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};
```

- u2phy1_otgμ phy-supplyλ” HOST2 ν¬νΈμ VBUS μ „μ› κµ¬μ„±μ…λ‹λ‹¤. 
- HOST2κ°€ ν•λ“μ›¨μ–΄ μ‚¬μ©λμ§€ μ•λ” κ²½μ°, μ„μ κµ¬μ„±μ„ μ κ±°ν•λ©΄ λ‹«ν™λ‹λ‹¤. ν•μ§€λ§  usb2phy1 λ…Έλ“λ” HOST3 κ³Ό κ³µμ λλ©° μ¦‰, HOST2, HOST3μ΄ λ¨λ‘ μ‚¬μ©λμ§€ μ•λ” κ²½μ° λ‹«μµλ‹λ‹¤.

## 3.4. RK3568 HOST3 configuration

| **usb_host1_ehci**     	| **usb_host1_ochi**        	| **usb2phy1**                           	| **u2phy1_host**  	|
|------------------------	|---------------------------	|----------------------------------------	|-----------------	|
| sub HS controller node 	| usb FS/LS controller node 	| usb phy parent node(shared with host2) 	| usb phy subnode 	|

Rk3568 HOST3 dts configuration

```dtb
&u2phy1_host {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy1 {
	status = "okay";
};

&usb_host1_ehci {
	status = "okay";
};

&usb_host1_ohci {
	status = "okay";
};
```

- HOST3μ΄ ν•λ“μ›¨μ–΄μ—μ„ μ‚¬μ©λμ§€ μ•λ” κ²½μ° configurationμ„ μ κ±° ν•μ‹­μ‹μ¤. usb2phy1 λ…Έλ“λ” HOST2μ™€ κ³µμ λλ©° HOST2 λ° HOST3 μ΄ λ¨λ‘ μ‚¬μ©λμ§€ μ•λ” κ²½μ°μ—λ§ λ‹«μµλ‹λ‹¤.


## USB VBUS configuration
 Rockchip ν”λ«νΌμ USB VBUS μ μ–΄ νλ΅μ—λ” μΌλ°μ μΌλ΅ GPIO control power supply voltage regulator chip output, Rockchip PMIC output, hardware direct outpu(softwareλ΅ μ μ–΄λμ§€ μ•μ.)κ³Ό κ°™μ€ μ—¬λ¬ λ°©μ‹μ΄ ν¬ν•¨λ©λ‹λ‹¤.


### 3.5.1. GPIO control power supply voltage retgulator chip output VBUS
 μ΄ μ†”λ£¨μ…μ„ ν†µν•μ—¬ μΌλ°μ μΌλ΅ μ¶©μ „ μ†”λ£¨μ…μ΄ μ—†λ” USB Host ν¬νΈ λ° OTG ν¬νΈμ— μ μ©κ°€λ¥ν•λ©°, DTS configurationμ„ λ‹¤μκ³Ό κ°™μµλ‹λ‹¤.

```dtb
vcc5v0_otg: vcc5v0-otg-regulator {
	compatible = "regulator-fixed";
	enable-active-high;
	gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
	pinctrl-names = "default";
	pinctrl-0 = <&vcc5v0_otg_en>;
	regulator-name = "vcc5v0_otg";
};


&pinctrl {
	...
	usb {
	vcc5v0_otg_en: vcc5v0-otg-en {
		rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
	};
};
...
```

### 3.5.2. Rockchipμ PMIC VBUS output
 μ΄ μ†”λ£¨μ…μ€ μΌλ°μ μΌλ΅ μ¶©μ „ μ†”λ£¨μ…μ΄ μλ” OTG ν¬νΈμ— μ μ©λλ©° DTS configuration μ€ μ•„λμ™€ κ°™μµλ‹λ‹¤.

```dtb
rk817: pmic@20 {
	...
	regulators {
		otg_switch: OTG_SWITCH {
			regulator-name = "otg_switch";
			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};
	};
	...
};
```

- Rk817μ—μ„ configuationλμ—μµλ‹λ‹¤.


-----

# 4. RK3568 USB OTG mode switch command
 RK3568 SDKλ” USB 2.0/3.0 OTGμ forced settingμ„ μ§€μ›ν•λ©°, USB ν•λ“μ›¨μ–΄ νλ΅ λλ” Type-C μΈν„°νμ΄μ¤μ OTG ID λ λ²¨μ— μν–¥μ„ λ°›μ§€ μ•κ³ , μ†ν”„νΈμ›¨μ–΄ λ°©μ‹μ„ ν†µν•΄ Host / Peripheral mode λ΅ μ „ν™ν•©λ‹λ‹¤.

 RK3568 Linux-4.19 kernel μ—μ„ Peripher mode λλ” Host mode μ¤μ„μΉ­ USB μ»¨νΈλ΅¤λ¬ λ°©λ²•.

```bash
#1.Force host mode
echo host > /sys/devices/platform/fe8a0000.usb2-phy/otg_mode

#2.Force peripheral mode
echo peripheral > /sys/devices/platform/fe8a0000.usb2-phy/otg_mode

#3.Force otg mode
echo otg > /sys/devices/platform/fe8a0000.usb2-phy/otg_mode

```


π© note  : μΌλ¶€ μ‘μ©ν”„λ΅κ·Έλ¨μ—μ„ κΈ°λ³Έμ μΌλ΅  OTG ν¬νΈκ°€ HOST λ¨λ“λ΅ μ‘λ™ν•κ² ν•λ ¤λ©΄, DTSμ dr_modeλ¥Ό κΈ°λ³Έμ μΌλ΅ "otg"λ΅ κµ¬μ„±ν• λ‹¤μ, **Force host mode** λ…λ Ήμ„ μ‚¬μ©ν•λ” κ²ƒμ΄ μΆ‹μµλ‹λ‹¤.
(as init.rc)


-----
π© note 

β” usb interface   

**(OTG0_HS/FS/LS)**
  * USB3_OTG0_DP
  * USB3_OTG0_DM

**(HOST1_HS/FS/LS)**
  * USB3_HOST1_DP
  * USB3_HOST1_DM

**(USB2.0 HOST)**
  * USB2_HOST2_DP
  * USB2_HOST2_DM

  * USB2_HOST3_DP
  * USB2_HOST3_DM

**(USB3.0 OTG0_SS)**
  * USB3_OTG0_SSTXP
  * USB3_OTG0_SSTXN
  * USB3_OTG0_SSRXP
  * USB3_OTG0_SSRXN

**(USB30 HOST1_SS)**
  * USB3_HOST1_SSTXP
  * USB3_HOST1_SSTXN
  * USB3_HOST1_SSRXP
  * USB3_HOST1_SSRXN



-----

β” μ©μ–΄ μ„¤λ…

- USB 2.0 : PCμ κ°μΆ… μ£Όλ³€ μ¥μΉλ“¤μ„ μ—°κ²°ν•κΈ° μ„ν• μΈν„°νμ΄μ¤ κ·κ²© μ¤‘ ν•λ‚.   
  λ‹¤μ–‘ν• λ²„μ „μ΄ μμΌλ©°, λ²„μ „λ³„λ΅ μ†λ„κ°€ λ‹¤λ¥΄λ‹¤.(2.0μ κ²½μ°, 480Mbit/s μ λ°μ΄ν„° μ†λ„)  
- SSUSB : SuperSpeed USBλ” λ²„μ „ 3μ„ μΌμ»·λ” λ§μ΄λ‹¤.  
  λ²„μ „3μ€ λ¶€λ¥΄λ”κ² λ‹¤μ–‘ν•λ° 3.0=3.1GEN1=3.2GEN1 κ°™μ€ λ§μ΄λ‹¤.   
  (2~20Gbpsμ μ „μ†΅μ†λ„λ¥Ό κ°€μ§€κ³  μλ‹¤.)  
- Critical Signals  
  * DP : USB 2.0 differential data pair, positive, D+
  * DM : USB 2.0 differential data pair, negative, D-
  * SSTXP : SSUSB differential data pair, TX, positive, D+
  * SSTXN : SSUSB differential data pair, TX, negative, D+
  * SSRXP : SSUSB differential data pair, RX, positive, D-
  * SSRXN : SSUSB differential data pair, RX, negative, D-

	  
-----


β” μ»¤λ„¥ν„°
- USB 3.0 μ»¤λ„¥ν„°

  ![](./images/USB_01.png)

- USB 2.0 μ»¤λ„¥ν„°

  ![](./images/USB_02.png)
