#--  Synopsys, Inc.
#--  Version L-2016.03L-1
#--  Project file D:\UIUC\2017_Spring\ECE_396\IoT_competition\impl1\run_options.txt
#--  Written on Mon Mar 27 17:40:42 2017


#project files
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/RD1171/source/Verilog/I2S_Controller.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/RD1171/source/Verilog/i2s_rx.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/pll1.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/top.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/fifo_left.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/fifo_right.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/zcr.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/squares.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/ste.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/submean2.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/fifo_submean.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/rising_edge_det.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/clkdiv.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/char_cntrl.v"
add_file -verilog "D:/UIUC/2017_Spring/ECE_396/IoT_competition/beam_forming.v"



#implementation: "impl1"
impl -add impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {D:/UIUC/2017_Spring/ECE_396/IoT_competition}

#device options
set_option -technology MACHXO3L
set_option -part LCMXO3L_6900C
set_option -package BG256C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./i2s_small_impl1.edi"

#set log file 
set_option log_file "D:/UIUC/2017_Spring/ECE_396/IoT_competition/impl1/i2s_small_impl1.srf" 
impl -active "impl1"
