{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.997739,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0557455,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.102261,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0744713,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0477557,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0744713,
	"finish__timing__setup__tns": -1.97654,
	"finish__timing__setup__ws": -1.97654,
	"finish__clock__skew__setup": 0.102864,
	"finish__clock__skew__hold": 0.102864,
	"finish__timing__drv__max_slew_limit": -0.243684,
	"finish__timing__drv__max_slew": 379,
	"finish__timing__drv__max_cap_limit": -0.454364,
	"finish__timing__drv__max_cap": 41,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.129883,
	"finish__power__switching__total": 0.0534515,
	"finish__power__leakage__total": 0.0206443,
	"finish__power__total": 0.203979,
	"finish__design__io": 1453,
	"finish__design__die__area": 1.21e+06,
	"finish__design__core__area": 1.1655e+06,
	"finish__design__instance__count": 136835,
	"finish__design__instance__area": 552948,
	"finish__design__instance__count__stdcell": 136809,
	"finish__design__instance__area__stdcell": 223771,
	"finish__design__instance__count__macros": 26,
	"finish__design__instance__area__macros": 329177,
	"finish__design__instance__utilization": 0.474429,
	"finish__design__instance__utilization__stdcell": 0.267565
}