
---------- Begin Simulation Statistics ----------
final_tick                                57484727000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188911                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660200                       # Number of bytes of host memory used
host_op_rate                                   206728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   529.35                       # Real time elapsed on the host
host_tick_rate                              108595111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057485                       # Number of seconds simulated
sim_ticks                                 57484727000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.149695                       # CPI: cycles per instruction
system.cpu.discardedOps                        377906                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4596553                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.869796                       # IPC: instructions per cycle
system.cpu.numCycles                        114969454                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954992     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534330     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       110372901                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            441                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361163                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298360                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53703                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736289                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563316                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566561                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122901                       # number of overall misses
system.cpu.dcache.overall_misses::total        122901                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5336151500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5336151500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5336151500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5336151500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689462                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43459.310991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43459.310991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43418.291959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43418.291959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72256                       # number of writebacks
system.cpu.dcache.writebacks::total             72256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4011002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4011002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4013196500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4013196500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44445.210868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44445.210868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44414.893146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44414.893146                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    760937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    760937000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14572.591302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14572.591302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    575436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    575436000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13454.826038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13454.826038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4575214500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4575214500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64834.124532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64834.124532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3435566500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3435566500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72361.230465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72361.230465                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2194000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2194000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19765.765766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19765.765766                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.944775                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.463042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.944775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958036                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106746                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764219                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367525                       # number of overall hits
system.cpu.icache.overall_hits::total        28367525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44161000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44161000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44161000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44161000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368295                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368295                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368295                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368295                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57351.948052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57351.948052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57351.948052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57351.948052                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43391000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43391000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43391000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56351.948052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56351.948052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56351.948052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56351.948052                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44161000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44161000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57351.948052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57351.948052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43391000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56351.948052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56351.948052                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.242590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.941558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.242590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369065                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57484727000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51026                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51275                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 249                       # number of overall hits
system.l2.overall_hits::.cpu.data               51026                       # number of overall hits
system.l2.overall_hits::total                   51275                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39361                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39882                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             39361                       # number of overall misses
system.l2.overall_misses::total                 39882                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39615000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3304224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3343839000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39615000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3304224000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3343839000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.676623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.435472                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.437509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.676623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.435472                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.437509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76036.468330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83946.647697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83843.312773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76036.468330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83946.647697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83843.312773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6542                       # number of writebacks
system.l2.writebacks::total                      6542                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39876                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2910338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2944440000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2910338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2944440000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.435417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.437443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.435417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.437443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65579.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73949.042077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73839.903701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65579.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73949.042077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73839.903701                       # average overall mshr miss latency
system.l2.replacements                           7108                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8668                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3256977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3256977000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83921.077042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83921.077042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2868877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2868877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73921.077042                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73921.077042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39615000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39615000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76036.468330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76036.468330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65579.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65579.807692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47247000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85747.731397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85747.731397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41461500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75936.813187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75936.813187                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26195.989220                       # Cycle average of tags in use
system.l2.tags.total_refs                      179255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.495310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       267.435630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25928.553590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.799438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    756920                       # Number of tag accesses
system.l2.tags.data_accesses                   756920                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030776976500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              101019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6542                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39876                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6542                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6542                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.113260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.290711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1611.067881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          360     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.001729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.189746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.55%      0.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              355     98.07%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      1.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2552064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               418688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57482422000                       # Total gap between requests
system.mem_ctrls.avgGap                    1238364.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2518464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       417088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 578936.384267772548                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 43811010.879463687539                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 7255631.569755910896                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39356                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6542                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12815000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1295210000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 800416658000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24644.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32910.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 122350452.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2518784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2552064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       418688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       418688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39356                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39876                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6542                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6542                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       578936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43816578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44395514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       578936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       578936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7283465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7283465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7283465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       578936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43816578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        51678979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39871                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6517                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          446                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               560443750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1308025000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14056.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32806.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               30337                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5480                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10570                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   280.861306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   217.031070                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.622210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1187     11.23%     11.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6651     62.92%     74.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          722      6.83%     80.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          416      3.94%     84.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          352      3.33%     88.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          306      2.89%     91.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          152      1.44%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          496      4.69%     97.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          288      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10570                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2551744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             417088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.389947                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.255632                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38384640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20398125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141714720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16855380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4537272480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13387861320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10800146880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28942633545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   503.483883                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27965083250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1919320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27600323750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        37092300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19715025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142964220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17163360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4537272480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13092003390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11049290400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28895501175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.663972                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28614197500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1919320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26951209500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6542                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1066                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86419                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86419                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2970752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2970752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39876                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            82180500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211370750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272503                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10409152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10478528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7108                       # Total snoops (count)
system.tol2bus.snoopTraffic                    418688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.158380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95735     97.43%     97.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2530      2.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98265                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57484727000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163243000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135582995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
