#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 11:19:39 2020
# Process ID: 5128
# Current directory: D:/summer project/improve/UART_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13672 D:\summer project\improve\UART_Demo\UART_Demo.xpr
# Log file: D:/summer project/improve/UART_Demo/vivado.log
# Journal file: D:/summer project/improve/UART_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/summer project/improve/UART_Demo/UART_Demo.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 784.027 ; gain = 157.184
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/summer project/improve/UART_Demo/UART_Demo.srcs/sources_1/ip/clk_wiz_0_3/clk_wiz_0.xci' is already up-to-date
[Fri Jul 31 11:25:45 2020] Launched synth_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/synth_1/runme.log
[Fri Jul 31 11:25:45 2020] Launched impl_1...
Run output will be captured here: D:/summer project/improve/UART_Demo/UART_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:32:42 2020...
