# Reading S:/altera/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do slc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying S:/altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied S:/altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:35 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:50:35 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:35 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:50:35 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:36 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:50:36 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:36 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:50:36 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:36 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:50:36 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:36 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 15:50:36 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:37 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:50:37 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/ALU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:37 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:50:37 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/tristate_buffer.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:37 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/tristate_buffer.sv 
# -- Compiling module tristate_buffer
# 
# Top level modules:
# 	tristate_buffer
# End time: 15:50:37 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/mux3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:37 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/mux3.sv 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 15:50:37 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:38 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 15:50:38 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/PCincrement.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:38 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/PCincrement.sv 
# -- Compiling module PCincrement
# 
# Top level modules:
# 	PCincrement
# End time: 15:50:38 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:38 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:50:38 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/SEXT.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:38 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/SEXT.sv 
# -- Compiling module SEXT
# 
# Top level modules:
# 	SEXT
# End time: 15:50:38 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/NZPlogic.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:38 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/NZPlogic.sv 
# -- Compiling module NZPlogic
# 
# Top level modules:
# 	NZPlogic
# End time: 15:50:39 on Feb 26,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/BENlogic.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:39 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/BENlogic.sv 
# -- Compiling module BENlogic
# 
# Top level modules:
# 	BENlogic
# End time: 15:50:39 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/FlipFlop.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:39 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/FlipFlop.sv 
# -- Compiling module FlipFlop
# 
# Top level modules:
# 	FlipFlop
# End time: 15:50:39 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:39 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 15:50:39 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:39 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/test_memory.sv 
# -- Compiling package SLC3_2
# -- Compiling package test_memory_sv_unit
# -- Importing package SLC3_2
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:50:39 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:40 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:50:40 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/temp_top.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:40 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/temp_top.sv 
# -- Compiling module temp_top
# 
# Top level modules:
# 	temp_top
# End time: 15:50:40 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/William/Documents/ECE385/Lab\ 6 {C:/Users/William/Documents/ECE385/Lab 6/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:50:40 on Feb 26,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/William/Documents/ECE385/Lab 6" C:/Users/William/Documents/ECE385/Lab 6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:50:40 on Feb 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "slc3_run_msim_rtl_verilog.do" 
# Start time: 15:50:41 on Feb 26,2017
# Loading sv_std.std
# Loading work.testbench
# Loading work.temp_top
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.SEXT
# Loading work.mux2
# Loading work.mux3
# Loading work.mux4
# Loading work.tristate_buffer
# Loading work.PCincrement
# Loading work.ALU
# Loading work.regfile
# Loading work.adder
# Loading work.NZPlogic
# Loading work.BENlogic
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.FlipFlop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# End time: 16:26:45 on Feb 26,2017, Elapsed time: 0:36:04
# Errors: 0, Warnings: 0
