
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a328  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800a4b0  0800a4b0  0000b4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a510  0800a510  0000c0fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a510  0800a510  0000b510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a518  0800a518  0000c0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a518  0800a518  0000b518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a51c  0800a51c  0000b51c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  0800a520  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c0fc  2**0
                  CONTENTS
 10 .bss          00001e54  200000fc  200000fc  0000c0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001f50  20001f50  0000c0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b404  00000000  00000000  0000c12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000046ad  00000000  00000000  00027530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017d0  00000000  00000000  0002bbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001251  00000000  00000000  0002d3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025ad6  00000000  00000000  0002e601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f63d  00000000  00000000  000540d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3151  00000000  00000000  00073714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146865  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062e0  00000000  00000000  001468a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0014cb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a498 	.word	0x0800a498

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	0800a498 	.word	0x0800a498

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08c      	sub	sp, #48	@ 0x30
 80004bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004be:	f107 031c 	add.w	r3, r7, #28
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
 80004cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ce:	2300      	movs	r3, #0
 80004d0:	61bb      	str	r3, [r7, #24]
 80004d2:	4b75      	ldr	r3, [pc, #468]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004d6:	4a74      	ldr	r2, [pc, #464]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004d8:	f043 0310 	orr.w	r3, r3, #16
 80004dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80004de:	4b72      	ldr	r3, [pc, #456]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e2:	f003 0310 	and.w	r3, r3, #16
 80004e6:	61bb      	str	r3, [r7, #24]
 80004e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ea:	2300      	movs	r3, #0
 80004ec:	617b      	str	r3, [r7, #20]
 80004ee:	4b6e      	ldr	r3, [pc, #440]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f2:	4a6d      	ldr	r2, [pc, #436]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004f4:	f043 0304 	orr.w	r3, r3, #4
 80004f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80004fa:	4b6b      	ldr	r3, [pc, #428]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fe:	f003 0304 	and.w	r3, r3, #4
 8000502:	617b      	str	r3, [r7, #20]
 8000504:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
 800050a:	4b67      	ldr	r3, [pc, #412]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050e:	4a66      	ldr	r2, [pc, #408]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000510:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000514:	6313      	str	r3, [r2, #48]	@ 0x30
 8000516:	4b64      	ldr	r3, [pc, #400]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800051e:	613b      	str	r3, [r7, #16]
 8000520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	4b60      	ldr	r3, [pc, #384]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	4a5f      	ldr	r2, [pc, #380]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6313      	str	r3, [r2, #48]	@ 0x30
 8000532:	4b5d      	ldr	r3, [pc, #372]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800053e:	2300      	movs	r3, #0
 8000540:	60bb      	str	r3, [r7, #8]
 8000542:	4b59      	ldr	r3, [pc, #356]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000546:	4a58      	ldr	r2, [pc, #352]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000548:	f043 0302 	orr.w	r3, r3, #2
 800054c:	6313      	str	r3, [r2, #48]	@ 0x30
 800054e:	4b56      	ldr	r3, [pc, #344]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000552:	f003 0302 	and.w	r3, r3, #2
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800055a:	2300      	movs	r3, #0
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	4b52      	ldr	r3, [pc, #328]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000562:	4a51      	ldr	r2, [pc, #324]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 8000564:	f043 0308 	orr.w	r3, r3, #8
 8000568:	6313      	str	r3, [r2, #48]	@ 0x30
 800056a:	4b4f      	ldr	r3, [pc, #316]	@ (80006a8 <MX_GPIO_Init+0x1f0>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	f003 0308 	and.w	r3, r3, #8
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	2138      	movs	r1, #56	@ 0x38
 800057a:	484c      	ldr	r0, [pc, #304]	@ (80006ac <MX_GPIO_Init+0x1f4>)
 800057c:	f001 fc2a 	bl	8001dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000580:	2201      	movs	r2, #1
 8000582:	2101      	movs	r1, #1
 8000584:	484a      	ldr	r0, [pc, #296]	@ (80006b0 <MX_GPIO_Init+0x1f8>)
 8000586:	f001 fc25 	bl	8001dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 800058a:	2200      	movs	r2, #0
 800058c:	2110      	movs	r1, #16
 800058e:	4849      	ldr	r0, [pc, #292]	@ (80006b4 <MX_GPIO_Init+0x1fc>)
 8000590:	f001 fc20 	bl	8001dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800059a:	4847      	ldr	r0, [pc, #284]	@ (80006b8 <MX_GPIO_Init+0x200>)
 800059c:	f001 fc1a 	bl	8001dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PE4 PE5 */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_4|GPIO_PIN_5;
 80005a0:	2338      	movs	r3, #56	@ 0x38
 80005a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a4:	2301      	movs	r3, #1
 80005a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a8:	2300      	movs	r3, #0
 80005aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ac:	2300      	movs	r3, #0
 80005ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80005b0:	f107 031c 	add.w	r3, r7, #28
 80005b4:	4619      	mov	r1, r3
 80005b6:	483d      	ldr	r0, [pc, #244]	@ (80006ac <MX_GPIO_Init+0x1f4>)
 80005b8:	f001 fa70 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80005bc:	2301      	movs	r3, #1
 80005be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c0:	2301      	movs	r3, #1
 80005c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c8:	2300      	movs	r3, #0
 80005ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80005cc:	f107 031c 	add.w	r3, r7, #28
 80005d0:	4619      	mov	r1, r3
 80005d2:	4837      	ldr	r0, [pc, #220]	@ (80006b0 <MX_GPIO_Init+0x1f8>)
 80005d4:	f001 fa62 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80005d8:	2308      	movs	r3, #8
 80005da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005dc:	2302      	movs	r3, #2
 80005de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80005e8:	2305      	movs	r3, #5
 80005ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80005ec:	f107 031c 	add.w	r3, r7, #28
 80005f0:	4619      	mov	r1, r3
 80005f2:	482f      	ldr	r0, [pc, #188]	@ (80006b0 <MX_GPIO_Init+0x1f8>)
 80005f4:	f001 fa52 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80005f8:	2304      	movs	r3, #4
 80005fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005fc:	2300      	movs	r3, #0
 80005fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	2300      	movs	r3, #0
 8000602:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000604:	f107 031c 	add.w	r3, r7, #28
 8000608:	4619      	mov	r1, r3
 800060a:	482b      	ldr	r0, [pc, #172]	@ (80006b8 <MX_GPIO_Init+0x200>)
 800060c:	f001 fa46 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000610:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061e:	2300      	movs	r3, #0
 8000620:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000622:	2305      	movs	r3, #5
 8000624:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000626:	f107 031c 	add.w	r3, r7, #28
 800062a:	4619      	mov	r1, r3
 800062c:	4822      	ldr	r0, [pc, #136]	@ (80006b8 <MX_GPIO_Init+0x200>)
 800062e:	f001 fa35 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000632:	2310      	movs	r3, #16
 8000634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000636:	2301      	movs	r3, #1
 8000638:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063a:	2300      	movs	r3, #0
 800063c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063e:	2300      	movs	r3, #0
 8000640:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	4619      	mov	r1, r3
 8000648:	481a      	ldr	r0, [pc, #104]	@ (80006b4 <MX_GPIO_Init+0x1fc>)
 800064a:	f001 fa27 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800064e:	2320      	movs	r3, #32
 8000650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000652:	2300      	movs	r3, #0
 8000654:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	4619      	mov	r1, r3
 8000660:	4814      	ldr	r0, [pc, #80]	@ (80006b4 <MX_GPIO_Init+0x1fc>)
 8000662:	f001 fa1b 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000666:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800066a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	2301      	movs	r3, #1
 800066e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000670:	2300      	movs	r3, #0
 8000672:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000674:	2300      	movs	r3, #0
 8000676:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000678:	f107 031c 	add.w	r3, r7, #28
 800067c:	4619      	mov	r1, r3
 800067e:	480e      	ldr	r0, [pc, #56]	@ (80006b8 <MX_GPIO_Init+0x200>)
 8000680:	f001 fa0c 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000684:	2302      	movs	r3, #2
 8000686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000688:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800068c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000692:	f107 031c 	add.w	r3, r7, #28
 8000696:	4619      	mov	r1, r3
 8000698:	4804      	ldr	r0, [pc, #16]	@ (80006ac <MX_GPIO_Init+0x1f4>)
 800069a:	f001 f9ff 	bl	8001a9c <HAL_GPIO_Init>

}
 800069e:	bf00      	nop
 80006a0:	3730      	adds	r7, #48	@ 0x30
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40020800 	.word	0x40020800
 80006b4:	40020c00 	.word	0x40020c00
 80006b8:	40020400 	.word	0x40020400

080006bc <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006c0:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006c2:	4a14      	ldr	r2, [pc, #80]	@ (8000714 <MX_I2S3_Init+0x58>)
 80006c4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006c6:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006cc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006ce:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80006da:	4b0d      	ldr	r3, [pc, #52]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80006e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006e2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80006e6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_I2S3_Init+0x54>)
 80006fc:	f001 fb84 	bl	8001e08 <HAL_I2S_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000706:	f000 f90d 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000118 	.word	0x20000118
 8000714:	40003c00 	.word	0x40003c00

08000718 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08e      	sub	sp, #56	@ 0x38
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000720:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a31      	ldr	r2, [pc, #196]	@ (8000808 <HAL_I2S_MspInit+0xf0>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d15a      	bne.n	80007fe <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000748:	2301      	movs	r3, #1
 800074a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800074c:	23c0      	movs	r3, #192	@ 0xc0
 800074e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4618      	mov	r0, r3
 800075a:	f003 fedf 	bl	800451c <HAL_RCCEx_PeriphCLKConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000764:	f000 f8de 	bl	8000924 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000768:	2300      	movs	r3, #0
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	4b27      	ldr	r3, [pc, #156]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 800076e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000770:	4a26      	ldr	r2, [pc, #152]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 8000772:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000776:	6413      	str	r3, [r2, #64]	@ 0x40
 8000778:	4b24      	ldr	r3, [pc, #144]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000780:	613b      	str	r3, [r7, #16]
 8000782:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	4b20      	ldr	r3, [pc, #128]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 800078a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078c:	4a1f      	ldr	r2, [pc, #124]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 800078e:	f043 0301 	orr.w	r3, r3, #1
 8000792:	6313      	str	r3, [r2, #48]	@ 0x30
 8000794:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000798:	f003 0301 	and.w	r3, r3, #1
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	4b19      	ldr	r3, [pc, #100]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a8:	4a18      	ldr	r2, [pc, #96]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b0:	4b16      	ldr	r3, [pc, #88]	@ (800080c <HAL_I2S_MspInit+0xf4>)
 80007b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b4:	f003 0304 	and.w	r3, r3, #4
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80007bc:	2310      	movs	r3, #16
 80007be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007cc:	2306      	movs	r3, #6
 80007ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007d4:	4619      	mov	r1, r3
 80007d6:	480e      	ldr	r0, [pc, #56]	@ (8000810 <HAL_I2S_MspInit+0xf8>)
 80007d8:	f001 f960 	bl	8001a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 80007dc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e2:	2302      	movs	r3, #2
 80007e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80007ee:	2306      	movs	r3, #6
 80007f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f6:	4619      	mov	r1, r3
 80007f8:	4806      	ldr	r0, [pc, #24]	@ (8000814 <HAL_I2S_MspInit+0xfc>)
 80007fa:	f001 f94f 	bl	8001a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80007fe:	bf00      	nop
 8000800:	3738      	adds	r7, #56	@ 0x38
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40003c00 	.word	0x40003c00
 800080c:	40023800 	.word	0x40023800
 8000810:	40020000 	.word	0x40020000
 8000814:	40020800 	.word	0x40020800

08000818 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800081c:	f000 ff04 	bl	8001628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000820:	f000 f816 	bl	8000850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000824:	f7ff fe48 	bl	80004b8 <MX_GPIO_Init>
  MX_I2S3_Init();
 8000828:	f7ff ff48 	bl	80006bc <MX_I2S3_Init>
  MX_SPI1_Init();
 800082c:	f000 f880 	bl	8000930 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000830:	f000 fe56 	bl	80014e0 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000834:	f009 f910 	bl	8009a58 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000838:	f000 f976 	bl	8000b28 <MX_TIM1_Init>
  MX_TIM2_Init();
 800083c:	f000 fa42 	bl	8000cc4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000840:	f000 fad6 	bl	8000df0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000844:	f000 fb6c 	bl	8000f20 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000848:	f000 fc02 	bl	8001050 <MX_TIM8_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <main+0x34>

08000850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b094      	sub	sp, #80	@ 0x50
 8000854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000856:	f107 0320 	add.w	r3, r7, #32
 800085a:	2230      	movs	r2, #48	@ 0x30
 800085c:	2100      	movs	r1, #0
 800085e:	4618      	mov	r0, r3
 8000860:	f009 fdee 	bl	800a440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	4b28      	ldr	r3, [pc, #160]	@ (800091c <SystemClock_Config+0xcc>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	4a27      	ldr	r2, [pc, #156]	@ (800091c <SystemClock_Config+0xcc>)
 800087e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000882:	6413      	str	r3, [r2, #64]	@ 0x40
 8000884:	4b25      	ldr	r3, [pc, #148]	@ (800091c <SystemClock_Config+0xcc>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000890:	2300      	movs	r3, #0
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <SystemClock_Config+0xd0>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a21      	ldr	r2, [pc, #132]	@ (8000920 <SystemClock_Config+0xd0>)
 800089a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089e:	6013      	str	r3, [r2, #0]
 80008a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <SystemClock_Config+0xd0>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ac:	2301      	movs	r3, #1
 80008ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b6:	2302      	movs	r3, #2
 80008b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008c0:	2308      	movs	r3, #8
 80008c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008c4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ca:	2302      	movs	r3, #2
 80008cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008ce:	2307      	movs	r3, #7
 80008d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	4618      	mov	r0, r3
 80008d8:	f003 f988 	bl	8003bec <HAL_RCC_OscConfig>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008e2:	f000 f81f 	bl	8000924 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e6:	230f      	movs	r3, #15
 80008e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ea:	2302      	movs	r3, #2
 80008ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	2105      	movs	r1, #5
 8000904:	4618      	mov	r0, r3
 8000906:	f003 fbe9 	bl	80040dc <HAL_RCC_ClockConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000910:	f000 f808 	bl	8000924 <Error_Handler>
  }
}
 8000914:	bf00      	nop
 8000916:	3750      	adds	r7, #80	@ 0x50
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40007000 	.word	0x40007000

08000924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000928:	b672      	cpsid	i
}
 800092a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <Error_Handler+0x8>

08000930 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000934:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000936:	4a18      	ldr	r2, [pc, #96]	@ (8000998 <MX_SPI1_Init+0x68>)
 8000938:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800093a:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <MX_SPI1_Init+0x64>)
 800093c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000940:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_SPI1_Init+0x64>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000954:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000956:	2200      	movs	r2, #0
 8000958:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_SPI1_Init+0x64>)
 800095c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000960:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000964:	2200      	movs	r2, #0
 8000966:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <MX_SPI1_Init+0x64>)
 800096a:	2200      	movs	r2, #0
 800096c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000970:	2200      	movs	r2, #0
 8000972:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000976:	2200      	movs	r2, #0
 8000978:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_SPI1_Init+0x64>)
 800097c:	220a      	movs	r2, #10
 800097e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000980:	4804      	ldr	r0, [pc, #16]	@ (8000994 <MX_SPI1_Init+0x64>)
 8000982:	f003 ff0d 	bl	80047a0 <HAL_SPI_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800098c:	f7ff ffca 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000160 	.word	0x20000160
 8000998:	40013000 	.word	0x40013000

0800099c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	@ 0x28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a19      	ldr	r2, [pc, #100]	@ (8000a20 <HAL_SPI_MspInit+0x84>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d12b      	bne.n	8000a16 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009c6:	4a17      	ldr	r2, [pc, #92]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <HAL_SPI_MspInit+0x88>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80009f6:	23e0      	movs	r3, #224	@ 0xe0
 80009f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	2302      	movs	r3, #2
 80009fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a02:	2300      	movs	r3, #0
 8000a04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a06:	2305      	movs	r3, #5
 8000a08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0a:	f107 0314 	add.w	r3, r7, #20
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <HAL_SPI_MspInit+0x8c>)
 8000a12:	f001 f843 	bl	8001a9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	@ 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40013000 	.word	0x40013000
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020000 	.word	0x40020000

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a42:	4b0d      	ldr	r3, [pc, #52]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a4a:	607b      	str	r3, [r7, #4]
 8000a4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a56:	4a08      	ldr	r2, [pc, #32]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_MspInit+0x4c>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a66:	603b      	str	r3, [r7, #0]
 8000a68:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a6a:	2007      	movs	r0, #7
 8000a6c:	f000 ff42 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a70:	bf00      	nop
 8000a72:	3708      	adds	r7, #8
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40023800 	.word	0x40023800

08000a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <NMI_Handler+0x4>

08000a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <MemManage_Handler+0x4>

08000a94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad2:	f000 fdfb 	bl	80016cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ae0:	4802      	ldr	r0, [pc, #8]	@ (8000aec <USART1_IRQHandler+0x10>)
 8000ae2:	f004 fddb 	bl	800569c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000320 	.word	0x20000320

08000af0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000af4:	4802      	ldr	r0, [pc, #8]	@ (8000b00 <OTG_FS_IRQHandler+0x10>)
 8000af6:	f001 ff6b 	bl	80029d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	2000184c 	.word	0x2000184c

08000b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b08:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <SystemInit+0x20>)
 8000b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b0e:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <SystemInit+0x20>)
 8000b10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b096      	sub	sp, #88	@ 0x58
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b2e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]
 8000b56:	615a      	str	r2, [r3, #20]
 8000b58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	2220      	movs	r2, #32
 8000b5e:	2100      	movs	r1, #0
 8000b60:	4618      	mov	r0, r3
 8000b62:	f009 fc6d 	bl	800a440 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b66:	4b55      	ldr	r3, [pc, #340]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b68:	4a55      	ldr	r2, [pc, #340]	@ (8000cc0 <MX_TIM1_Init+0x198>)
 8000b6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8000b6c:	4b53      	ldr	r3, [pc, #332]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b6e:	22a7      	movs	r2, #167	@ 0xa7
 8000b70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b72:	4b52      	ldr	r3, [pc, #328]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000b78:	4b50      	ldr	r3, [pc, #320]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b80:	4b4e      	ldr	r3, [pc, #312]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b86:	4b4d      	ldr	r3, [pc, #308]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b8c:	4b4b      	ldr	r3, [pc, #300]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b92:	484a      	ldr	r0, [pc, #296]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000b94:	f003 fe8d 	bl	80048b2 <HAL_TIM_Base_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000b9e:	f7ff fec1 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ba8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000bac:	4619      	mov	r1, r3
 8000bae:	4843      	ldr	r0, [pc, #268]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000bb0:	f004 f89e 	bl	8004cf0 <HAL_TIM_ConfigClockSource>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000bba:	f7ff feb3 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bbe:	483f      	ldr	r0, [pc, #252]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000bc0:	f003 ff1f 	bl	8004a02 <HAL_TIM_PWM_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000bca:	f7ff feab 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000bce:	483b      	ldr	r0, [pc, #236]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000bd0:	f003 febe 	bl	8004950 <HAL_TIM_OC_Init>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000bda:	f7ff fea3 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bde:	2300      	movs	r3, #0
 8000be0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000be6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bea:	4619      	mov	r1, r3
 8000bec:	4833      	ldr	r0, [pc, #204]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000bee:	f004 fc37 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000bf8:	f7ff fe94 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bfc:	2360      	movs	r3, #96	@ 0x60
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c04:	2300      	movs	r3, #0
 8000c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c10:	2300      	movs	r3, #0
 8000c12:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c14:	2300      	movs	r3, #0
 8000c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4826      	ldr	r0, [pc, #152]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000c22:	f003 ffa3 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000c2c:	f7ff fe7a 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c34:	2204      	movs	r2, #4
 8000c36:	4619      	mov	r1, r3
 8000c38:	4820      	ldr	r0, [pc, #128]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000c3a:	f003 ff97 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8000c44:	f7ff fe6e 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c4c:	2208      	movs	r2, #8
 8000c4e:	4619      	mov	r1, r3
 8000c50:	481a      	ldr	r0, [pc, #104]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000c52:	f003 ff8b 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8000c5c:	f7ff fe62 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000c64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c68:	220c      	movs	r2, #12
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4813      	ldr	r0, [pc, #76]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000c6e:	f003 ff21 	bl	8004ab4 <HAL_TIM_OC_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8000c78:	f7ff fe54 	bl	8000924 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c94:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c96:	2300      	movs	r3, #0
 8000c98:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c9a:	1d3b      	adds	r3, r7, #4
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000ca0:	f004 fc5a 	bl	8005558 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 8000caa:	f7ff fe3b 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cae:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <MX_TIM1_Init+0x194>)
 8000cb0:	f000 fb0a 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 8000cb4:	bf00      	nop
 8000cb6:	3758      	adds	r7, #88	@ 0x58
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	200001b8 	.word	0x200001b8
 8000cc0:	40010000 	.word	0x40010000

08000cc4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08e      	sub	sp, #56	@ 0x38
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd8:	f107 0320 	add.w	r3, r7, #32
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
 8000cf0:	615a      	str	r2, [r3, #20]
 8000cf2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cf4:	4b3d      	ldr	r3, [pc, #244]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8000cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000cfe:	22a7      	movs	r2, #167	@ 0xa7
 8000d00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d02:	4b3a      	ldr	r3, [pc, #232]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000d08:	4b38      	ldr	r3, [pc, #224]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d10:	4b36      	ldr	r3, [pc, #216]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d16:	4b35      	ldr	r3, [pc, #212]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d1c:	4833      	ldr	r0, [pc, #204]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d1e:	f003 fdc8 	bl	80048b2 <HAL_TIM_Base_Init>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d28:	f7ff fdfc 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d36:	4619      	mov	r1, r3
 8000d38:	482c      	ldr	r0, [pc, #176]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d3a:	f003 ffd9 	bl	8004cf0 <HAL_TIM_ConfigClockSource>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d44:	f7ff fdee 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d48:	4828      	ldr	r0, [pc, #160]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d4a:	f003 fe5a 	bl	8004a02 <HAL_TIM_PWM_Init>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d54:	f7ff fde6 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d60:	f107 0320 	add.w	r3, r7, #32
 8000d64:	4619      	mov	r1, r3
 8000d66:	4821      	ldr	r0, [pc, #132]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d68:	f004 fb7a 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d72:	f7ff fdd7 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d76:	2360      	movs	r3, #96	@ 0x60
 8000d78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4817      	ldr	r0, [pc, #92]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000d8e:	f003 feed 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000d98:	f7ff fdc4 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2204      	movs	r2, #4
 8000da0:	4619      	mov	r1, r3
 8000da2:	4812      	ldr	r0, [pc, #72]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000da4:	f003 fee2 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000dae:	f7ff fdb9 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2208      	movs	r2, #8
 8000db6:	4619      	mov	r1, r3
 8000db8:	480c      	ldr	r0, [pc, #48]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000dba:	f003 fed7 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8000dc4:	f7ff fdae 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	220c      	movs	r2, #12
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4807      	ldr	r0, [pc, #28]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000dd0:	f003 fecc 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8000dda:	f7ff fda3 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dde:	4803      	ldr	r0, [pc, #12]	@ (8000dec <MX_TIM2_Init+0x128>)
 8000de0:	f000 fa72 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 8000de4:	bf00      	nop
 8000de6:	3738      	adds	r7, #56	@ 0x38
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000200 	.word	0x20000200

08000df0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08e      	sub	sp, #56	@ 0x38
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e04:	f107 0320 	add.w	r3, r7, #32
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
 8000e1c:	615a      	str	r2, [r3, #20]
 8000e1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e20:	4b3d      	ldr	r3, [pc, #244]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e22:	4a3e      	ldr	r2, [pc, #248]	@ (8000f1c <MX_TIM3_Init+0x12c>)
 8000e24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8000e26:	4b3c      	ldr	r3, [pc, #240]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e28:	22a7      	movs	r2, #167	@ 0xa7
 8000e2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000e32:	4b39      	ldr	r3, [pc, #228]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e34:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3a:	4b37      	ldr	r3, [pc, #220]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e40:	4b35      	ldr	r3, [pc, #212]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e46:	4834      	ldr	r0, [pc, #208]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e48:	f003 fd33 	bl	80048b2 <HAL_TIM_Base_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e52:	f7ff fd67 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e5c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e60:	4619      	mov	r1, r3
 8000e62:	482d      	ldr	r0, [pc, #180]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e64:	f003 ff44 	bl	8004cf0 <HAL_TIM_ConfigClockSource>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e6e:	f7ff fd59 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e72:	4829      	ldr	r0, [pc, #164]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e74:	f003 fdc5 	bl	8004a02 <HAL_TIM_PWM_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000e7e:	f7ff fd51 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e8a:	f107 0320 	add.w	r3, r7, #32
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4821      	ldr	r0, [pc, #132]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000e92:	f004 fae5 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000e9c:	f7ff fd42 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ea0:	2360      	movs	r3, #96	@ 0x60
 8000ea2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4818      	ldr	r0, [pc, #96]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000eb8:	f003 fe58 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000ec2:	f7ff fd2f 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	2204      	movs	r2, #4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4812      	ldr	r0, [pc, #72]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000ece:	f003 fe4d 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000ed8:	f7ff fd24 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	2208      	movs	r2, #8
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480d      	ldr	r0, [pc, #52]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000ee4:	f003 fe42 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8000eee:	f7ff fd19 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	220c      	movs	r2, #12
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000efa:	f003 fe37 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000f04:	f7ff fd0e 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f08:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <MX_TIM3_Init+0x128>)
 8000f0a:	f000 f9dd 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 8000f0e:	bf00      	nop
 8000f10:	3738      	adds	r7, #56	@ 0x38
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000248 	.word	0x20000248
 8000f1c:	40000400 	.word	0x40000400

08000f20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08e      	sub	sp, #56	@ 0x38
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
 8000f4c:	615a      	str	r2, [r3, #20]
 8000f4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f50:	4b3d      	ldr	r3, [pc, #244]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f52:	4a3e      	ldr	r2, [pc, #248]	@ (800104c <MX_TIM4_Init+0x12c>)
 8000f54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 167;
 8000f56:	4b3c      	ldr	r3, [pc, #240]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f58:	22a7      	movs	r2, #167	@ 0xa7
 8000f5a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000f62:	4b39      	ldr	r3, [pc, #228]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f68:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6a:	4b37      	ldr	r3, [pc, #220]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f70:	4b35      	ldr	r3, [pc, #212]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f76:	4834      	ldr	r0, [pc, #208]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f78:	f003 fc9b 	bl	80048b2 <HAL_TIM_Base_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000f82:	f7ff fccf 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f90:	4619      	mov	r1, r3
 8000f92:	482d      	ldr	r0, [pc, #180]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f94:	f003 feac 	bl	8004cf0 <HAL_TIM_ConfigClockSource>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000f9e:	f7ff fcc1 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fa2:	4829      	ldr	r0, [pc, #164]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fa4:	f003 fd2d 	bl	8004a02 <HAL_TIM_PWM_Init>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000fae:	f7ff fcb9 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fba:	f107 0320 	add.w	r3, r7, #32
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4821      	ldr	r0, [pc, #132]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fc2:	f004 fa4d 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000fcc:	f7ff fcaa 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd0:	2360      	movs	r3, #96	@ 0x60
 8000fd2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4818      	ldr	r0, [pc, #96]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fe8:	f003 fdc0 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000ff2:	f7ff fc97 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	2204      	movs	r2, #4
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4812      	ldr	r0, [pc, #72]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000ffe:	f003 fdb5 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001008:	f7ff fc8c 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	2208      	movs	r2, #8
 8001010:	4619      	mov	r1, r3
 8001012:	480d      	ldr	r0, [pc, #52]	@ (8001048 <MX_TIM4_Init+0x128>)
 8001014:	f003 fdaa 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800101e:	f7ff fc81 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001022:	1d3b      	adds	r3, r7, #4
 8001024:	220c      	movs	r2, #12
 8001026:	4619      	mov	r1, r3
 8001028:	4807      	ldr	r0, [pc, #28]	@ (8001048 <MX_TIM4_Init+0x128>)
 800102a:	f003 fd9f 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001034:	f7ff fc76 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001038:	4803      	ldr	r0, [pc, #12]	@ (8001048 <MX_TIM4_Init+0x128>)
 800103a:	f000 f945 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 800103e:	bf00      	nop
 8001040:	3738      	adds	r7, #56	@ 0x38
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000290 	.word	0x20000290
 800104c:	40000800 	.word	0x40000800

08001050 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b096      	sub	sp, #88	@ 0x58
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800106e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]
 800107e:	615a      	str	r2, [r3, #20]
 8001080:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2220      	movs	r2, #32
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f009 f9d9 	bl	800a440 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800108e:	4b50      	ldr	r3, [pc, #320]	@ (80011d0 <MX_TIM8_Init+0x180>)
 8001090:	4a50      	ldr	r2, [pc, #320]	@ (80011d4 <MX_TIM8_Init+0x184>)
 8001092:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001094:	4b4e      	ldr	r3, [pc, #312]	@ (80011d0 <MX_TIM8_Init+0x180>)
 8001096:	22a7      	movs	r2, #167	@ 0xa7
 8001098:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109a:	4b4d      	ldr	r3, [pc, #308]	@ (80011d0 <MX_TIM8_Init+0x180>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80010a0:	4b4b      	ldr	r3, [pc, #300]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010a6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a8:	4b49      	ldr	r3, [pc, #292]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010ae:	4b48      	ldr	r3, [pc, #288]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b4:	4b46      	ldr	r3, [pc, #280]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80010ba:	4845      	ldr	r0, [pc, #276]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010bc:	f003 fbf9 	bl	80048b2 <HAL_TIM_Base_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80010c6:	f7ff fc2d 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80010d0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010d4:	4619      	mov	r1, r3
 80010d6:	483e      	ldr	r0, [pc, #248]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010d8:	f003 fe0a 	bl	8004cf0 <HAL_TIM_ConfigClockSource>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80010e2:	f7ff fc1f 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80010e6:	483a      	ldr	r0, [pc, #232]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80010e8:	f003 fc8b 	bl	8004a02 <HAL_TIM_PWM_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80010f2:	f7ff fc17 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80010fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001102:	4619      	mov	r1, r3
 8001104:	4832      	ldr	r0, [pc, #200]	@ (80011d0 <MX_TIM8_Init+0x180>)
 8001106:	f004 f9ab 	bl	8005460 <HAL_TIMEx_MasterConfigSynchronization>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001110:	f7ff fc08 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001114:	2360      	movs	r3, #96	@ 0x60
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800111c:	2300      	movs	r3, #0
 800111e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001120:	2300      	movs	r3, #0
 8001122:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001128:	2300      	movs	r3, #0
 800112a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001134:	2200      	movs	r2, #0
 8001136:	4619      	mov	r1, r3
 8001138:	4825      	ldr	r0, [pc, #148]	@ (80011d0 <MX_TIM8_Init+0x180>)
 800113a:	f003 fd17 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001144:	f7ff fbee 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001148:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800114c:	2204      	movs	r2, #4
 800114e:	4619      	mov	r1, r3
 8001150:	481f      	ldr	r0, [pc, #124]	@ (80011d0 <MX_TIM8_Init+0x180>)
 8001152:	f003 fd0b 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800115c:	f7ff fbe2 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001160:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001164:	2208      	movs	r2, #8
 8001166:	4619      	mov	r1, r3
 8001168:	4819      	ldr	r0, [pc, #100]	@ (80011d0 <MX_TIM8_Init+0x180>)
 800116a:	f003 fcff 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001174:	f7ff fbd6 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001178:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800117c:	220c      	movs	r2, #12
 800117e:	4619      	mov	r1, r3
 8001180:	4813      	ldr	r0, [pc, #76]	@ (80011d0 <MX_TIM8_Init+0x180>)
 8001182:	f003 fcf3 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 800118c:	f7ff fbca 	bl	8000924 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	4619      	mov	r1, r3
 80011b2:	4807      	ldr	r0, [pc, #28]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80011b4:	f004 f9d0 	bl	8005558 <HAL_TIMEx_ConfigBreakDeadTime>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 80011be:	f7ff fbb1 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <MX_TIM8_Init+0x180>)
 80011c4:	f000 f880 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 80011c8:	bf00      	nop
 80011ca:	3758      	adds	r7, #88	@ 0x58
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200002d8 	.word	0x200002d8
 80011d4:	40010400 	.word	0x40010400

080011d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	@ 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a33      	ldr	r2, [pc, #204]	@ (80012b4 <HAL_TIM_Base_MspInit+0xdc>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d10e      	bne.n	8001208 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	4b32      	ldr	r3, [pc, #200]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f2:	4a31      	ldr	r2, [pc, #196]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011fa:	4b2f      	ldr	r3, [pc, #188]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	61fb      	str	r3, [r7, #28]
 8001204:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001206:	e04e      	b.n	80012a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001210:	d10e      	bne.n	8001230 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	4b28      	ldr	r3, [pc, #160]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121a:	4a27      	ldr	r2, [pc, #156]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	6413      	str	r3, [r2, #64]	@ 0x40
 8001222:	4b25      	ldr	r3, [pc, #148]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
 800122c:	69bb      	ldr	r3, [r7, #24]
}
 800122e:	e03a      	b.n	80012a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a21      	ldr	r2, [pc, #132]	@ (80012bc <HAL_TIM_Base_MspInit+0xe4>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d10e      	bne.n	8001258 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	4b1e      	ldr	r3, [pc, #120]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	4a1d      	ldr	r2, [pc, #116]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6413      	str	r3, [r2, #64]	@ 0x40
 800124a:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697b      	ldr	r3, [r7, #20]
}
 8001256:	e026      	b.n	80012a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a18      	ldr	r2, [pc, #96]	@ (80012c0 <HAL_TIM_Base_MspInit+0xe8>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d10e      	bne.n	8001280 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	4a13      	ldr	r2, [pc, #76]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	6413      	str	r3, [r2, #64]	@ 0x40
 8001272:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
}
 800127e:	e012      	b.n	80012a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0f      	ldr	r2, [pc, #60]	@ (80012c4 <HAL_TIM_Base_MspInit+0xec>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d10d      	bne.n	80012a6 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001292:	4a09      	ldr	r2, [pc, #36]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	6453      	str	r3, [r2, #68]	@ 0x44
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <HAL_TIM_Base_MspInit+0xe0>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
}
 80012a6:	bf00      	nop
 80012a8:	3724      	adds	r7, #36	@ 0x24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40010000 	.word	0x40010000
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40000400 	.word	0x40000400
 80012c0:	40000800 	.word	0x40000800
 80012c4:	40010400 	.word	0x40010400

080012c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08c      	sub	sp, #48	@ 0x30
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 031c 	add.w	r3, r7, #28
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a74      	ldr	r2, [pc, #464]	@ (80014b8 <HAL_TIM_MspPostInit+0x1f0>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d130      	bne.n	800134c <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	4b73      	ldr	r3, [pc, #460]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	4a72      	ldr	r2, [pc, #456]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80012f4:	f043 0310 	orr.w	r3, r3, #16
 80012f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fa:	4b70      	ldr	r3, [pc, #448]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001306:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800130a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001314:	2302      	movs	r3, #2
 8001316:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001318:	2301      	movs	r3, #1
 800131a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	4867      	ldr	r0, [pc, #412]	@ (80014c0 <HAL_TIM_MspPostInit+0x1f8>)
 8001324:	f000 fbba 	bl	8001a9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001328:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 800132c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800133a:	2301      	movs	r3, #1
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	485e      	ldr	r0, [pc, #376]	@ (80014c0 <HAL_TIM_MspPostInit+0x1f8>)
 8001346:	f000 fba9 	bl	8001a9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800134a:	e0b0      	b.n	80014ae <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM2)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001354:	d12e      	bne.n	80013b4 <HAL_TIM_MspPostInit+0xec>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	4b58      	ldr	r3, [pc, #352]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a57      	ldr	r2, [pc, #348]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b55      	ldr	r3, [pc, #340]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001372:	230d      	movs	r3, #13
 8001374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137e:	2300      	movs	r3, #0
 8001380:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001382:	2301      	movs	r3, #1
 8001384:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 031c 	add.w	r3, r7, #28
 800138a:	4619      	mov	r1, r3
 800138c:	484d      	ldr	r0, [pc, #308]	@ (80014c4 <HAL_TIM_MspPostInit+0x1fc>)
 800138e:	f000 fb85 	bl	8001a9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001392:	2302      	movs	r3, #2
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139e:	2303      	movs	r3, #3
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013a2:	2301      	movs	r3, #1
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	4845      	ldr	r0, [pc, #276]	@ (80014c4 <HAL_TIM_MspPostInit+0x1fc>)
 80013ae:	f000 fb75 	bl	8001a9c <HAL_GPIO_Init>
}
 80013b2:	e07c      	b.n	80014ae <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM3)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a43      	ldr	r2, [pc, #268]	@ (80014c8 <HAL_TIM_MspPostInit+0x200>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d12e      	bne.n	800141c <HAL_TIM_MspPostInit+0x154>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b3e      	ldr	r3, [pc, #248]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a3d      	ldr	r2, [pc, #244]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80013c8:	f043 0302 	orr.w	r3, r3, #2
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013da:	2301      	movs	r3, #1
 80013dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e6:	2302      	movs	r3, #2
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013ea:	2302      	movs	r3, #2
 80013ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ee:	f107 031c 	add.w	r3, r7, #28
 80013f2:	4619      	mov	r1, r3
 80013f4:	4835      	ldr	r0, [pc, #212]	@ (80014cc <HAL_TIM_MspPostInit+0x204>)
 80013f6:	f000 fb51 	bl	8001a9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80013fa:	2332      	movs	r3, #50	@ 0x32
 80013fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	2300      	movs	r3, #0
 8001408:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800140a:	2302      	movs	r3, #2
 800140c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	482d      	ldr	r0, [pc, #180]	@ (80014cc <HAL_TIM_MspPostInit+0x204>)
 8001416:	f000 fb41 	bl	8001a9c <HAL_GPIO_Init>
}
 800141a:	e048      	b.n	80014ae <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM4)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a2b      	ldr	r2, [pc, #172]	@ (80014d0 <HAL_TIM_MspPostInit+0x208>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d11f      	bne.n	8001466 <HAL_TIM_MspPostInit+0x19e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b24      	ldr	r3, [pc, #144]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a23      	ldr	r2, [pc, #140]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001430:	f043 0308 	orr.w	r3, r3, #8
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0308 	and.w	r3, r3, #8
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001442:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001448:	2302      	movs	r3, #2
 800144a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001454:	2302      	movs	r3, #2
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001458:	f107 031c 	add.w	r3, r7, #28
 800145c:	4619      	mov	r1, r3
 800145e:	481d      	ldr	r0, [pc, #116]	@ (80014d4 <HAL_TIM_MspPostInit+0x20c>)
 8001460:	f000 fb1c 	bl	8001a9c <HAL_GPIO_Init>
}
 8001464:	e023      	b.n	80014ae <HAL_TIM_MspPostInit+0x1e6>
  else if(timHandle->Instance==TIM8)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <HAL_TIM_MspPostInit+0x210>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d11e      	bne.n	80014ae <HAL_TIM_MspPostInit+0x1e6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001478:	4a10      	ldr	r2, [pc, #64]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 800147a:	f043 0304 	orr.w	r3, r3, #4
 800147e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001480:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <HAL_TIM_MspPostInit+0x1f4>)
 8001482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800148c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001492:	2302      	movs	r3, #2
 8001494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800149e:	2303      	movs	r3, #3
 80014a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	4619      	mov	r1, r3
 80014a8:	480c      	ldr	r0, [pc, #48]	@ (80014dc <HAL_TIM_MspPostInit+0x214>)
 80014aa:	f000 faf7 	bl	8001a9c <HAL_GPIO_Init>
}
 80014ae:	bf00      	nop
 80014b0:	3730      	adds	r7, #48	@ 0x30
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40010000 	.word	0x40010000
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40020000 	.word	0x40020000
 80014c8:	40000400 	.word	0x40000400
 80014cc:	40020400 	.word	0x40020400
 80014d0:	40000800 	.word	0x40000800
 80014d4:	40020c00 	.word	0x40020c00
 80014d8:	40010400 	.word	0x40010400
 80014dc:	40020800 	.word	0x40020800

080014e0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <MX_USART1_UART_Init+0x50>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_USART1_UART_Init+0x4c>)
 8001518:	f004 f870 	bl	80055fc <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001522:	f7ff f9ff 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000320 	.word	0x20000320
 8001530:	40011000 	.word	0x40011000

08001534 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a1d      	ldr	r2, [pc, #116]	@ (80015c8 <HAL_UART_MspInit+0x94>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d133      	bne.n	80015be <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b1c      	ldr	r3, [pc, #112]	@ (80015cc <HAL_UART_MspInit+0x98>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	4a1b      	ldr	r2, [pc, #108]	@ (80015cc <HAL_UART_MspInit+0x98>)
 8001560:	f043 0310 	orr.w	r3, r3, #16
 8001564:	6453      	str	r3, [r2, #68]	@ 0x44
 8001566:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <HAL_UART_MspInit+0x98>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156a:	f003 0310 	and.w	r3, r3, #16
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <HAL_UART_MspInit+0x98>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a14      	ldr	r2, [pc, #80]	@ (80015cc <HAL_UART_MspInit+0x98>)
 800157c:	f043 0302 	orr.w	r3, r3, #2
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <HAL_UART_MspInit+0x98>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800158e:	23c0      	movs	r3, #192	@ 0xc0
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159a:	2303      	movs	r3, #3
 800159c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800159e:	2307      	movs	r3, #7
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <HAL_UART_MspInit+0x9c>)
 80015aa:	f000 fa77 	bl	8001a9c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2100      	movs	r1, #0
 80015b2:	2025      	movs	r0, #37	@ 0x25
 80015b4:	f000 f9a9 	bl	800190a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015b8:	2025      	movs	r0, #37	@ 0x25
 80015ba:	f000 f9c2 	bl	8001942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80015be:	bf00      	nop
 80015c0:	3728      	adds	r7, #40	@ 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40011000 	.word	0x40011000
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020400 	.word	0x40020400

080015d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800160c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015d8:	f7ff fa94 	bl	8000b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015dc:	480c      	ldr	r0, [pc, #48]	@ (8001610 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015de:	490d      	ldr	r1, [pc, #52]	@ (8001614 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e4:	e002      	b.n	80015ec <LoopCopyDataInit>

080015e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ea:	3304      	adds	r3, #4

080015ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f0:	d3f9      	bcc.n	80015e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001620 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f8:	e001      	b.n	80015fe <LoopFillZerobss>

080015fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015fc:	3204      	adds	r2, #4

080015fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001600:	d3fb      	bcc.n	80015fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001602:	f008 ff25 	bl	800a450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001606:	f7ff f907 	bl	8000818 <main>
  bx  lr    
 800160a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800160c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001618:	0800a520 	.word	0x0800a520
  ldr r2, =_sbss
 800161c:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001620:	20001f50 	.word	0x20001f50

08001624 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC_IRQHandler>
	...

08001628 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800162c:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <HAL_Init+0x40>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0d      	ldr	r2, [pc, #52]	@ (8001668 <HAL_Init+0x40>)
 8001632:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001636:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <HAL_Init+0x40>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <HAL_Init+0x40>)
 800163e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001642:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <HAL_Init+0x40>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <HAL_Init+0x40>)
 800164a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001650:	2003      	movs	r0, #3
 8001652:	f000 f94f 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001656:	2000      	movs	r0, #0
 8001658:	f000 f808 	bl	800166c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800165c:	f7ff f9e6 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023c00 	.word	0x40023c00

0800166c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_InitTick+0x54>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <HAL_InitTick+0x58>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	4619      	mov	r1, r3
 800167e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001682:	fbb3 f3f1 	udiv	r3, r3, r1
 8001686:	fbb2 f3f3 	udiv	r3, r2, r3
 800168a:	4618      	mov	r0, r3
 800168c:	f000 f967 	bl	800195e <HAL_SYSTICK_Config>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e00e      	b.n	80016b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b0f      	cmp	r3, #15
 800169e:	d80a      	bhi.n	80016b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016a0:	2200      	movs	r2, #0
 80016a2:	6879      	ldr	r1, [r7, #4]
 80016a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80016a8:	f000 f92f 	bl	800190a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016ac:	4a06      	ldr	r2, [pc, #24]	@ (80016c8 <HAL_InitTick+0x5c>)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016b2:	2300      	movs	r3, #0
 80016b4:	e000      	b.n	80016b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000000 	.word	0x20000000
 80016c4:	20000008 	.word	0x20000008
 80016c8:	20000004 	.word	0x20000004

080016cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_IncTick+0x20>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <HAL_IncTick+0x24>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4413      	add	r3, r2
 80016dc:	4a04      	ldr	r2, [pc, #16]	@ (80016f0 <HAL_IncTick+0x24>)
 80016de:	6013      	str	r3, [r2, #0]
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000008 	.word	0x20000008
 80016f0:	20000368 	.word	0x20000368

080016f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return uwTick;
 80016f8:	4b03      	ldr	r3, [pc, #12]	@ (8001708 <HAL_GetTick+0x14>)
 80016fa:	681b      	ldr	r3, [r3, #0]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	20000368 	.word	0x20000368

0800170c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001714:	f7ff ffee 	bl	80016f4 <HAL_GetTick>
 8001718:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001724:	d005      	beq.n	8001732 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001726:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <HAL_Delay+0x44>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	461a      	mov	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4413      	add	r3, r2
 8001730:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001732:	bf00      	nop
 8001734:	f7ff ffde 	bl	80016f4 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	429a      	cmp	r2, r3
 8001742:	d8f7      	bhi.n	8001734 <HAL_Delay+0x28>
  {
  }
}
 8001744:	bf00      	nop
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000008 	.word	0x20000008

08001754 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001764:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <__NVIC_SetPriorityGrouping+0x44>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001770:	4013      	ands	r3, r2
 8001772:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800177c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001780:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001784:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001786:	4a04      	ldr	r2, [pc, #16]	@ (8001798 <__NVIC_SetPriorityGrouping+0x44>)
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	60d3      	str	r3, [r2, #12]
}
 800178c:	bf00      	nop
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a0:	4b04      	ldr	r3, [pc, #16]	@ (80017b4 <__NVIC_GetPriorityGrouping+0x18>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	0a1b      	lsrs	r3, r3, #8
 80017a6:	f003 0307 	and.w	r3, r3, #7
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	db0b      	blt.n	80017e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	f003 021f 	and.w	r2, r3, #31
 80017d0:	4907      	ldr	r1, [pc, #28]	@ (80017f0 <__NVIC_EnableIRQ+0x38>)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	095b      	lsrs	r3, r3, #5
 80017d8:	2001      	movs	r0, #1
 80017da:	fa00 f202 	lsl.w	r2, r0, r2
 80017de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000e100 	.word	0xe000e100

080017f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	6039      	str	r1, [r7, #0]
 80017fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001804:	2b00      	cmp	r3, #0
 8001806:	db0a      	blt.n	800181e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	b2da      	uxtb	r2, r3
 800180c:	490c      	ldr	r1, [pc, #48]	@ (8001840 <__NVIC_SetPriority+0x4c>)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	0112      	lsls	r2, r2, #4
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	440b      	add	r3, r1
 8001818:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800181c:	e00a      	b.n	8001834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4908      	ldr	r1, [pc, #32]	@ (8001844 <__NVIC_SetPriority+0x50>)
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	3b04      	subs	r3, #4
 800182c:	0112      	lsls	r2, r2, #4
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	440b      	add	r3, r1
 8001832:	761a      	strb	r2, [r3, #24]
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	e000e100 	.word	0xe000e100
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001848:	b480      	push	{r7}
 800184a:	b089      	sub	sp, #36	@ 0x24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f1c3 0307 	rsb	r3, r3, #7
 8001862:	2b04      	cmp	r3, #4
 8001864:	bf28      	it	cs
 8001866:	2304      	movcs	r3, #4
 8001868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3304      	adds	r3, #4
 800186e:	2b06      	cmp	r3, #6
 8001870:	d902      	bls.n	8001878 <NVIC_EncodePriority+0x30>
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3b03      	subs	r3, #3
 8001876:	e000      	b.n	800187a <NVIC_EncodePriority+0x32>
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800187c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43da      	mvns	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	401a      	ands	r2, r3
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001890:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	fa01 f303 	lsl.w	r3, r1, r3
 800189a:	43d9      	mvns	r1, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	4313      	orrs	r3, r2
         );
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3724      	adds	r7, #36	@ 0x24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
	...

080018b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3b01      	subs	r3, #1
 80018bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018c0:	d301      	bcc.n	80018c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c2:	2301      	movs	r3, #1
 80018c4:	e00f      	b.n	80018e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c6:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <SysTick_Config+0x40>)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ce:	210f      	movs	r1, #15
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018d4:	f7ff ff8e 	bl	80017f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d8:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <SysTick_Config+0x40>)
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018de:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <SysTick_Config+0x40>)
 80018e0:	2207      	movs	r2, #7
 80018e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	e000e010 	.word	0xe000e010

080018f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff ff29 	bl	8001754 <__NVIC_SetPriorityGrouping>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
 8001916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800191c:	f7ff ff3e 	bl	800179c <__NVIC_GetPriorityGrouping>
 8001920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	68b9      	ldr	r1, [r7, #8]
 8001926:	6978      	ldr	r0, [r7, #20]
 8001928:	f7ff ff8e 	bl	8001848 <NVIC_EncodePriority>
 800192c:	4602      	mov	r2, r0
 800192e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001932:	4611      	mov	r1, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff ff5d 	bl	80017f4 <__NVIC_SetPriority>
}
 800193a:	bf00      	nop
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	4603      	mov	r3, r0
 800194a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff31 	bl	80017b8 <__NVIC_EnableIRQ>
}
 8001956:	bf00      	nop
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ffa2 	bl	80018b0 <SysTick_Config>
 800196c:	4603      	mov	r3, r0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b084      	sub	sp, #16
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001982:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001984:	f7ff feb6 	bl	80016f4 <HAL_GetTick>
 8001988:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d008      	beq.n	80019a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2280      	movs	r2, #128	@ 0x80
 800199a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e052      	b.n	8001a4e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 0216 	bic.w	r2, r2, #22
 80019b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	695a      	ldr	r2, [r3, #20]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d103      	bne.n	80019d8 <HAL_DMA_Abort+0x62>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d007      	beq.n	80019e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f022 0208 	bic.w	r2, r2, #8
 80019e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 0201 	bic.w	r2, r2, #1
 80019f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019f8:	e013      	b.n	8001a22 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019fa:	f7ff fe7b 	bl	80016f4 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b05      	cmp	r3, #5
 8001a06:	d90c      	bls.n	8001a22 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2203      	movs	r2, #3
 8001a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e015      	b.n	8001a4e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1e4      	bne.n	80019fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a34:	223f      	movs	r2, #63	@ 0x3f
 8001a36:	409a      	lsls	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d004      	beq.n	8001a74 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2280      	movs	r2, #128	@ 0x80
 8001a6e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e00c      	b.n	8001a8e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2205      	movs	r2, #5
 8001a78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 0201 	bic.w	r2, r2, #1
 8001a8a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	@ 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	e16b      	b.n	8001d90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ab8:	2201      	movs	r2, #1
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f040 815a 	bne.w	8001d8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 0303 	and.w	r3, r3, #3
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d005      	beq.n	8001aee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d130      	bne.n	8001b50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	2203      	movs	r2, #3
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b24:	2201      	movs	r2, #1
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4013      	ands	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	091b      	lsrs	r3, r3, #4
 8001b3a:	f003 0201 	and.w	r2, r3, #1
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	69ba      	ldr	r2, [r7, #24]
 8001b4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d017      	beq.n	8001b8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	2203      	movs	r2, #3
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	689a      	ldr	r2, [r3, #8]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d123      	bne.n	8001be0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	08da      	lsrs	r2, r3, #3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3208      	adds	r2, #8
 8001ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	f003 0307 	and.w	r3, r3, #7
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	220f      	movs	r2, #15
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	691a      	ldr	r2, [r3, #16]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	08da      	lsrs	r2, r3, #3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3208      	adds	r2, #8
 8001bda:	69b9      	ldr	r1, [r7, #24]
 8001bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	2203      	movs	r2, #3
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0203 	and.w	r2, r3, #3
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 80b4 	beq.w	8001d8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	4b60      	ldr	r3, [pc, #384]	@ (8001da8 <HAL_GPIO_Init+0x30c>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	4a5f      	ldr	r2, [pc, #380]	@ (8001da8 <HAL_GPIO_Init+0x30c>)
 8001c2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c32:	4b5d      	ldr	r3, [pc, #372]	@ (8001da8 <HAL_GPIO_Init+0x30c>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c3a:	60fb      	str	r3, [r7, #12]
 8001c3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dac <HAL_GPIO_Init+0x310>)
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	089b      	lsrs	r3, r3, #2
 8001c44:	3302      	adds	r3, #2
 8001c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	220f      	movs	r2, #15
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43db      	mvns	r3, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a52      	ldr	r2, [pc, #328]	@ (8001db0 <HAL_GPIO_Init+0x314>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d02b      	beq.n	8001cc2 <HAL_GPIO_Init+0x226>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a51      	ldr	r2, [pc, #324]	@ (8001db4 <HAL_GPIO_Init+0x318>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d025      	beq.n	8001cbe <HAL_GPIO_Init+0x222>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a50      	ldr	r2, [pc, #320]	@ (8001db8 <HAL_GPIO_Init+0x31c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d01f      	beq.n	8001cba <HAL_GPIO_Init+0x21e>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4f      	ldr	r2, [pc, #316]	@ (8001dbc <HAL_GPIO_Init+0x320>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d019      	beq.n	8001cb6 <HAL_GPIO_Init+0x21a>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4e      	ldr	r2, [pc, #312]	@ (8001dc0 <HAL_GPIO_Init+0x324>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d013      	beq.n	8001cb2 <HAL_GPIO_Init+0x216>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a4d      	ldr	r2, [pc, #308]	@ (8001dc4 <HAL_GPIO_Init+0x328>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d00d      	beq.n	8001cae <HAL_GPIO_Init+0x212>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a4c      	ldr	r2, [pc, #304]	@ (8001dc8 <HAL_GPIO_Init+0x32c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d007      	beq.n	8001caa <HAL_GPIO_Init+0x20e>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4b      	ldr	r2, [pc, #300]	@ (8001dcc <HAL_GPIO_Init+0x330>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d101      	bne.n	8001ca6 <HAL_GPIO_Init+0x20a>
 8001ca2:	2307      	movs	r3, #7
 8001ca4:	e00e      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	e00c      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001caa:	2306      	movs	r3, #6
 8001cac:	e00a      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cae:	2305      	movs	r3, #5
 8001cb0:	e008      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	69fa      	ldr	r2, [r7, #28]
 8001cc6:	f002 0203 	and.w	r2, r2, #3
 8001cca:	0092      	lsls	r2, r2, #2
 8001ccc:	4093      	lsls	r3, r2
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cd4:	4935      	ldr	r1, [pc, #212]	@ (8001dac <HAL_GPIO_Init+0x310>)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3302      	adds	r3, #2
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	43db      	mvns	r3, r3
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d06:	4a32      	ldr	r2, [pc, #200]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d0c:	4b30      	ldr	r3, [pc, #192]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d30:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d36:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d60:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d84:	4a12      	ldr	r2, [pc, #72]	@ (8001dd0 <HAL_GPIO_Init+0x334>)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	61fb      	str	r3, [r7, #28]
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	2b0f      	cmp	r3, #15
 8001d94:	f67f ae90 	bls.w	8001ab8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3724      	adds	r7, #36	@ 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40013800 	.word	0x40013800
 8001db0:	40020000 	.word	0x40020000
 8001db4:	40020400 	.word	0x40020400
 8001db8:	40020800 	.word	0x40020800
 8001dbc:	40020c00 	.word	0x40020c00
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40021400 	.word	0x40021400
 8001dc8:	40021800 	.word	0x40021800
 8001dcc:	40021c00 	.word	0x40021c00
 8001dd0:	40013c00 	.word	0x40013c00

08001dd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	807b      	strh	r3, [r7, #2]
 8001de0:	4613      	mov	r3, r2
 8001de2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001de4:	787b      	ldrb	r3, [r7, #1]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dea:	887a      	ldrh	r2, [r7, #2]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001df0:	e003      	b.n	8001dfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001df2:	887b      	ldrh	r3, [r7, #2]
 8001df4:	041a      	lsls	r2, r3, #16
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	619a      	str	r2, [r3, #24]
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e128      	b.n	800206c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d109      	bne.n	8001e3a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a90      	ldr	r2, [pc, #576]	@ (8002074 <HAL_I2S_Init+0x26c>)
 8001e32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7fe fc6f 	bl	8000718 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2202      	movs	r2, #2
 8001e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6812      	ldr	r2, [r2, #0]
 8001e4c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001e50:	f023 030f 	bic.w	r3, r3, #15
 8001e54:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d060      	beq.n	8001f28 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d102      	bne.n	8001e74 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001e6e:	2310      	movs	r3, #16
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	e001      	b.n	8001e78 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001e74:	2320      	movs	r3, #32
 8001e76:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b20      	cmp	r3, #32
 8001e7e:	d802      	bhi.n	8001e86 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001e86:	2001      	movs	r0, #1
 8001e88:	f002 fc2a 	bl	80046e0 <HAL_RCCEx_GetPeriphCLKFreq>
 8001e8c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e96:	d125      	bne.n	8001ee4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d010      	beq.n	8001ec2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eaa:	4613      	mov	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebc:	3305      	adds	r3, #5
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	e01f      	b.n	8001f02 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ede:	3305      	adds	r3, #5
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	e00e      	b.n	8001f02 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eec:	4613      	mov	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efe:	3305      	adds	r3, #5
 8001f00:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	4a5c      	ldr	r2, [pc, #368]	@ (8002078 <HAL_I2S_Init+0x270>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	08db      	lsrs	r3, r3, #3
 8001f0c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	085b      	lsrs	r3, r3, #1
 8001f1e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	021b      	lsls	r3, r3, #8
 8001f24:	61bb      	str	r3, [r7, #24]
 8001f26:	e003      	b.n	8001f30 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d902      	bls.n	8001f3c <HAL_I2S_Init+0x134>
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	2bff      	cmp	r3, #255	@ 0xff
 8001f3a:	d907      	bls.n	8001f4c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f40:	f043 0210 	orr.w	r2, r3, #16
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e08f      	b.n	800206c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691a      	ldr	r2, [r3, #16]
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	ea42 0103 	orr.w	r1, r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	69fa      	ldr	r2, [r7, #28]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001f6a:	f023 030f 	bic.w	r3, r3, #15
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6851      	ldr	r1, [r2, #4]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6892      	ldr	r2, [r2, #8]
 8001f76:	4311      	orrs	r1, r2
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	68d2      	ldr	r2, [r2, #12]
 8001f7c:	4311      	orrs	r1, r2
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	6992      	ldr	r2, [r2, #24]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f8e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d161      	bne.n	800205c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a38      	ldr	r2, [pc, #224]	@ (800207c <HAL_I2S_Init+0x274>)
 8001f9c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a37      	ldr	r2, [pc, #220]	@ (8002080 <HAL_I2S_Init+0x278>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d101      	bne.n	8001fac <HAL_I2S_Init+0x1a4>
 8001fa8:	4b36      	ldr	r3, [pc, #216]	@ (8002084 <HAL_I2S_Init+0x27c>)
 8001faa:	e001      	b.n	8001fb0 <HAL_I2S_Init+0x1a8>
 8001fac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	6812      	ldr	r2, [r2, #0]
 8001fb6:	4932      	ldr	r1, [pc, #200]	@ (8002080 <HAL_I2S_Init+0x278>)
 8001fb8:	428a      	cmp	r2, r1
 8001fba:	d101      	bne.n	8001fc0 <HAL_I2S_Init+0x1b8>
 8001fbc:	4a31      	ldr	r2, [pc, #196]	@ (8002084 <HAL_I2S_Init+0x27c>)
 8001fbe:	e001      	b.n	8001fc4 <HAL_I2S_Init+0x1bc>
 8001fc0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001fc4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001fc8:	f023 030f 	bic.w	r3, r3, #15
 8001fcc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8002080 <HAL_I2S_Init+0x278>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d101      	bne.n	8001fdc <HAL_I2S_Init+0x1d4>
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8002084 <HAL_I2S_Init+0x27c>)
 8001fda:	e001      	b.n	8001fe0 <HAL_I2S_Init+0x1d8>
 8001fdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a25      	ldr	r2, [pc, #148]	@ (8002080 <HAL_I2S_Init+0x278>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d101      	bne.n	8001ff2 <HAL_I2S_Init+0x1ea>
 8001fee:	4b25      	ldr	r3, [pc, #148]	@ (8002084 <HAL_I2S_Init+0x27c>)
 8001ff0:	e001      	b.n	8001ff6 <HAL_I2S_Init+0x1ee>
 8001ff2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002002:	d003      	beq.n	800200c <HAL_I2S_Init+0x204>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d103      	bne.n	8002014 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800200c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	e001      	b.n	8002018 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002022:	4313      	orrs	r3, r2
 8002024:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800202c:	4313      	orrs	r3, r2
 800202e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002036:	4313      	orrs	r3, r2
 8002038:	b29a      	uxth	r2, r3
 800203a:	897b      	ldrh	r3, [r7, #10]
 800203c:	4313      	orrs	r3, r2
 800203e:	b29b      	uxth	r3, r3
 8002040:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002044:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a0d      	ldr	r2, [pc, #52]	@ (8002080 <HAL_I2S_Init+0x278>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d101      	bne.n	8002054 <HAL_I2S_Init+0x24c>
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <HAL_I2S_Init+0x27c>)
 8002052:	e001      	b.n	8002058 <HAL_I2S_Init+0x250>
 8002054:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002058:	897a      	ldrh	r2, [r7, #10]
 800205a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2201      	movs	r2, #1
 8002066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3720      	adds	r7, #32
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	0800217f 	.word	0x0800217f
 8002078:	cccccccd 	.word	0xcccccccd
 800207c:	08002295 	.word	0x08002295
 8002080:	40003800 	.word	0x40003800
 8002084:	40003400 	.word	0x40003400

08002088 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d0:	881a      	ldrh	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020dc:	1c9a      	adds	r2, r3, #2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	3b01      	subs	r3, #1
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10e      	bne.n	8002118 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002108:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ffb8 	bl	8002088 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68da      	ldr	r2, [r3, #12]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002132:	b292      	uxth	r2, r2
 8002134:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800213a:	1c9a      	adds	r2, r3, #2
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002144:	b29b      	uxth	r3, r3
 8002146:	3b01      	subs	r3, #1
 8002148:	b29a      	uxth	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002152:	b29b      	uxth	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d10e      	bne.n	8002176 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002166:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff93 	bl	800209c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b04      	cmp	r3, #4
 8002198:	d13a      	bne.n	8002210 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d109      	bne.n	80021b8 <I2S_IRQHandler+0x3a>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021ae:	2b40      	cmp	r3, #64	@ 0x40
 80021b0:	d102      	bne.n	80021b8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff ffb4 	bl	8002120 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021be:	2b40      	cmp	r3, #64	@ 0x40
 80021c0:	d126      	bne.n	8002210 <I2S_IRQHandler+0x92>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	2b20      	cmp	r3, #32
 80021ce:	d11f      	bne.n	8002210 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80021de:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021e0:	2300      	movs	r3, #0
 80021e2:	613b      	str	r3, [r7, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	613b      	str	r3, [r7, #16]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2201      	movs	r2, #1
 80021fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f043 0202 	orr.w	r2, r3, #2
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ff50 	bl	80020b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002216:	b2db      	uxtb	r3, r3
 8002218:	2b03      	cmp	r3, #3
 800221a:	d136      	bne.n	800228a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b02      	cmp	r3, #2
 8002224:	d109      	bne.n	800223a <I2S_IRQHandler+0xbc>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002230:	2b80      	cmp	r3, #128	@ 0x80
 8002232:	d102      	bne.n	800223a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ff45 	bl	80020c4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	f003 0308 	and.w	r3, r3, #8
 8002240:	2b08      	cmp	r3, #8
 8002242:	d122      	bne.n	800228a <I2S_IRQHandler+0x10c>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b20      	cmp	r3, #32
 8002250:	d11b      	bne.n	800228a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002260:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227c:	f043 0204 	orr.w	r2, r3, #4
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ff13 	bl	80020b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800228a:	bf00      	nop
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b088      	sub	sp, #32
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a92      	ldr	r2, [pc, #584]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d101      	bne.n	80022b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80022ae:	4b92      	ldr	r3, [pc, #584]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80022b0:	e001      	b.n	80022b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80022b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a8b      	ldr	r2, [pc, #556]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d101      	bne.n	80022d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80022cc:	4b8a      	ldr	r3, [pc, #552]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80022ce:	e001      	b.n	80022d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80022d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022e0:	d004      	beq.n	80022ec <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f040 8099 	bne.w	800241e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d107      	bne.n	8002306 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d002      	beq.n	8002306 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f925 	bl	8002550 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	2b01      	cmp	r3, #1
 800230e:	d107      	bne.n	8002320 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 f9c8 	bl	80026b0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002326:	2b40      	cmp	r3, #64	@ 0x40
 8002328:	d13a      	bne.n	80023a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	f003 0320 	and.w	r3, r3, #32
 8002330:	2b00      	cmp	r3, #0
 8002332:	d035      	beq.n	80023a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a6e      	ldr	r2, [pc, #440]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d101      	bne.n	8002342 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800233e:	4b6e      	ldr	r3, [pc, #440]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002340:	e001      	b.n	8002346 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4969      	ldr	r1, [pc, #420]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800234e:	428b      	cmp	r3, r1
 8002350:	d101      	bne.n	8002356 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002352:	4b69      	ldr	r3, [pc, #420]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002354:	e001      	b.n	800235a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002356:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800235a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800235e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800236e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002392:	f043 0202 	orr.w	r2, r3, #2
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff fe88 	bl	80020b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f003 0308 	and.w	r3, r3, #8
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	f040 80c3 	bne.w	8002532 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f003 0320 	and.w	r3, r3, #32
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 80bd 	beq.w	8002532 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80023c6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a49      	ldr	r2, [pc, #292]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d101      	bne.n	80023d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80023d2:	4b49      	ldr	r3, [pc, #292]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023d4:	e001      	b.n	80023da <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80023d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4944      	ldr	r1, [pc, #272]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80023e2:	428b      	cmp	r3, r1
 80023e4:	d101      	bne.n	80023ea <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80023e6:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80023e8:	e001      	b.n	80023ee <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80023ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80023f2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80023f4:	2300      	movs	r3, #0
 80023f6:	60bb      	str	r3, [r7, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240e:	f043 0204 	orr.w	r2, r3, #4
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff fe4a 	bl	80020b0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800241c:	e089      	b.n	8002532 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b02      	cmp	r3, #2
 8002426:	d107      	bne.n	8002438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800242e:	2b00      	cmp	r3, #0
 8002430:	d002      	beq.n	8002438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 f8be 	bl	80025b4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b01      	cmp	r3, #1
 8002440:	d107      	bne.n	8002452 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002448:	2b00      	cmp	r3, #0
 800244a:	d002      	beq.n	8002452 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f8fd 	bl	800264c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002458:	2b40      	cmp	r3, #64	@ 0x40
 800245a:	d12f      	bne.n	80024bc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f003 0320 	and.w	r3, r3, #32
 8002462:	2b00      	cmp	r3, #0
 8002464:	d02a      	beq.n	80024bc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002474:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1e      	ldr	r2, [pc, #120]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d101      	bne.n	8002484 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002480:	4b1d      	ldr	r3, [pc, #116]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002482:	e001      	b.n	8002488 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002484:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4919      	ldr	r1, [pc, #100]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002490:	428b      	cmp	r3, r1
 8002492:	d101      	bne.n	8002498 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002494:	4b18      	ldr	r3, [pc, #96]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002496:	e001      	b.n	800249c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002498:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800249c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80024a0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	f043 0202 	orr.w	r2, r3, #2
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff fdfa 	bl	80020b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d136      	bne.n	8002534 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	f003 0320 	and.w	r3, r3, #32
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d031      	beq.n	8002534 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80024dc:	e001      	b.n	80024e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80024de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4902      	ldr	r1, [pc, #8]	@ (80024f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80024ea:	428b      	cmp	r3, r1
 80024ec:	d106      	bne.n	80024fc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80024ee:	4b02      	ldr	r3, [pc, #8]	@ (80024f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80024f0:	e006      	b.n	8002500 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80024f2:	bf00      	nop
 80024f4:	40003800 	.word	0x40003800
 80024f8:	40003400 	.word	0x40003400
 80024fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002500:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002504:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002514:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002522:	f043 0204 	orr.w	r2, r3, #4
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff fdc0 	bl	80020b0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002530:	e000      	b.n	8002534 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002532:	bf00      	nop
}
 8002534:	bf00      	nop
 8002536:	3720      	adds	r7, #32
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255c:	1c99      	adds	r1, r3, #2
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6251      	str	r1, [r2, #36]	@ 0x24
 8002562:	881a      	ldrh	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256e:	b29b      	uxth	r3, r3
 8002570:	3b01      	subs	r3, #1
 8002572:	b29a      	uxth	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257c:	b29b      	uxth	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d113      	bne.n	80025aa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685a      	ldr	r2, [r3, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002590:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002596:	b29b      	uxth	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d106      	bne.n	80025aa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff ffc9 	bl	800253c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c0:	1c99      	adds	r1, r3, #2
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6251      	str	r1, [r2, #36]	@ 0x24
 80025c6:	8819      	ldrh	r1, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002644 <I2SEx_TxISR_I2SExt+0x90>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d101      	bne.n	80025d6 <I2SEx_TxISR_I2SExt+0x22>
 80025d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002648 <I2SEx_TxISR_I2SExt+0x94>)
 80025d4:	e001      	b.n	80025da <I2SEx_TxISR_I2SExt+0x26>
 80025d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025da:	460a      	mov	r2, r1
 80025dc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d121      	bne.n	800263a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a12      	ldr	r2, [pc, #72]	@ (8002644 <I2SEx_TxISR_I2SExt+0x90>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d101      	bne.n	8002604 <I2SEx_TxISR_I2SExt+0x50>
 8002600:	4b11      	ldr	r3, [pc, #68]	@ (8002648 <I2SEx_TxISR_I2SExt+0x94>)
 8002602:	e001      	b.n	8002608 <I2SEx_TxISR_I2SExt+0x54>
 8002604:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	490d      	ldr	r1, [pc, #52]	@ (8002644 <I2SEx_TxISR_I2SExt+0x90>)
 8002610:	428b      	cmp	r3, r1
 8002612:	d101      	bne.n	8002618 <I2SEx_TxISR_I2SExt+0x64>
 8002614:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <I2SEx_TxISR_I2SExt+0x94>)
 8002616:	e001      	b.n	800261c <I2SEx_TxISR_I2SExt+0x68>
 8002618:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800261c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002620:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002626:	b29b      	uxth	r3, r3
 8002628:	2b00      	cmp	r3, #0
 800262a:	d106      	bne.n	800263a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff81 	bl	800253c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40003800 	.word	0x40003800
 8002648:	40003400 	.word	0x40003400

0800264c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68d8      	ldr	r0, [r3, #12]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	1c99      	adds	r1, r3, #2
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002664:	b282      	uxth	r2, r0
 8002666:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800266c:	b29b      	uxth	r3, r3
 800266e:	3b01      	subs	r3, #1
 8002670:	b29a      	uxth	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800267a:	b29b      	uxth	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d113      	bne.n	80026a8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800268e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002694:	b29b      	uxth	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7ff ff4a 	bl	800253c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80026a8:	bf00      	nop
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a20      	ldr	r2, [pc, #128]	@ (8002740 <I2SEx_RxISR_I2SExt+0x90>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d101      	bne.n	80026c6 <I2SEx_RxISR_I2SExt+0x16>
 80026c2:	4b20      	ldr	r3, [pc, #128]	@ (8002744 <I2SEx_RxISR_I2SExt+0x94>)
 80026c4:	e001      	b.n	80026ca <I2SEx_RxISR_I2SExt+0x1a>
 80026c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026ca:	68d8      	ldr	r0, [r3, #12]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	1c99      	adds	r1, r3, #2
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80026d6:	b282      	uxth	r2, r0
 80026d8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d121      	bne.n	8002736 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a12      	ldr	r2, [pc, #72]	@ (8002740 <I2SEx_RxISR_I2SExt+0x90>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d101      	bne.n	8002700 <I2SEx_RxISR_I2SExt+0x50>
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <I2SEx_RxISR_I2SExt+0x94>)
 80026fe:	e001      	b.n	8002704 <I2SEx_RxISR_I2SExt+0x54>
 8002700:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	490d      	ldr	r1, [pc, #52]	@ (8002740 <I2SEx_RxISR_I2SExt+0x90>)
 800270c:	428b      	cmp	r3, r1
 800270e:	d101      	bne.n	8002714 <I2SEx_RxISR_I2SExt+0x64>
 8002710:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <I2SEx_RxISR_I2SExt+0x94>)
 8002712:	e001      	b.n	8002718 <I2SEx_RxISR_I2SExt+0x68>
 8002714:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002718:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800271c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002722:	b29b      	uxth	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d106      	bne.n	8002736 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff ff03 	bl	800253c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40003800 	.word	0x40003800
 8002744:	40003400 	.word	0x40003400

08002748 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af02      	add	r7, sp, #8
 800274e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e101      	b.n	800295e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	d106      	bne.n	800277a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f007 fb4f 	bl	8009e18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2203      	movs	r2, #3
 800277e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002788:	d102      	bne.n	8002790 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4618      	mov	r0, r3
 8002796:	f003 ff7a 	bl	800668e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6818      	ldr	r0, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	7c1a      	ldrb	r2, [r3, #16]
 80027a2:	f88d 2000 	strb.w	r2, [sp]
 80027a6:	3304      	adds	r3, #4
 80027a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027aa:	f003 fe59 	bl	8006460 <USB_CoreInit>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d005      	beq.n	80027c0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2202      	movs	r2, #2
 80027b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e0ce      	b.n	800295e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2100      	movs	r1, #0
 80027c6:	4618      	mov	r0, r3
 80027c8:	f003 ff72 	bl	80066b0 <USB_SetCurrentMode>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2202      	movs	r2, #2
 80027d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e0bf      	b.n	800295e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027de:	2300      	movs	r3, #0
 80027e0:	73fb      	strb	r3, [r7, #15]
 80027e2:	e04a      	b.n	800287a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027e4:	7bfa      	ldrb	r2, [r7, #15]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	3315      	adds	r3, #21
 80027f4:	2201      	movs	r2, #1
 80027f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80027f8:	7bfa      	ldrb	r2, [r7, #15]
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	3314      	adds	r3, #20
 8002808:	7bfa      	ldrb	r2, [r7, #15]
 800280a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800280c:	7bfa      	ldrb	r2, [r7, #15]
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	b298      	uxth	r0, r3
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	00db      	lsls	r3, r3, #3
 8002818:	4413      	add	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	332e      	adds	r3, #46	@ 0x2e
 8002820:	4602      	mov	r2, r0
 8002822:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002824:	7bfa      	ldrb	r2, [r7, #15]
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	4613      	mov	r3, r2
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	3318      	adds	r3, #24
 8002834:	2200      	movs	r2, #0
 8002836:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002838:	7bfa      	ldrb	r2, [r7, #15]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	4413      	add	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	331c      	adds	r3, #28
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800284c:	7bfa      	ldrb	r2, [r7, #15]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	3320      	adds	r3, #32
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3324      	adds	r3, #36	@ 0x24
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002874:	7bfb      	ldrb	r3, [r7, #15]
 8002876:	3301      	adds	r3, #1
 8002878:	73fb      	strb	r3, [r7, #15]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	791b      	ldrb	r3, [r3, #4]
 800287e:	7bfa      	ldrb	r2, [r7, #15]
 8002880:	429a      	cmp	r2, r3
 8002882:	d3af      	bcc.n	80027e4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002884:	2300      	movs	r3, #0
 8002886:	73fb      	strb	r3, [r7, #15]
 8002888:	e044      	b.n	8002914 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800288a:	7bfa      	ldrb	r2, [r7, #15]
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80028b2:	7bfa      	ldrb	r2, [r7, #15]
 80028b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028b6:	7bfa      	ldrb	r2, [r7, #15]
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	4413      	add	r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028cc:	7bfa      	ldrb	r2, [r7, #15]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	4413      	add	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028e2:	7bfa      	ldrb	r2, [r7, #15]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	4413      	add	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800290a:	2200      	movs	r2, #0
 800290c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	3301      	adds	r3, #1
 8002912:	73fb      	strb	r3, [r7, #15]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	791b      	ldrb	r3, [r3, #4]
 8002918:	7bfa      	ldrb	r2, [r7, #15]
 800291a:	429a      	cmp	r2, r3
 800291c:	d3b5      	bcc.n	800288a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	7c1a      	ldrb	r2, [r3, #16]
 8002926:	f88d 2000 	strb.w	r2, [sp]
 800292a:	3304      	adds	r3, #4
 800292c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800292e:	f003 ff0b 	bl	8006748 <USB_DevInit>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d005      	beq.n	8002944 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e00c      	b.n	800295e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f004 ff55 	bl	8007806 <USB_DevDisconnect>

  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b084      	sub	sp, #16
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_PCD_Start+0x1c>
 800297e:	2302      	movs	r3, #2
 8002980:	e022      	b.n	80029c8 <HAL_PCD_Start+0x62>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002992:	2b00      	cmp	r3, #0
 8002994:	d009      	beq.n	80029aa <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800299a:	2b01      	cmp	r3, #1
 800299c:	d105      	bne.n	80029aa <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029a2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f003 fe5c 	bl	800666c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f004 ff03 	bl	80077c4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b08d      	sub	sp, #52	@ 0x34
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f004 ffc1 	bl	800796e <USB_GetMode>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 848c 	bne.w	800330c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f004 ff25 	bl	8007848 <USB_ReadInterrupts>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8482 	beq.w	800330a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f004 ff12 	bl	8007848 <USB_ReadInterrupts>
 8002a24:	4603      	mov	r3, r0
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d107      	bne.n	8002a3e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	695a      	ldr	r2, [r3, #20]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f002 0202 	and.w	r2, r2, #2
 8002a3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f004 ff00 	bl	8007848 <USB_ReadInterrupts>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d161      	bne.n	8002b16 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	699a      	ldr	r2, [r3, #24]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0210 	bic.w	r2, r2, #16
 8002a60:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	f003 020f 	and.w	r2, r3, #15
 8002a6e:	4613      	mov	r3, r2
 8002a70:	00db      	lsls	r3, r3, #3
 8002a72:	4413      	add	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3304      	adds	r3, #4
 8002a80:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	0c5b      	lsrs	r3, r3, #17
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d124      	bne.n	8002ad8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d035      	beq.n	8002b06 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	091b      	lsrs	r3, r3, #4
 8002aa2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002aa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	461a      	mov	r2, r3
 8002aac:	6a38      	ldr	r0, [r7, #32]
 8002aae:	f004 fd37 	bl	8007520 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	091b      	lsrs	r3, r3, #4
 8002aba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002abe:	441a      	add	r2, r3
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ad0:	441a      	add	r2, r3
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	615a      	str	r2, [r3, #20]
 8002ad6:	e016      	b.n	8002b06 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	0c5b      	lsrs	r3, r3, #17
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	2b06      	cmp	r3, #6
 8002ae2:	d110      	bne.n	8002b06 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002aea:	2208      	movs	r2, #8
 8002aec:	4619      	mov	r1, r3
 8002aee:	6a38      	ldr	r0, [r7, #32]
 8002af0:	f004 fd16 	bl	8007520 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	695a      	ldr	r2, [r3, #20]
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	091b      	lsrs	r3, r3, #4
 8002afc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b00:	441a      	add	r2, r3
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699a      	ldr	r2, [r3, #24]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f042 0210 	orr.w	r2, r2, #16
 8002b14:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f004 fe94 	bl	8007848 <USB_ReadInterrupts>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b26:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002b2a:	f040 80a7 	bne.w	8002c7c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 fe99 	bl	800786e <USB_ReadDevAllOutEpInterrupt>
 8002b3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002b3e:	e099      	b.n	8002c74 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 808e 	beq.w	8002c68 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f004 febd 	bl	80078d6 <USB_ReadDevOutEPInterrupt>
 8002b5c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00c      	beq.n	8002b82 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6a:	015a      	lsls	r2, r3, #5
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	4413      	add	r3, r2
 8002b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b74:	461a      	mov	r2, r3
 8002b76:	2301      	movs	r3, #1
 8002b78:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002b7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 fea3 	bl	80038c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00c      	beq.n	8002ba6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8e:	015a      	lsls	r2, r3, #5
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	4413      	add	r3, r2
 8002b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b98:	461a      	mov	r2, r3
 8002b9a:	2308      	movs	r3, #8
 8002b9c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002b9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 ff79 	bl	8003a98 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d008      	beq.n	8002bc2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	015a      	lsls	r2, r3, #5
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	2310      	movs	r3, #16
 8002bc0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d030      	beq.n	8002c2e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd4:	2b80      	cmp	r3, #128	@ 0x80
 8002bd6:	d109      	bne.n	8002bec <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	69fa      	ldr	r2, [r7, #28]
 8002be2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002be6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bea:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bee:	4613      	mov	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	3304      	adds	r3, #4
 8002c00:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	78db      	ldrb	r3, [r3, #3]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d108      	bne.n	8002c1c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	4619      	mov	r1, r3
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f007 fa04 	bl	800a024 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c28:	461a      	mov	r2, r3
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f003 0320 	and.w	r3, r3, #32
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	015a      	lsls	r2, r3, #5
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	4413      	add	r3, r2
 8002c40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c44:	461a      	mov	r2, r3
 8002c46:	2320      	movs	r3, #32
 8002c48:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d009      	beq.n	8002c68 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c56:	015a      	lsls	r2, r3, #5
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c60:	461a      	mov	r2, r3
 8002c62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c66:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c70:	085b      	lsrs	r3, r3, #1
 8002c72:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f47f af62 	bne.w	8002b40 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f004 fde1 	bl	8007848 <USB_ReadInterrupts>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c90:	f040 80db 	bne.w	8002e4a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f004 fe02 	bl	80078a2 <USB_ReadDevAllInEpInterrupt>
 8002c9e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002ca4:	e0cd      	b.n	8002e42 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80c2 	beq.w	8002e36 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 fe28 	bl	8007912 <USB_ReadDevInEPInterrupt>
 8002cc2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d057      	beq.n	8002d7e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	f003 030f 	and.w	r3, r3, #15
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ce2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69f9      	ldr	r1, [r7, #28]
 8002cea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002cee:	4013      	ands	r3, r2
 8002cf0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	015a      	lsls	r2, r3, #5
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cfe:	461a      	mov	r2, r3
 8002d00:	2301      	movs	r3, #1
 8002d02:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	799b      	ldrb	r3, [r3, #6]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d132      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d10:	4613      	mov	r3, r2
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4413      	add	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3320      	adds	r3, #32
 8002d1c:	6819      	ldr	r1, [r3, #0]
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d22:	4613      	mov	r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	4413      	add	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4403      	add	r3, r0
 8002d2c:	331c      	adds	r3, #28
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4419      	add	r1, r3
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d36:	4613      	mov	r3, r2
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	4413      	add	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4403      	add	r3, r0
 8002d40:	3320      	adds	r3, #32
 8002d42:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d113      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x3a2>
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d4e:	4613      	mov	r3, r2
 8002d50:	00db      	lsls	r3, r3, #3
 8002d52:	4413      	add	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	440b      	add	r3, r1
 8002d58:	3324      	adds	r3, #36	@ 0x24
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d108      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6818      	ldr	r0, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	f004 fe2f 	bl	80079d0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	4619      	mov	r1, r3
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f007 f8ce 	bl	8009f1a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	f003 0308 	and.w	r3, r3, #8
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d008      	beq.n	8002d9a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8a:	015a      	lsls	r2, r3, #5
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	4413      	add	r3, r2
 8002d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d94:	461a      	mov	r2, r3
 8002d96:	2308      	movs	r3, #8
 8002d98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	f003 0310 	and.w	r3, r3, #16
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002db0:	461a      	mov	r2, r3
 8002db2:	2310      	movs	r3, #16
 8002db4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d008      	beq.n	8002dd2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	015a      	lsls	r2, r3, #5
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002dcc:	461a      	mov	r2, r3
 8002dce:	2340      	movs	r3, #64	@ 0x40
 8002dd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d023      	beq.n	8002e24 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002ddc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002dde:	6a38      	ldr	r0, [r7, #32]
 8002de0:	f003 fe16 	bl	8006a10 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de6:	4613      	mov	r3, r2
 8002de8:	00db      	lsls	r3, r3, #3
 8002dea:	4413      	add	r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	3310      	adds	r3, #16
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	4413      	add	r3, r2
 8002df4:	3304      	adds	r3, #4
 8002df6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	78db      	ldrb	r3, [r3, #3]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d108      	bne.n	8002e12 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	2200      	movs	r2, #0
 8002e04:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f007 f91b 	bl	800a048 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	015a      	lsls	r2, r3, #5
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e1e:	461a      	mov	r2, r3
 8002e20:	2302      	movs	r3, #2
 8002e22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002e2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fcbd 	bl	80037b0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	3301      	adds	r3, #1
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e3e:	085b      	lsrs	r3, r3, #1
 8002e40:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f47f af2e 	bne.w	8002ca6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f004 fcfa 	bl	8007848 <USB_ReadInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e5e:	d122      	bne.n	8002ea6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	69fa      	ldr	r2, [r7, #28]
 8002e6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e6e:	f023 0301 	bic.w	r3, r3, #1
 8002e72:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d108      	bne.n	8002e90 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002e86:	2100      	movs	r1, #0
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 fea3 	bl	8003bd4 <HAL_PCDEx_LPM_Callback>
 8002e8e:	e002      	b.n	8002e96 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f007 f8b9 	bl	800a008 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695a      	ldr	r2, [r3, #20]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002ea4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f004 fccc 	bl	8007848 <USB_ReadInterrupts>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002eba:	d112      	bne.n	8002ee2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d102      	bne.n	8002ed2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f007 f875 	bl	8009fbc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	695a      	ldr	r2, [r3, #20]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002ee0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f004 fcae 	bl	8007848 <USB_ReadInterrupts>
 8002eec:	4603      	mov	r3, r0
 8002eee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ef6:	f040 80b7 	bne.w	8003068 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	69fa      	ldr	r2, [r7, #28]
 8002f04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f08:	f023 0301 	bic.w	r3, r3, #1
 8002f0c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2110      	movs	r1, #16
 8002f14:	4618      	mov	r0, r3
 8002f16:	f003 fd7b 	bl	8006a10 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f1e:	e046      	b.n	8002fae <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f22:	015a      	lsls	r2, r3, #5
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002f32:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f44:	0151      	lsls	r1, r2, #5
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	440a      	add	r2, r1
 8002f4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002f4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f52:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f56:	015a      	lsls	r2, r3, #5
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f60:	461a      	mov	r2, r3
 8002f62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002f66:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f6a:	015a      	lsls	r2, r3, #5
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f78:	0151      	lsls	r1, r2, #5
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	440a      	add	r2, r1
 8002f7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002f82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002f86:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8a:	015a      	lsls	r2, r3, #5
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	4413      	add	r3, r2
 8002f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f98:	0151      	lsls	r1, r2, #5
 8002f9a:	69fa      	ldr	r2, [r7, #28]
 8002f9c:	440a      	add	r2, r1
 8002f9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002fa2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002fa6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002faa:	3301      	adds	r3, #1
 8002fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	791b      	ldrb	r3, [r3, #4]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d3b2      	bcc.n	8002f20 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fc8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002fcc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	7bdb      	ldrb	r3, [r3, #15]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d016      	beq.n	8003004 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002fd6:	69fb      	ldr	r3, [r7, #28]
 8002fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fe0:	69fa      	ldr	r2, [r7, #28]
 8002fe2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fe6:	f043 030b 	orr.w	r3, r3, #11
 8002fea:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ff6:	69fa      	ldr	r2, [r7, #28]
 8002ff8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ffc:	f043 030b 	orr.w	r3, r3, #11
 8003000:	6453      	str	r3, [r2, #68]	@ 0x44
 8003002:	e015      	b.n	8003030 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003012:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003016:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800301a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	69fa      	ldr	r2, [r7, #28]
 8003026:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800302a:	f043 030b 	orr.w	r3, r3, #11
 800302e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	69fa      	ldr	r2, [r7, #28]
 800303a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800303e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003042:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6818      	ldr	r0, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003052:	461a      	mov	r2, r3
 8003054:	f004 fcbc 	bl	80079d0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695a      	ldr	r2, [r3, #20]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003066:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f004 fbeb 	bl	8007848 <USB_ReadInterrupts>
 8003072:	4603      	mov	r3, r0
 8003074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003078:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800307c:	d123      	bne.n	80030c6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f004 fc81 	bl	800798a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f003 fd38 	bl	8006b02 <USB_GetDevSpeed>
 8003092:	4603      	mov	r3, r0
 8003094:	461a      	mov	r2, r3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681c      	ldr	r4, [r3, #0]
 800309e:	f001 fa09 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80030a2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80030a8:	461a      	mov	r2, r3
 80030aa:	4620      	mov	r0, r4
 80030ac:	f003 fa3c 	bl	8006528 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f006 ff5a 	bl	8009f6a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695a      	ldr	r2, [r3, #20]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80030c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f004 fbbc 	bl	8007848 <USB_ReadInterrupts>
 80030d0:	4603      	mov	r3, r0
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d10a      	bne.n	80030f0 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f006 ff37 	bl	8009f4e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f002 0208 	and.w	r2, r2, #8
 80030ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f004 fba7 	bl	8007848 <USB_ReadInterrupts>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003100:	2b80      	cmp	r3, #128	@ 0x80
 8003102:	d123      	bne.n	800314c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003104:	6a3b      	ldr	r3, [r7, #32]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800310c:	6a3b      	ldr	r3, [r7, #32]
 800310e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003110:	2301      	movs	r3, #1
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
 8003114:	e014      	b.n	8003140 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800311a:	4613      	mov	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4413      	add	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d105      	bne.n	800313a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	b2db      	uxtb	r3, r3
 8003132:	4619      	mov	r1, r3
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 fb0a 	bl	800374e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313c:	3301      	adds	r3, #1
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	791b      	ldrb	r3, [r3, #4]
 8003144:	461a      	mov	r2, r3
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	4293      	cmp	r3, r2
 800314a:	d3e4      	bcc.n	8003116 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f004 fb79 	bl	8007848 <USB_ReadInterrupts>
 8003156:	4603      	mov	r3, r0
 8003158:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800315c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003160:	d13c      	bne.n	80031dc <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003162:	2301      	movs	r3, #1
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
 8003166:	e02b      	b.n	80031c0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316a:	015a      	lsls	r2, r3, #5
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	4413      	add	r3, r2
 8003170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317c:	4613      	mov	r3, r2
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4413      	add	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	3318      	adds	r3, #24
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d115      	bne.n	80031ba <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800318e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003190:	2b00      	cmp	r3, #0
 8003192:	da12      	bge.n	80031ba <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003194:	6879      	ldr	r1, [r7, #4]
 8003196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003198:	4613      	mov	r3, r2
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4413      	add	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	3317      	adds	r3, #23
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	4619      	mov	r1, r3
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 faca 	bl	800374e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031bc:	3301      	adds	r3, #1
 80031be:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	791b      	ldrb	r3, [r3, #4]
 80031c4:	461a      	mov	r2, r3
 80031c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d3cd      	bcc.n	8003168 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80031da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f004 fb31 	bl	8007848 <USB_ReadInterrupts>
 80031e6:	4603      	mov	r3, r0
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80031f0:	d156      	bne.n	80032a0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031f2:	2301      	movs	r3, #1
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f6:	e045      	b.n	8003284 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	015a      	lsls	r2, r3, #5
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	4413      	add	r3, r2
 8003200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800320c:	4613      	mov	r3, r2
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4413      	add	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d12e      	bne.n	800327e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003220:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003222:	2b00      	cmp	r3, #0
 8003224:	da2b      	bge.n	800327e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	0c1a      	lsrs	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003230:	4053      	eors	r3, r2
 8003232:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003236:	2b00      	cmp	r3, #0
 8003238:	d121      	bne.n	800327e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800323e:	4613      	mov	r3, r2
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800324c:	2201      	movs	r2, #1
 800324e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	695b      	ldr	r3, [r3, #20]
 8003260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10a      	bne.n	800327e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	69fa      	ldr	r2, [r7, #28]
 8003272:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003276:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800327a:	6053      	str	r3, [r2, #4]
            break;
 800327c:	e008      	b.n	8003290 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	3301      	adds	r3, #1
 8003282:	627b      	str	r3, [r7, #36]	@ 0x24
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	791b      	ldrb	r3, [r3, #4]
 8003288:	461a      	mov	r2, r3
 800328a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328c:	4293      	cmp	r3, r2
 800328e:	d3b3      	bcc.n	80031f8 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	695a      	ldr	r2, [r3, #20]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800329e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f004 facf 	bl	8007848 <USB_ReadInterrupts>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80032b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b4:	d10a      	bne.n	80032cc <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f006 fed8 	bl	800a06c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	695a      	ldr	r2, [r3, #20]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80032ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f004 fab9 	bl	8007848 <USB_ReadInterrupts>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b04      	cmp	r3, #4
 80032de:	d115      	bne.n	800330c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d002      	beq.n	80032f8 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f006 fec8 	bl	800a088 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6859      	ldr	r1, [r3, #4]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	430a      	orrs	r2, r1
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	e000      	b.n	800330c <HAL_PCD_IRQHandler+0x93c>
      return;
 800330a:	bf00      	nop
    }
  }
}
 800330c:	3734      	adds	r7, #52	@ 0x34
 800330e:	46bd      	mov	sp, r7
 8003310:	bd90      	pop	{r4, r7, pc}

08003312 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b082      	sub	sp, #8
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
 800331a:	460b      	mov	r3, r1
 800331c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_PCD_SetAddress+0x1a>
 8003328:	2302      	movs	r3, #2
 800332a:	e012      	b.n	8003352 <HAL_PCD_SetAddress+0x40>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	4611      	mov	r1, r2
 8003342:	4618      	mov	r0, r3
 8003344:	f004 fa18 	bl	8007778 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b084      	sub	sp, #16
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	4608      	mov	r0, r1
 8003364:	4611      	mov	r1, r2
 8003366:	461a      	mov	r2, r3
 8003368:	4603      	mov	r3, r0
 800336a:	70fb      	strb	r3, [r7, #3]
 800336c:	460b      	mov	r3, r1
 800336e:	803b      	strh	r3, [r7, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003374:	2300      	movs	r3, #0
 8003376:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003378:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800337c:	2b00      	cmp	r3, #0
 800337e:	da0f      	bge.n	80033a0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	f003 020f 	and.w	r2, r3, #15
 8003386:	4613      	mov	r3, r2
 8003388:	00db      	lsls	r3, r3, #3
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	3310      	adds	r3, #16
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	4413      	add	r3, r2
 8003394:	3304      	adds	r3, #4
 8003396:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2201      	movs	r2, #1
 800339c:	705a      	strb	r2, [r3, #1]
 800339e:	e00f      	b.n	80033c0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	f003 020f 	and.w	r2, r3, #15
 80033a6:	4613      	mov	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	4413      	add	r3, r2
 80033b6:	3304      	adds	r3, #4
 80033b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80033c0:	78fb      	ldrb	r3, [r7, #3]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80033cc:	883b      	ldrh	r3, [r7, #0]
 80033ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	78ba      	ldrb	r2, [r7, #2]
 80033da:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	785b      	ldrb	r3, [r3, #1]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d004      	beq.n	80033ee <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80033ee:	78bb      	ldrb	r3, [r7, #2]
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d102      	bne.n	80033fa <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <HAL_PCD_EP_Open+0xae>
 8003404:	2302      	movs	r3, #2
 8003406:	e00e      	b.n	8003426 <HAL_PCD_EP_Open+0xcc>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68f9      	ldr	r1, [r7, #12]
 8003416:	4618      	mov	r0, r3
 8003418:	f003 fb98 	bl	8006b4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003424:	7afb      	ldrb	r3, [r7, #11]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b084      	sub	sp, #16
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	460b      	mov	r3, r1
 8003438:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800343a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800343e:	2b00      	cmp	r3, #0
 8003440:	da0f      	bge.n	8003462 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003442:	78fb      	ldrb	r3, [r7, #3]
 8003444:	f003 020f 	and.w	r2, r3, #15
 8003448:	4613      	mov	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	3310      	adds	r3, #16
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	4413      	add	r3, r2
 8003456:	3304      	adds	r3, #4
 8003458:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2201      	movs	r2, #1
 800345e:	705a      	strb	r2, [r3, #1]
 8003460:	e00f      	b.n	8003482 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003462:	78fb      	ldrb	r3, [r7, #3]
 8003464:	f003 020f 	and.w	r2, r3, #15
 8003468:	4613      	mov	r3, r2
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	4413      	add	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	4413      	add	r3, r2
 8003478:	3304      	adds	r3, #4
 800347a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003482:	78fb      	ldrb	r3, [r7, #3]
 8003484:	f003 030f 	and.w	r3, r3, #15
 8003488:	b2da      	uxtb	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003494:	2b01      	cmp	r3, #1
 8003496:	d101      	bne.n	800349c <HAL_PCD_EP_Close+0x6e>
 8003498:	2302      	movs	r3, #2
 800349a:	e00e      	b.n	80034ba <HAL_PCD_EP_Close+0x8c>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68f9      	ldr	r1, [r7, #12]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f003 fbd6 	bl	8006c5c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b086      	sub	sp, #24
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	60f8      	str	r0, [r7, #12]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
 80034ce:	460b      	mov	r3, r1
 80034d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034d2:	7afb      	ldrb	r3, [r7, #11]
 80034d4:	f003 020f 	and.w	r2, r3, #15
 80034d8:	4613      	mov	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4413      	add	r3, r2
 80034e8:	3304      	adds	r3, #4
 80034ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	2200      	movs	r2, #0
 80034fc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2200      	movs	r2, #0
 8003502:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003504:	7afb      	ldrb	r3, [r7, #11]
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	b2da      	uxtb	r2, r3
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	799b      	ldrb	r3, [r3, #6]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d102      	bne.n	800351e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	799b      	ldrb	r3, [r3, #6]
 8003526:	461a      	mov	r2, r3
 8003528:	6979      	ldr	r1, [r7, #20]
 800352a:	f003 fc73 	bl	8006e14 <USB_EPStartXfer>

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3718      	adds	r7, #24
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	460b      	mov	r3, r1
 8003542:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	f003 020f 	and.w	r2, r3, #15
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800355a:	681b      	ldr	r3, [r3, #0]
}
 800355c:	4618      	mov	r0, r3
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	607a      	str	r2, [r7, #4]
 8003572:	603b      	str	r3, [r7, #0]
 8003574:	460b      	mov	r3, r1
 8003576:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003578:	7afb      	ldrb	r3, [r7, #11]
 800357a:	f003 020f 	and.w	r2, r3, #15
 800357e:	4613      	mov	r3, r2
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4413      	add	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	3310      	adds	r3, #16
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	3304      	adds	r3, #4
 800358e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	2200      	movs	r2, #0
 80035a0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2201      	movs	r2, #1
 80035a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035a8:	7afb      	ldrb	r3, [r7, #11]
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	799b      	ldrb	r3, [r3, #6]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d102      	bne.n	80035c2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6818      	ldr	r0, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	799b      	ldrb	r3, [r3, #6]
 80035ca:	461a      	mov	r2, r3
 80035cc:	6979      	ldr	r1, [r7, #20]
 80035ce:	f003 fc21 	bl	8006e14 <USB_EPStartXfer>

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80035e8:	78fb      	ldrb	r3, [r7, #3]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	7912      	ldrb	r2, [r2, #4]
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e04f      	b.n	800369a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	da0f      	bge.n	8003622 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003602:	78fb      	ldrb	r3, [r7, #3]
 8003604:	f003 020f 	and.w	r2, r3, #15
 8003608:	4613      	mov	r3, r2
 800360a:	00db      	lsls	r3, r3, #3
 800360c:	4413      	add	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	3310      	adds	r3, #16
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	4413      	add	r3, r2
 8003616:	3304      	adds	r3, #4
 8003618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2201      	movs	r2, #1
 800361e:	705a      	strb	r2, [r3, #1]
 8003620:	e00d      	b.n	800363e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003622:	78fa      	ldrb	r2, [r7, #3]
 8003624:	4613      	mov	r3, r2
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	4413      	add	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	4413      	add	r3, r2
 8003634:	3304      	adds	r3, #4
 8003636:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	b2da      	uxtb	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003656:	2b01      	cmp	r3, #1
 8003658:	d101      	bne.n	800365e <HAL_PCD_EP_SetStall+0x82>
 800365a:	2302      	movs	r3, #2
 800365c:	e01d      	b.n	800369a <HAL_PCD_EP_SetStall+0xbe>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	4618      	mov	r0, r3
 800366e:	f003 ffaf 	bl	80075d0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003672:	78fb      	ldrb	r3, [r7, #3]
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	2b00      	cmp	r3, #0
 800367a:	d109      	bne.n	8003690 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6818      	ldr	r0, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	7999      	ldrb	r1, [r3, #6]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800368a:	461a      	mov	r2, r3
 800368c:	f004 f9a0 	bl	80079d0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b084      	sub	sp, #16
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
 80036aa:	460b      	mov	r3, r1
 80036ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80036ae:	78fb      	ldrb	r3, [r7, #3]
 80036b0:	f003 030f 	and.w	r3, r3, #15
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	7912      	ldrb	r2, [r2, #4]
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d901      	bls.n	80036c0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e042      	b.n	8003746 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	da0f      	bge.n	80036e8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036c8:	78fb      	ldrb	r3, [r7, #3]
 80036ca:	f003 020f 	and.w	r2, r3, #15
 80036ce:	4613      	mov	r3, r2
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	4413      	add	r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	3310      	adds	r3, #16
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	4413      	add	r3, r2
 80036dc:	3304      	adds	r3, #4
 80036de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2201      	movs	r2, #1
 80036e4:	705a      	strb	r2, [r3, #1]
 80036e6:	e00f      	b.n	8003708 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036e8:	78fb      	ldrb	r3, [r7, #3]
 80036ea:	f003 020f 	and.w	r2, r3, #15
 80036ee:	4613      	mov	r3, r2
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	4413      	add	r3, r2
 80036fe:	3304      	adds	r3, #4
 8003700:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	f003 030f 	and.w	r3, r3, #15
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003720:	2b01      	cmp	r3, #1
 8003722:	d101      	bne.n	8003728 <HAL_PCD_EP_ClrStall+0x86>
 8003724:	2302      	movs	r3, #2
 8003726:	e00e      	b.n	8003746 <HAL_PCD_EP_ClrStall+0xa4>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68f9      	ldr	r1, [r7, #12]
 8003736:	4618      	mov	r0, r3
 8003738:	f003 ffb8 	bl	80076ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b084      	sub	sp, #16
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	460b      	mov	r3, r1
 8003758:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800375a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800375e:	2b00      	cmp	r3, #0
 8003760:	da0c      	bge.n	800377c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003762:	78fb      	ldrb	r3, [r7, #3]
 8003764:	f003 020f 	and.w	r2, r3, #15
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	3310      	adds	r3, #16
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	3304      	adds	r3, #4
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	e00c      	b.n	8003796 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800377c:	78fb      	ldrb	r3, [r7, #3]
 800377e:	f003 020f 	and.w	r2, r3, #15
 8003782:	4613      	mov	r3, r2
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4413      	add	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	4413      	add	r3, r2
 8003792:	3304      	adds	r3, #4
 8003794:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68f9      	ldr	r1, [r7, #12]
 800379c:	4618      	mov	r0, r3
 800379e:	f003 fdd7 	bl	8007350 <USB_EPStopXfer>
 80037a2:	4603      	mov	r3, r0
 80037a4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80037a6:	7afb      	ldrb	r3, [r7, #11]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	@ 0x28
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	4613      	mov	r3, r2
 80037c8:	00db      	lsls	r3, r3, #3
 80037ca:	4413      	add	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	3310      	adds	r3, #16
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	4413      	add	r3, r2
 80037d4:	3304      	adds	r3, #4
 80037d6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d901      	bls.n	80037e8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e06b      	b.n	80038c0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	69fa      	ldr	r2, [r7, #28]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d902      	bls.n	8003804 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	3303      	adds	r3, #3
 8003808:	089b      	lsrs	r3, r3, #2
 800380a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800380c:	e02a      	b.n	8003864 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	69fa      	ldr	r2, [r7, #28]
 8003820:	429a      	cmp	r2, r3
 8003822:	d902      	bls.n	800382a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	3303      	adds	r3, #3
 800382e:	089b      	lsrs	r3, r3, #2
 8003830:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	68d9      	ldr	r1, [r3, #12]
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	b2da      	uxtb	r2, r3
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	4603      	mov	r3, r0
 8003846:	6978      	ldr	r0, [r7, #20]
 8003848:	f003 fe2c 	bl	80074a4 <USB_WritePacket>

    ep->xfer_buff  += len;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	441a      	add	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	695a      	ldr	r2, [r3, #20]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	441a      	add	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
 800386c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	429a      	cmp	r2, r3
 8003878:	d809      	bhi.n	800388e <PCD_WriteEmptyTxFifo+0xde>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	695a      	ldr	r2, [r3, #20]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003882:	429a      	cmp	r2, r3
 8003884:	d203      	bcs.n	800388e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1bf      	bne.n	800380e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	691a      	ldr	r2, [r3, #16]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	429a      	cmp	r2, r3
 8003898:	d811      	bhi.n	80038be <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	2201      	movs	r2, #1
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	43db      	mvns	r3, r3
 80038b4:	6939      	ldr	r1, [r7, #16]
 80038b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038ba:	4013      	ands	r3, r2
 80038bc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3720      	adds	r7, #32
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	333c      	adds	r3, #60	@ 0x3c
 80038e0:	3304      	adds	r3, #4
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	015a      	lsls	r2, r3, #5
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	4413      	add	r3, r2
 80038ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	799b      	ldrb	r3, [r3, #6]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d17b      	bne.n	80039f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d015      	beq.n	8003934 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4a61      	ldr	r2, [pc, #388]	@ (8003a90 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	f240 80b9 	bls.w	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 80b3 	beq.w	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	015a      	lsls	r2, r3, #5
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	4413      	add	r3, r2
 8003926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800392a:	461a      	mov	r2, r3
 800392c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003930:	6093      	str	r3, [r2, #8]
 8003932:	e0a7      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f003 0320 	and.w	r3, r3, #32
 800393a:	2b00      	cmp	r3, #0
 800393c:	d009      	beq.n	8003952 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	015a      	lsls	r2, r3, #5
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	4413      	add	r3, r2
 8003946:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800394a:	461a      	mov	r2, r3
 800394c:	2320      	movs	r3, #32
 800394e:	6093      	str	r3, [r2, #8]
 8003950:	e098      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	f040 8093 	bne.w	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	4a4b      	ldr	r2, [pc, #300]	@ (8003a90 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d90f      	bls.n	8003986 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	015a      	lsls	r2, r3, #5
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	4413      	add	r3, r2
 8003978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800397c:	461a      	mov	r2, r3
 800397e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003982:	6093      	str	r3, [r2, #8]
 8003984:	e07e      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4413      	add	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	4413      	add	r3, r2
 8003998:	3304      	adds	r3, #4
 800399a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a1a      	ldr	r2, [r3, #32]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	0159      	lsls	r1, r3, #5
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	440b      	add	r3, r1
 80039a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039b2:	1ad2      	subs	r2, r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d114      	bne.n	80039e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6818      	ldr	r0, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039d0:	461a      	mov	r2, r3
 80039d2:	2101      	movs	r1, #1
 80039d4:	f003 fffc 	bl	80079d0 <USB_EP0_OutStart>
 80039d8:	e006      	b.n	80039e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	441a      	add	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	4619      	mov	r1, r3
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f006 fa78 	bl	8009ee4 <HAL_PCD_DataOutStageCallback>
 80039f4:	e046      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	4a26      	ldr	r2, [pc, #152]	@ (8003a94 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d124      	bne.n	8003a48 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a14:	461a      	mov	r2, r3
 8003a16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a1a:	6093      	str	r3, [r2, #8]
 8003a1c:	e032      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	f003 0320 	and.w	r3, r3, #32
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d008      	beq.n	8003a3a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	015a      	lsls	r2, r3, #5
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	4413      	add	r3, r2
 8003a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a34:	461a      	mov	r2, r3
 8003a36:	2320      	movs	r3, #32
 8003a38:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	4619      	mov	r1, r3
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f006 fa4f 	bl	8009ee4 <HAL_PCD_DataOutStageCallback>
 8003a46:	e01d      	b.n	8003a84 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d114      	bne.n	8003a78 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003a4e:	6879      	ldr	r1, [r7, #4]
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	4613      	mov	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	4413      	add	r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d108      	bne.n	8003a78 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a70:	461a      	mov	r2, r3
 8003a72:	2100      	movs	r1, #0
 8003a74:	f003 ffac 	bl	80079d0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f006 fa30 	bl	8009ee4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3720      	adds	r7, #32
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	4f54300a 	.word	0x4f54300a
 8003a94:	4f54310a 	.word	0x4f54310a

08003a98 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	333c      	adds	r3, #60	@ 0x3c
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	015a      	lsls	r2, r3, #5
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4413      	add	r3, r2
 8003abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	4a15      	ldr	r2, [pc, #84]	@ (8003b20 <PCD_EP_OutSetupPacket_int+0x88>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d90e      	bls.n	8003aec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d009      	beq.n	8003aec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003aea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f006 f9e7 	bl	8009ec0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4a0a      	ldr	r2, [pc, #40]	@ (8003b20 <PCD_EP_OutSetupPacket_int+0x88>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d90c      	bls.n	8003b14 <PCD_EP_OutSetupPacket_int+0x7c>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	799b      	ldrb	r3, [r3, #6]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d108      	bne.n	8003b14 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	2101      	movs	r1, #1
 8003b10:	f003 ff5e 	bl	80079d0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3718      	adds	r7, #24
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	4f54300a 	.word	0x4f54300a

08003b24 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b085      	sub	sp, #20
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	70fb      	strb	r3, [r7, #3]
 8003b30:	4613      	mov	r3, r2
 8003b32:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d107      	bne.n	8003b52 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003b42:	883b      	ldrh	r3, [r7, #0]
 8003b44:	0419      	lsls	r1, r3, #16
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b50:	e028      	b.n	8003ba4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	0c1b      	lsrs	r3, r3, #16
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b60:	2300      	movs	r3, #0
 8003b62:	73fb      	strb	r3, [r7, #15]
 8003b64:	e00d      	b.n	8003b82 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	3340      	adds	r3, #64	@ 0x40
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	4413      	add	r3, r2
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	0c1b      	lsrs	r3, r3, #16
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	4413      	add	r3, r2
 8003b7a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003b7c:	7bfb      	ldrb	r3, [r7, #15]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	73fb      	strb	r3, [r7, #15]
 8003b82:	7bfa      	ldrb	r2, [r7, #15]
 8003b84:	78fb      	ldrb	r3, [r7, #3]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d3ec      	bcc.n	8003b66 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003b8c:	883b      	ldrh	r3, [r7, #0]
 8003b8e:	0418      	lsls	r0, r3, #16
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6819      	ldr	r1, [r3, #0]
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	3b01      	subs	r3, #1
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	4302      	orrs	r2, r0
 8003b9c:	3340      	adds	r3, #64	@ 0x40
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	440b      	add	r3, r1
 8003ba2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	460b      	mov	r3, r1
 8003bbc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	887a      	ldrh	r2, [r7, #2]
 8003bc4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e267      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d075      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c0a:	4b88      	ldr	r3, [pc, #544]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 030c 	and.w	r3, r3, #12
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d00c      	beq.n	8003c30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c16:	4b85      	ldr	r3, [pc, #532]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d112      	bne.n	8003c48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c22:	4b82      	ldr	r3, [pc, #520]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c2e:	d10b      	bne.n	8003c48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c30:	4b7e      	ldr	r3, [pc, #504]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d05b      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x108>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d157      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e242      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c50:	d106      	bne.n	8003c60 <HAL_RCC_OscConfig+0x74>
 8003c52:	4b76      	ldr	r3, [pc, #472]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a75      	ldr	r2, [pc, #468]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e01d      	b.n	8003c9c <HAL_RCC_OscConfig+0xb0>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCC_OscConfig+0x98>
 8003c6a:	4b70      	ldr	r3, [pc, #448]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a6f      	ldr	r2, [pc, #444]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	4b6d      	ldr	r3, [pc, #436]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a6c      	ldr	r2, [pc, #432]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c80:	6013      	str	r3, [r2, #0]
 8003c82:	e00b      	b.n	8003c9c <HAL_RCC_OscConfig+0xb0>
 8003c84:	4b69      	ldr	r3, [pc, #420]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a68      	ldr	r2, [pc, #416]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	4b66      	ldr	r3, [pc, #408]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a65      	ldr	r2, [pc, #404]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d013      	beq.n	8003ccc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7fd fd26 	bl	80016f4 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fd fd22 	bl	80016f4 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	@ 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e207      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cbe:	4b5b      	ldr	r3, [pc, #364]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0xc0>
 8003cca:	e014      	b.n	8003cf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ccc:	f7fd fd12 	bl	80016f4 <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd4:	f7fd fd0e 	bl	80016f4 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b64      	cmp	r3, #100	@ 0x64
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e1f3      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce6:	4b51      	ldr	r3, [pc, #324]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0xe8>
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d063      	beq.n	8003dca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d02:	4b4a      	ldr	r3, [pc, #296]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00b      	beq.n	8003d26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d0e:	4b47      	ldr	r3, [pc, #284]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d11c      	bne.n	8003d54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1a:	4b44      	ldr	r3, [pc, #272]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d116      	bne.n	8003d54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d26:	4b41      	ldr	r3, [pc, #260]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <HAL_RCC_OscConfig+0x152>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d001      	beq.n	8003d3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e1c7      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4937      	ldr	r1, [pc, #220]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d52:	e03a      	b.n	8003dca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d020      	beq.n	8003d9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d5c:	4b34      	ldr	r3, [pc, #208]	@ (8003e30 <HAL_RCC_OscConfig+0x244>)
 8003d5e:	2201      	movs	r2, #1
 8003d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d62:	f7fd fcc7 	bl	80016f4 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d6a:	f7fd fcc3 	bl	80016f4 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e1a8      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d88:	4b28      	ldr	r3, [pc, #160]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	00db      	lsls	r3, r3, #3
 8003d96:	4925      	ldr	r1, [pc, #148]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]
 8003d9c:	e015      	b.n	8003dca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d9e:	4b24      	ldr	r3, [pc, #144]	@ (8003e30 <HAL_RCC_OscConfig+0x244>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fd fca6 	bl	80016f4 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dac:	f7fd fca2 	bl	80016f4 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e187      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0308 	and.w	r3, r3, #8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d036      	beq.n	8003e44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d016      	beq.n	8003e0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dde:	4b15      	ldr	r3, [pc, #84]	@ (8003e34 <HAL_RCC_OscConfig+0x248>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de4:	f7fd fc86 	bl	80016f4 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dec:	f7fd fc82 	bl	80016f4 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e167      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003e2c <HAL_RCC_OscConfig+0x240>)
 8003e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0f0      	beq.n	8003dec <HAL_RCC_OscConfig+0x200>
 8003e0a:	e01b      	b.n	8003e44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e0c:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <HAL_RCC_OscConfig+0x248>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e12:	f7fd fc6f 	bl	80016f4 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e18:	e00e      	b.n	8003e38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e1a:	f7fd fc6b 	bl	80016f4 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d907      	bls.n	8003e38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e150      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	42470000 	.word	0x42470000
 8003e34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e38:	4b88      	ldr	r3, [pc, #544]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003e3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1ea      	bne.n	8003e1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0304 	and.w	r3, r3, #4
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 8097 	beq.w	8003f80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e52:	2300      	movs	r3, #0
 8003e54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e56:	4b81      	ldr	r3, [pc, #516]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10f      	bne.n	8003e82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e62:	2300      	movs	r3, #0
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	4b7d      	ldr	r3, [pc, #500]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e6a:	4a7c      	ldr	r2, [pc, #496]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e72:	4b7a      	ldr	r3, [pc, #488]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e7a:	60bb      	str	r3, [r7, #8]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e82:	4b77      	ldr	r3, [pc, #476]	@ (8004060 <HAL_RCC_OscConfig+0x474>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d118      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e8e:	4b74      	ldr	r3, [pc, #464]	@ (8004060 <HAL_RCC_OscConfig+0x474>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a73      	ldr	r2, [pc, #460]	@ (8004060 <HAL_RCC_OscConfig+0x474>)
 8003e94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e9a:	f7fd fc2b 	bl	80016f4 <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea2:	f7fd fc27 	bl	80016f4 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e10c      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb4:	4b6a      	ldr	r3, [pc, #424]	@ (8004060 <HAL_RCC_OscConfig+0x474>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0f0      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d106      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x2ea>
 8003ec8:	4b64      	ldr	r3, [pc, #400]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ecc:	4a63      	ldr	r2, [pc, #396]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003ece:	f043 0301 	orr.w	r3, r3, #1
 8003ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ed4:	e01c      	b.n	8003f10 <HAL_RCC_OscConfig+0x324>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	2b05      	cmp	r3, #5
 8003edc:	d10c      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x30c>
 8003ede:	4b5f      	ldr	r3, [pc, #380]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ee2:	4a5e      	ldr	r2, [pc, #376]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003ee4:	f043 0304 	orr.w	r3, r3, #4
 8003ee8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eea:	4b5c      	ldr	r3, [pc, #368]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eee:	4a5b      	ldr	r2, [pc, #364]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003ef0:	f043 0301 	orr.w	r3, r3, #1
 8003ef4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ef6:	e00b      	b.n	8003f10 <HAL_RCC_OscConfig+0x324>
 8003ef8:	4b58      	ldr	r3, [pc, #352]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003efc:	4a57      	ldr	r2, [pc, #348]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003efe:	f023 0301 	bic.w	r3, r3, #1
 8003f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f04:	4b55      	ldr	r3, [pc, #340]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f08:	4a54      	ldr	r2, [pc, #336]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f0a:	f023 0304 	bic.w	r3, r3, #4
 8003f0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d015      	beq.n	8003f44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f18:	f7fd fbec 	bl	80016f4 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f1e:	e00a      	b.n	8003f36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f20:	f7fd fbe8 	bl	80016f4 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e0cb      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f36:	4b49      	ldr	r3, [pc, #292]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0ee      	beq.n	8003f20 <HAL_RCC_OscConfig+0x334>
 8003f42:	e014      	b.n	8003f6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f44:	f7fd fbd6 	bl	80016f4 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f4a:	e00a      	b.n	8003f62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f4c:	f7fd fbd2 	bl	80016f4 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e0b5      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f62:	4b3e      	ldr	r3, [pc, #248]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1ee      	bne.n	8003f4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f6e:	7dfb      	ldrb	r3, [r7, #23]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d105      	bne.n	8003f80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f74:	4b39      	ldr	r3, [pc, #228]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	4a38      	ldr	r2, [pc, #224]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 80a1 	beq.w	80040cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f8a:	4b34      	ldr	r3, [pc, #208]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d05c      	beq.n	8004050 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d141      	bne.n	8004022 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f9e:	4b31      	ldr	r3, [pc, #196]	@ (8004064 <HAL_RCC_OscConfig+0x478>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa4:	f7fd fba6 	bl	80016f4 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fac:	f7fd fba2 	bl	80016f4 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e087      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fbe:	4b27      	ldr	r3, [pc, #156]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69da      	ldr	r2, [r3, #28]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	431a      	orrs	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd8:	019b      	lsls	r3, r3, #6
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	041b      	lsls	r3, r3, #16
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	061b      	lsls	r3, r3, #24
 8003fee:	491b      	ldr	r1, [pc, #108]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8004064 <HAL_RCC_OscConfig+0x478>)
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffa:	f7fd fb7b 	bl	80016f4 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004002:	f7fd fb77 	bl	80016f4 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e05c      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004014:	4b11      	ldr	r3, [pc, #68]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0f0      	beq.n	8004002 <HAL_RCC_OscConfig+0x416>
 8004020:	e054      	b.n	80040cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004022:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <HAL_RCC_OscConfig+0x478>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fd fb64 	bl	80016f4 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7fd fb60 	bl	80016f4 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e045      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004042:	4b06      	ldr	r3, [pc, #24]	@ (800405c <HAL_RCC_OscConfig+0x470>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x444>
 800404e:	e03d      	b.n	80040cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d107      	bne.n	8004068 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e038      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
 800405c:	40023800 	.word	0x40023800
 8004060:	40007000 	.word	0x40007000
 8004064:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004068:	4b1b      	ldr	r3, [pc, #108]	@ (80040d8 <HAL_RCC_OscConfig+0x4ec>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d028      	beq.n	80040c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004080:	429a      	cmp	r2, r3
 8004082:	d121      	bne.n	80040c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800408e:	429a      	cmp	r2, r3
 8004090:	d11a      	bne.n	80040c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004098:	4013      	ands	r3, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800409e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d111      	bne.n	80040c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ae:	085b      	lsrs	r3, r3, #1
 80040b0:	3b01      	subs	r3, #1
 80040b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d107      	bne.n	80040c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d001      	beq.n	80040cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40023800 	.word	0x40023800

080040dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e0cc      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040f0:	4b68      	ldr	r3, [pc, #416]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0307 	and.w	r3, r3, #7
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d90c      	bls.n	8004118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fe:	4b65      	ldr	r3, [pc, #404]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004106:	4b63      	ldr	r3, [pc, #396]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	429a      	cmp	r2, r3
 8004112:	d001      	beq.n	8004118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e0b8      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d020      	beq.n	8004166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d005      	beq.n	800413c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004130:	4b59      	ldr	r3, [pc, #356]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	4a58      	ldr	r2, [pc, #352]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800413a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004148:	4b53      	ldr	r3, [pc, #332]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4a52      	ldr	r2, [pc, #328]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004154:	4b50      	ldr	r3, [pc, #320]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	494d      	ldr	r1, [pc, #308]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d044      	beq.n	80041fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d107      	bne.n	800418a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417a:	4b47      	ldr	r3, [pc, #284]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d119      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e07f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d003      	beq.n	800419a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004196:	2b03      	cmp	r3, #3
 8004198:	d107      	bne.n	80041aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800419a:	4b3f      	ldr	r3, [pc, #252]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e06f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d101      	bne.n	80041ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e067      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ba:	4b37      	ldr	r3, [pc, #220]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f023 0203 	bic.w	r2, r3, #3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	4934      	ldr	r1, [pc, #208]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041cc:	f7fd fa92 	bl	80016f4 <HAL_GetTick>
 80041d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d2:	e00a      	b.n	80041ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041d4:	f7fd fa8e 	bl	80016f4 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e04f      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 020c 	and.w	r2, r3, #12
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d1eb      	bne.n	80041d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041fc:	4b25      	ldr	r3, [pc, #148]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0307 	and.w	r3, r3, #7
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d20c      	bcs.n	8004224 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b22      	ldr	r3, [pc, #136]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	b2d2      	uxtb	r2, r2
 8004210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004212:	4b20      	ldr	r3, [pc, #128]	@ (8004294 <HAL_RCC_ClockConfig+0x1b8>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d001      	beq.n	8004224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e032      	b.n	800428a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d008      	beq.n	8004242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004230:	4b19      	ldr	r3, [pc, #100]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4916      	ldr	r1, [pc, #88]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800423e:	4313      	orrs	r3, r2
 8004240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800424e:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	490e      	ldr	r1, [pc, #56]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800425e:	4313      	orrs	r3, r2
 8004260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004262:	f000 f821 	bl	80042a8 <HAL_RCC_GetSysClockFreq>
 8004266:	4602      	mov	r2, r0
 8004268:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <HAL_RCC_ClockConfig+0x1bc>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	490a      	ldr	r1, [pc, #40]	@ (800429c <HAL_RCC_ClockConfig+0x1c0>)
 8004274:	5ccb      	ldrb	r3, [r1, r3]
 8004276:	fa22 f303 	lsr.w	r3, r2, r3
 800427a:	4a09      	ldr	r2, [pc, #36]	@ (80042a0 <HAL_RCC_ClockConfig+0x1c4>)
 800427c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800427e:	4b09      	ldr	r3, [pc, #36]	@ (80042a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f7fd f9f2 	bl	800166c <HAL_InitTick>

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40023c00 	.word	0x40023c00
 8004298:	40023800 	.word	0x40023800
 800429c:	0800a4f8 	.word	0x0800a4f8
 80042a0:	20000000 	.word	0x20000000
 80042a4:	20000004 	.word	0x20000004

080042a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042ac:	b094      	sub	sp, #80	@ 0x50
 80042ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042c0:	4b79      	ldr	r3, [pc, #484]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 030c 	and.w	r3, r3, #12
 80042c8:	2b08      	cmp	r3, #8
 80042ca:	d00d      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq+0x40>
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	f200 80e1 	bhi.w	8004494 <HAL_RCC_GetSysClockFreq+0x1ec>
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <HAL_RCC_GetSysClockFreq+0x34>
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d003      	beq.n	80042e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80042da:	e0db      	b.n	8004494 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042dc:	4b73      	ldr	r3, [pc, #460]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x204>)
 80042de:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042e0:	e0db      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042e2:	4b73      	ldr	r3, [pc, #460]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80042e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042e6:	e0d8      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042e8:	4b6f      	ldr	r3, [pc, #444]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042f0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042f2:	4b6d      	ldr	r3, [pc, #436]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d063      	beq.n	80043c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042fe:	4b6a      	ldr	r3, [pc, #424]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	099b      	lsrs	r3, r3, #6
 8004304:	2200      	movs	r2, #0
 8004306:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004308:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800430a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004310:	633b      	str	r3, [r7, #48]	@ 0x30
 8004312:	2300      	movs	r3, #0
 8004314:	637b      	str	r3, [r7, #52]	@ 0x34
 8004316:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800431a:	4622      	mov	r2, r4
 800431c:	462b      	mov	r3, r5
 800431e:	f04f 0000 	mov.w	r0, #0
 8004322:	f04f 0100 	mov.w	r1, #0
 8004326:	0159      	lsls	r1, r3, #5
 8004328:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800432c:	0150      	lsls	r0, r2, #5
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4621      	mov	r1, r4
 8004334:	1a51      	subs	r1, r2, r1
 8004336:	6139      	str	r1, [r7, #16]
 8004338:	4629      	mov	r1, r5
 800433a:	eb63 0301 	sbc.w	r3, r3, r1
 800433e:	617b      	str	r3, [r7, #20]
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800434c:	4659      	mov	r1, fp
 800434e:	018b      	lsls	r3, r1, #6
 8004350:	4651      	mov	r1, sl
 8004352:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004356:	4651      	mov	r1, sl
 8004358:	018a      	lsls	r2, r1, #6
 800435a:	4651      	mov	r1, sl
 800435c:	ebb2 0801 	subs.w	r8, r2, r1
 8004360:	4659      	mov	r1, fp
 8004362:	eb63 0901 	sbc.w	r9, r3, r1
 8004366:	f04f 0200 	mov.w	r2, #0
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004372:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004376:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800437a:	4690      	mov	r8, r2
 800437c:	4699      	mov	r9, r3
 800437e:	4623      	mov	r3, r4
 8004380:	eb18 0303 	adds.w	r3, r8, r3
 8004384:	60bb      	str	r3, [r7, #8]
 8004386:	462b      	mov	r3, r5
 8004388:	eb49 0303 	adc.w	r3, r9, r3
 800438c:	60fb      	str	r3, [r7, #12]
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800439a:	4629      	mov	r1, r5
 800439c:	024b      	lsls	r3, r1, #9
 800439e:	4621      	mov	r1, r4
 80043a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043a4:	4621      	mov	r1, r4
 80043a6:	024a      	lsls	r2, r1, #9
 80043a8:	4610      	mov	r0, r2
 80043aa:	4619      	mov	r1, r3
 80043ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043ae:	2200      	movs	r2, #0
 80043b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80043b8:	f7fb ff06 	bl	80001c8 <__aeabi_uldivmod>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4613      	mov	r3, r2
 80043c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c4:	e058      	b.n	8004478 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043c6:	4b38      	ldr	r3, [pc, #224]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	099b      	lsrs	r3, r3, #6
 80043cc:	2200      	movs	r2, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	4611      	mov	r1, r2
 80043d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043d6:	623b      	str	r3, [r7, #32]
 80043d8:	2300      	movs	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
 80043dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80043e0:	4642      	mov	r2, r8
 80043e2:	464b      	mov	r3, r9
 80043e4:	f04f 0000 	mov.w	r0, #0
 80043e8:	f04f 0100 	mov.w	r1, #0
 80043ec:	0159      	lsls	r1, r3, #5
 80043ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043f2:	0150      	lsls	r0, r2, #5
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	4641      	mov	r1, r8
 80043fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80043fe:	4649      	mov	r1, r9
 8004400:	eb63 0b01 	sbc.w	fp, r3, r1
 8004404:	f04f 0200 	mov.w	r2, #0
 8004408:	f04f 0300 	mov.w	r3, #0
 800440c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004410:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004414:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004418:	ebb2 040a 	subs.w	r4, r2, sl
 800441c:	eb63 050b 	sbc.w	r5, r3, fp
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	00eb      	lsls	r3, r5, #3
 800442a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800442e:	00e2      	lsls	r2, r4, #3
 8004430:	4614      	mov	r4, r2
 8004432:	461d      	mov	r5, r3
 8004434:	4643      	mov	r3, r8
 8004436:	18e3      	adds	r3, r4, r3
 8004438:	603b      	str	r3, [r7, #0]
 800443a:	464b      	mov	r3, r9
 800443c:	eb45 0303 	adc.w	r3, r5, r3
 8004440:	607b      	str	r3, [r7, #4]
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	f04f 0300 	mov.w	r3, #0
 800444a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800444e:	4629      	mov	r1, r5
 8004450:	028b      	lsls	r3, r1, #10
 8004452:	4621      	mov	r1, r4
 8004454:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004458:	4621      	mov	r1, r4
 800445a:	028a      	lsls	r2, r1, #10
 800445c:	4610      	mov	r0, r2
 800445e:	4619      	mov	r1, r3
 8004460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004462:	2200      	movs	r2, #0
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	61fa      	str	r2, [r7, #28]
 8004468:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800446c:	f7fb feac 	bl	80001c8 <__aeabi_uldivmod>
 8004470:	4602      	mov	r2, r0
 8004472:	460b      	mov	r3, r1
 8004474:	4613      	mov	r3, r2
 8004476:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004478:	4b0b      	ldr	r3, [pc, #44]	@ (80044a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	0c1b      	lsrs	r3, r3, #16
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	3301      	adds	r3, #1
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004488:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800448a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800448c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004490:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004492:	e002      	b.n	800449a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004494:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004496:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800449a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800449c:	4618      	mov	r0, r3
 800449e:	3750      	adds	r7, #80	@ 0x50
 80044a0:	46bd      	mov	sp, r7
 80044a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044a6:	bf00      	nop
 80044a8:	40023800 	.word	0x40023800
 80044ac:	00f42400 	.word	0x00f42400
 80044b0:	007a1200 	.word	0x007a1200

080044b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b8:	4b03      	ldr	r3, [pc, #12]	@ (80044c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044ba:	681b      	ldr	r3, [r3, #0]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	20000000 	.word	0x20000000

080044cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044d0:	f7ff fff0 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044d4:	4602      	mov	r2, r0
 80044d6:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	0a9b      	lsrs	r3, r3, #10
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	4903      	ldr	r1, [pc, #12]	@ (80044f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044e2:	5ccb      	ldrb	r3, [r1, r3]
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	40023800 	.word	0x40023800
 80044f0:	0800a508 	.word	0x0800a508

080044f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044f8:	f7ff ffdc 	bl	80044b4 <HAL_RCC_GetHCLKFreq>
 80044fc:	4602      	mov	r2, r0
 80044fe:	4b05      	ldr	r3, [pc, #20]	@ (8004514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	0b5b      	lsrs	r3, r3, #13
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	4903      	ldr	r1, [pc, #12]	@ (8004518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800450a:	5ccb      	ldrb	r3, [r1, r3]
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004510:	4618      	mov	r0, r3
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40023800 	.word	0x40023800
 8004518:	0800a508 	.word	0x0800a508

0800451c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	2b00      	cmp	r3, #0
 8004536:	d105      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004540:	2b00      	cmp	r3, #0
 8004542:	d035      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004544:	4b62      	ldr	r3, [pc, #392]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004546:	2200      	movs	r2, #0
 8004548:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800454a:	f7fd f8d3 	bl	80016f4 <HAL_GetTick>
 800454e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004550:	e008      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004552:	f7fd f8cf 	bl	80016f4 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e0b0      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004564:	4b5b      	ldr	r3, [pc, #364]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f0      	bne.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	019a      	lsls	r2, r3, #6
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	071b      	lsls	r3, r3, #28
 800457c:	4955      	ldr	r1, [pc, #340]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004584:	4b52      	ldr	r3, [pc, #328]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004586:	2201      	movs	r2, #1
 8004588:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800458a:	f7fd f8b3 	bl	80016f4 <HAL_GetTick>
 800458e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004590:	e008      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004592:	f7fd f8af 	bl	80016f4 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e090      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045a4:	4b4b      	ldr	r3, [pc, #300]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f0      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8083 	beq.w	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80045be:	2300      	movs	r3, #0
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	4b44      	ldr	r3, [pc, #272]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c6:	4a43      	ldr	r2, [pc, #268]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ce:	4b41      	ldr	r3, [pc, #260]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80045da:	4b3f      	ldr	r3, [pc, #252]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a3e      	ldr	r2, [pc, #248]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80045e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045e6:	f7fd f885 	bl	80016f4 <HAL_GetTick>
 80045ea:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80045ec:	e008      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ee:	f7fd f881 	bl	80016f4 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e062      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004600:	4b35      	ldr	r3, [pc, #212]	@ (80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800460c:	4b31      	ldr	r3, [pc, #196]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004614:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d02f      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	429a      	cmp	r2, r3
 8004628:	d028      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800462a:	4b2a      	ldr	r3, [pc, #168]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800462c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004632:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004634:	4b29      	ldr	r3, [pc, #164]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004636:	2201      	movs	r2, #1
 8004638:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800463a:	4b28      	ldr	r3, [pc, #160]	@ (80046dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800463c:	2200      	movs	r2, #0
 800463e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004640:	4a24      	ldr	r2, [pc, #144]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004646:	4b23      	ldr	r3, [pc, #140]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d114      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004652:	f7fd f84f 	bl	80016f4 <HAL_GetTick>
 8004656:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004658:	e00a      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800465a:	f7fd f84b 	bl	80016f4 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004668:	4293      	cmp	r3, r2
 800466a:	d901      	bls.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e02a      	b.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004670:	4b18      	ldr	r3, [pc, #96]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d0ee      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004684:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004688:	d10d      	bne.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800468a:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800469a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800469e:	490d      	ldr	r1, [pc, #52]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]
 80046a4:	e005      	b.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80046a6:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	4a0a      	ldr	r2, [pc, #40]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046ac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80046b0:	6093      	str	r3, [r2, #8]
 80046b2:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046be:	4905      	ldr	r1, [pc, #20]	@ (80046d4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	42470068 	.word	0x42470068
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40007000 	.word	0x40007000
 80046dc:	42470e40 	.word	0x42470e40

080046e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d13f      	bne.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80046fe:	4b24      	ldr	r3, [pc, #144]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004706:	60fb      	str	r3, [r7, #12]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d006      	beq.n	800471c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004714:	d12f      	bne.n	8004776 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004716:	4b1f      	ldr	r3, [pc, #124]	@ (8004794 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004718:	617b      	str	r3, [r7, #20]
          break;
 800471a:	e02f      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800471c:	4b1c      	ldr	r3, [pc, #112]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004724:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004728:	d108      	bne.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800472a:	4b19      	ldr	r3, [pc, #100]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004732:	4a19      	ldr	r2, [pc, #100]	@ (8004798 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004734:	fbb2 f3f3 	udiv	r3, r2, r3
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	e007      	b.n	800474c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800473c:	4b14      	ldr	r3, [pc, #80]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004744:	4a15      	ldr	r2, [pc, #84]	@ (800479c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004746:	fbb2 f3f3 	udiv	r3, r2, r3
 800474a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800474c:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800474e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004752:	099b      	lsrs	r3, r3, #6
 8004754:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	fb02 f303 	mul.w	r3, r2, r3
 800475e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004762:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004766:	0f1b      	lsrs	r3, r3, #28
 8004768:	f003 0307 	and.w	r3, r3, #7
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004772:	617b      	str	r3, [r7, #20]
          break;
 8004774:	e002      	b.n	800477c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
          break;
 800477a:	bf00      	nop
        }
      }
      break;
 800477c:	e000      	b.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800477e:	bf00      	nop
    }
  }
  return frequency;
 8004780:	697b      	ldr	r3, [r7, #20]
}
 8004782:	4618      	mov	r0, r3
 8004784:	371c      	adds	r7, #28
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40023800 	.word	0x40023800
 8004794:	00bb8000 	.word	0x00bb8000
 8004798:	007a1200 	.word	0x007a1200
 800479c:	00f42400 	.word	0x00f42400

080047a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e07b      	b.n	80048aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d108      	bne.n	80047cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047c2:	d009      	beq.n	80047d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]
 80047ca:	e005      	b.n	80047d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d106      	bne.n	80047f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7fc f8d2 	bl	800099c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800480e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	431a      	orrs	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485c:	ea42 0103 	orr.w	r1, r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	f003 0104 	and.w	r1, r3, #4
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487e:	f003 0210 	and.w	r2, r3, #16
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004898:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e041      	b.n	8004948 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d106      	bne.n	80048de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7fc fc7d 	bl	80011d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2202      	movs	r2, #2
 80048e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	3304      	adds	r3, #4
 80048ee:	4619      	mov	r1, r3
 80048f0:	4610      	mov	r0, r2
 80048f2:	f000 fac5 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004946:	2300      	movs	r3, #0
}
 8004948:	4618      	mov	r0, r3
 800494a:	3708      	adds	r7, #8
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e041      	b.n	80049e6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 f839 	bl	80049ee <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3304      	adds	r3, #4
 800498c:	4619      	mov	r1, r3
 800498e:	4610      	mov	r0, r2
 8004990:	f000 fa76 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr

08004a02 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e041      	b.n	8004a98 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f839 	bl	8004aa0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4610      	mov	r0, r2
 8004a42:	f000 fa1d 	bl	8004e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3708      	adds	r7, #8
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d101      	bne.n	8004ad2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004ace:	2302      	movs	r3, #2
 8004ad0:	e048      	b.n	8004b64 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2b0c      	cmp	r3, #12
 8004ade:	d839      	bhi.n	8004b54 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae6:	bf00      	nop
 8004ae8:	08004b1d 	.word	0x08004b1d
 8004aec:	08004b55 	.word	0x08004b55
 8004af0:	08004b55 	.word	0x08004b55
 8004af4:	08004b55 	.word	0x08004b55
 8004af8:	08004b2b 	.word	0x08004b2b
 8004afc:	08004b55 	.word	0x08004b55
 8004b00:	08004b55 	.word	0x08004b55
 8004b04:	08004b55 	.word	0x08004b55
 8004b08:	08004b39 	.word	0x08004b39
 8004b0c:	08004b55 	.word	0x08004b55
 8004b10:	08004b55 	.word	0x08004b55
 8004b14:	08004b55 	.word	0x08004b55
 8004b18:	08004b47 	.word	0x08004b47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68b9      	ldr	r1, [r7, #8]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fa52 	bl	8004fcc <TIM_OC1_SetConfig>
      break;
 8004b28:	e017      	b.n	8004b5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68b9      	ldr	r1, [r7, #8]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f000 fabb 	bl	80050ac <TIM_OC2_SetConfig>
      break;
 8004b36:	e010      	b.n	8004b5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 fb2a 	bl	8005198 <TIM_OC3_SetConfig>
      break;
 8004b44:	e009      	b.n	8004b5a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fb97 	bl	8005280 <TIM_OC4_SetConfig>
      break;
 8004b52:	e002      	b.n	8004b5a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	75fb      	strb	r3, [r7, #23]
      break;
 8004b58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e0ae      	b.n	8004ce8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b0c      	cmp	r3, #12
 8004b96:	f200 809f 	bhi.w	8004cd8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba0:	08004bd5 	.word	0x08004bd5
 8004ba4:	08004cd9 	.word	0x08004cd9
 8004ba8:	08004cd9 	.word	0x08004cd9
 8004bac:	08004cd9 	.word	0x08004cd9
 8004bb0:	08004c15 	.word	0x08004c15
 8004bb4:	08004cd9 	.word	0x08004cd9
 8004bb8:	08004cd9 	.word	0x08004cd9
 8004bbc:	08004cd9 	.word	0x08004cd9
 8004bc0:	08004c57 	.word	0x08004c57
 8004bc4:	08004cd9 	.word	0x08004cd9
 8004bc8:	08004cd9 	.word	0x08004cd9
 8004bcc:	08004cd9 	.word	0x08004cd9
 8004bd0:	08004c97 	.word	0x08004c97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68b9      	ldr	r1, [r7, #8]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f9f6 	bl	8004fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699a      	ldr	r2, [r3, #24]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0208 	orr.w	r2, r2, #8
 8004bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0204 	bic.w	r2, r2, #4
 8004bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6999      	ldr	r1, [r3, #24]
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	691a      	ldr	r2, [r3, #16]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	619a      	str	r2, [r3, #24]
      break;
 8004c12:	e064      	b.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fa46 	bl	80050ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699a      	ldr	r2, [r3, #24]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6999      	ldr	r1, [r3, #24]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	021a      	lsls	r2, r3, #8
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	619a      	str	r2, [r3, #24]
      break;
 8004c54:	e043      	b.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 fa9b 	bl	8005198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69da      	ldr	r2, [r3, #28]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f042 0208 	orr.w	r2, r2, #8
 8004c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0204 	bic.w	r2, r2, #4
 8004c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69d9      	ldr	r1, [r3, #28]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	61da      	str	r2, [r3, #28]
      break;
 8004c94:	e023      	b.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68b9      	ldr	r1, [r7, #8]
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 faef 	bl	8005280 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	69da      	ldr	r2, [r3, #28]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	69da      	ldr	r2, [r3, #28]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69d9      	ldr	r1, [r3, #28]
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	021a      	lsls	r2, r3, #8
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	61da      	str	r2, [r3, #28]
      break;
 8004cd6:	e002      	b.n	8004cde <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	75fb      	strb	r3, [r7, #23]
      break;
 8004cdc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d101      	bne.n	8004d0c <HAL_TIM_ConfigClockSource+0x1c>
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e0b4      	b.n	8004e76 <HAL_TIM_ConfigClockSource+0x186>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004d2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d44:	d03e      	beq.n	8004dc4 <HAL_TIM_ConfigClockSource+0xd4>
 8004d46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d4a:	f200 8087 	bhi.w	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d52:	f000 8086 	beq.w	8004e62 <HAL_TIM_ConfigClockSource+0x172>
 8004d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d5a:	d87f      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d5c:	2b70      	cmp	r3, #112	@ 0x70
 8004d5e:	d01a      	beq.n	8004d96 <HAL_TIM_ConfigClockSource+0xa6>
 8004d60:	2b70      	cmp	r3, #112	@ 0x70
 8004d62:	d87b      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d64:	2b60      	cmp	r3, #96	@ 0x60
 8004d66:	d050      	beq.n	8004e0a <HAL_TIM_ConfigClockSource+0x11a>
 8004d68:	2b60      	cmp	r3, #96	@ 0x60
 8004d6a:	d877      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d6c:	2b50      	cmp	r3, #80	@ 0x50
 8004d6e:	d03c      	beq.n	8004dea <HAL_TIM_ConfigClockSource+0xfa>
 8004d70:	2b50      	cmp	r3, #80	@ 0x50
 8004d72:	d873      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d74:	2b40      	cmp	r3, #64	@ 0x40
 8004d76:	d058      	beq.n	8004e2a <HAL_TIM_ConfigClockSource+0x13a>
 8004d78:	2b40      	cmp	r3, #64	@ 0x40
 8004d7a:	d86f      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d7c:	2b30      	cmp	r3, #48	@ 0x30
 8004d7e:	d064      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0x15a>
 8004d80:	2b30      	cmp	r3, #48	@ 0x30
 8004d82:	d86b      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d060      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0x15a>
 8004d88:	2b20      	cmp	r3, #32
 8004d8a:	d867      	bhi.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d05c      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0x15a>
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d05a      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0x15a>
 8004d94:	e062      	b.n	8004e5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004da6:	f000 fb3b 	bl	8005420 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004db8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	609a      	str	r2, [r3, #8]
      break;
 8004dc2:	e04f      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004dd4:	f000 fb24 	bl	8005420 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004de6:	609a      	str	r2, [r3, #8]
      break;
 8004de8:	e03c      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df6:	461a      	mov	r2, r3
 8004df8:	f000 fa98 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2150      	movs	r1, #80	@ 0x50
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 faf1 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004e08:	e02c      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e16:	461a      	mov	r2, r3
 8004e18:	f000 fab7 	bl	800538a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2160      	movs	r1, #96	@ 0x60
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 fae1 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004e28:	e01c      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e36:	461a      	mov	r2, r3
 8004e38:	f000 fa78 	bl	800532c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2140      	movs	r1, #64	@ 0x40
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fad1 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004e48:	e00c      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4619      	mov	r1, r3
 8004e54:	4610      	mov	r0, r2
 8004e56:	f000 fac8 	bl	80053ea <TIM_ITRx_SetConfig>
      break;
 8004e5a:	e003      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e60:	e000      	b.n	8004e64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3710      	adds	r7, #16
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}
	...

08004e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a43      	ldr	r2, [pc, #268]	@ (8004fa0 <TIM_Base_SetConfig+0x120>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d013      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e9e:	d00f      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a40      	ldr	r2, [pc, #256]	@ (8004fa4 <TIM_Base_SetConfig+0x124>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00b      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a3f      	ldr	r2, [pc, #252]	@ (8004fa8 <TIM_Base_SetConfig+0x128>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d007      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8004fac <TIM_Base_SetConfig+0x12c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d003      	beq.n	8004ec0 <TIM_Base_SetConfig+0x40>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a3d      	ldr	r2, [pc, #244]	@ (8004fb0 <TIM_Base_SetConfig+0x130>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d108      	bne.n	8004ed2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a32      	ldr	r2, [pc, #200]	@ (8004fa0 <TIM_Base_SetConfig+0x120>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d02b      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee0:	d027      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa4 <TIM_Base_SetConfig+0x124>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d023      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a2e      	ldr	r2, [pc, #184]	@ (8004fa8 <TIM_Base_SetConfig+0x128>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d01f      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a2d      	ldr	r2, [pc, #180]	@ (8004fac <TIM_Base_SetConfig+0x12c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d01b      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb0 <TIM_Base_SetConfig+0x130>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d017      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	4a2b      	ldr	r2, [pc, #172]	@ (8004fb4 <TIM_Base_SetConfig+0x134>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d013      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a2a      	ldr	r2, [pc, #168]	@ (8004fb8 <TIM_Base_SetConfig+0x138>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d00f      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	4a29      	ldr	r2, [pc, #164]	@ (8004fbc <TIM_Base_SetConfig+0x13c>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d00b      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	4a28      	ldr	r2, [pc, #160]	@ (8004fc0 <TIM_Base_SetConfig+0x140>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d007      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a27      	ldr	r2, [pc, #156]	@ (8004fc4 <TIM_Base_SetConfig+0x144>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d003      	beq.n	8004f32 <TIM_Base_SetConfig+0xb2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a26      	ldr	r2, [pc, #152]	@ (8004fc8 <TIM_Base_SetConfig+0x148>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d108      	bne.n	8004f44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	689a      	ldr	r2, [r3, #8]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a0e      	ldr	r2, [pc, #56]	@ (8004fa0 <TIM_Base_SetConfig+0x120>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d003      	beq.n	8004f72 <TIM_Base_SetConfig+0xf2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a10      	ldr	r2, [pc, #64]	@ (8004fb0 <TIM_Base_SetConfig+0x130>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d103      	bne.n	8004f7a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f043 0204 	orr.w	r2, r3, #4
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	601a      	str	r2, [r3, #0]
}
 8004f92:	bf00      	nop
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40010000 	.word	0x40010000
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800
 8004fac:	40000c00 	.word	0x40000c00
 8004fb0:	40010400 	.word	0x40010400
 8004fb4:	40014000 	.word	0x40014000
 8004fb8:	40014400 	.word	0x40014400
 8004fbc:	40014800 	.word	0x40014800
 8004fc0:	40001800 	.word	0x40001800
 8004fc4:	40001c00 	.word	0x40001c00
 8004fc8:	40002000 	.word	0x40002000

08004fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f023 0201 	bic.w	r2, r3, #1
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f023 0302 	bic.w	r3, r3, #2
 8005014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	4313      	orrs	r3, r2
 800501e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a20      	ldr	r2, [pc, #128]	@ (80050a4 <TIM_OC1_SetConfig+0xd8>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d003      	beq.n	8005030 <TIM_OC1_SetConfig+0x64>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a1f      	ldr	r2, [pc, #124]	@ (80050a8 <TIM_OC1_SetConfig+0xdc>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d10c      	bne.n	800504a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f023 0308 	bic.w	r3, r3, #8
 8005036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	4313      	orrs	r3, r2
 8005040:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f023 0304 	bic.w	r3, r3, #4
 8005048:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a15      	ldr	r2, [pc, #84]	@ (80050a4 <TIM_OC1_SetConfig+0xd8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d003      	beq.n	800505a <TIM_OC1_SetConfig+0x8e>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a14      	ldr	r2, [pc, #80]	@ (80050a8 <TIM_OC1_SetConfig+0xdc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d111      	bne.n	800507e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	4313      	orrs	r3, r2
 8005072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	4313      	orrs	r3, r2
 800507c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	621a      	str	r2, [r3, #32]
}
 8005098:	bf00      	nop
 800509a:	371c      	adds	r7, #28
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	40010000 	.word	0x40010000
 80050a8:	40010400 	.word	0x40010400

080050ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b087      	sub	sp, #28
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	f023 0210 	bic.w	r2, r3, #16
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	021b      	lsls	r3, r3, #8
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f023 0320 	bic.w	r3, r3, #32
 80050f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	4313      	orrs	r3, r2
 8005102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a22      	ldr	r2, [pc, #136]	@ (8005190 <TIM_OC2_SetConfig+0xe4>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d003      	beq.n	8005114 <TIM_OC2_SetConfig+0x68>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a21      	ldr	r2, [pc, #132]	@ (8005194 <TIM_OC2_SetConfig+0xe8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d10d      	bne.n	8005130 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800511a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	011b      	lsls	r3, r3, #4
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	4313      	orrs	r3, r2
 8005126:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800512e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a17      	ldr	r2, [pc, #92]	@ (8005190 <TIM_OC2_SetConfig+0xe4>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d003      	beq.n	8005140 <TIM_OC2_SetConfig+0x94>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a16      	ldr	r2, [pc, #88]	@ (8005194 <TIM_OC2_SetConfig+0xe8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d113      	bne.n	8005168 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800514e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	621a      	str	r2, [r3, #32]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40010000 	.word	0x40010000
 8005194:	40010400 	.word	0x40010400

08005198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0303 	bic.w	r3, r3, #3
 80051ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	021b      	lsls	r3, r3, #8
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a21      	ldr	r2, [pc, #132]	@ (8005278 <TIM_OC3_SetConfig+0xe0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d003      	beq.n	80051fe <TIM_OC3_SetConfig+0x66>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a20      	ldr	r2, [pc, #128]	@ (800527c <TIM_OC3_SetConfig+0xe4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d10d      	bne.n	800521a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005204:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	021b      	lsls	r3, r3, #8
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005218:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a16      	ldr	r2, [pc, #88]	@ (8005278 <TIM_OC3_SetConfig+0xe0>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d003      	beq.n	800522a <TIM_OC3_SetConfig+0x92>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a15      	ldr	r2, [pc, #84]	@ (800527c <TIM_OC3_SetConfig+0xe4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d113      	bne.n	8005252 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	011b      	lsls	r3, r3, #4
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	4313      	orrs	r3, r2
 8005244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	699b      	ldr	r3, [r3, #24]
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	621a      	str	r2, [r3, #32]
}
 800526c:	bf00      	nop
 800526e:	371c      	adds	r7, #28
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	40010000 	.word	0x40010000
 800527c:	40010400 	.word	0x40010400

08005280 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	021b      	lsls	r3, r3, #8
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	031b      	lsls	r3, r3, #12
 80052d2:	693a      	ldr	r2, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	4a12      	ldr	r2, [pc, #72]	@ (8005324 <TIM_OC4_SetConfig+0xa4>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d003      	beq.n	80052e8 <TIM_OC4_SetConfig+0x68>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a11      	ldr	r2, [pc, #68]	@ (8005328 <TIM_OC4_SetConfig+0xa8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d109      	bne.n	80052fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80052ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	019b      	lsls	r3, r3, #6
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	621a      	str	r2, [r3, #32]
}
 8005316:	bf00      	nop
 8005318:	371c      	adds	r7, #28
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	40010000 	.word	0x40010000
 8005328:	40010400 	.word	0x40010400

0800532c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	f023 0201 	bic.w	r2, r3, #1
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	011b      	lsls	r3, r3, #4
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	4313      	orrs	r3, r2
 8005360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f023 030a 	bic.w	r3, r3, #10
 8005368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	621a      	str	r2, [r3, #32]
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800538a:	b480      	push	{r7}
 800538c:	b087      	sub	sp, #28
 800538e:	af00      	add	r7, sp, #0
 8005390:	60f8      	str	r0, [r7, #12]
 8005392:	60b9      	str	r1, [r7, #8]
 8005394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f023 0210 	bic.w	r2, r3, #16
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80053b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	031b      	lsls	r3, r3, #12
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	621a      	str	r2, [r3, #32]
}
 80053de:	bf00      	nop
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr

080053ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b085      	sub	sp, #20
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
 80053f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4313      	orrs	r3, r2
 8005408:	f043 0307 	orr.w	r3, r3, #7
 800540c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	609a      	str	r2, [r3, #8]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800543a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	021a      	lsls	r2, r3, #8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	431a      	orrs	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4313      	orrs	r3, r2
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	609a      	str	r2, [r3, #8]
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005470:	2b01      	cmp	r3, #1
 8005472:	d101      	bne.n	8005478 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005474:	2302      	movs	r3, #2
 8005476:	e05a      	b.n	800552e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2202      	movs	r2, #2
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800549e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a21      	ldr	r2, [pc, #132]	@ (800553c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d022      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054c4:	d01d      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005540 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d018      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005544 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d013      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a1a      	ldr	r2, [pc, #104]	@ (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00e      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a18      	ldr	r2, [pc, #96]	@ (800554c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d009      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a17      	ldr	r2, [pc, #92]	@ (8005550 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d004      	beq.n	8005502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a15      	ldr	r2, [pc, #84]	@ (8005554 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d10c      	bne.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005508:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	4313      	orrs	r3, r2
 8005512:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3714      	adds	r7, #20
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40010000 	.word	0x40010000
 8005540:	40000400 	.word	0x40000400
 8005544:	40000800 	.word	0x40000800
 8005548:	40000c00 	.word	0x40000c00
 800554c:	40010400 	.word	0x40010400
 8005550:	40014000 	.word	0x40014000
 8005554:	40001800 	.word	0x40001800

08005558 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005570:	2302      	movs	r3, #2
 8005572:	e03d      	b.n	80055f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	4313      	orrs	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	695b      	ldr	r3, [r3, #20]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e042      	b.n	8005694 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d106      	bne.n	8005628 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7fb ff86 	bl	8001534 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2224      	movs	r2, #36	@ 0x24
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68da      	ldr	r2, [r3, #12]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800563e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 fc99 	bl	8005f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	691a      	ldr	r2, [r3, #16]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005654:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695a      	ldr	r2, [r3, #20]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005664:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005674:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2220      	movs	r2, #32
 8005680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2220      	movs	r2, #32
 8005688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3708      	adds	r7, #8
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b0ba      	sub	sp, #232	@ 0xe8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80056c8:	2300      	movs	r3, #0
 80056ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80056da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10f      	bne.n	8005702 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d009      	beq.n	8005702 <HAL_UART_IRQHandler+0x66>
 80056ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056f2:	f003 0320 	and.w	r3, r3, #32
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fb7e 	bl	8005dfc <UART_Receive_IT>
      return;
 8005700:	e273      	b.n	8005bea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005702:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005706:	2b00      	cmp	r3, #0
 8005708:	f000 80de 	beq.w	80058c8 <HAL_UART_IRQHandler+0x22c>
 800570c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005710:	f003 0301 	and.w	r3, r3, #1
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800571c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 80d1 	beq.w	80058c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00b      	beq.n	800574a <HAL_UART_IRQHandler+0xae>
 8005732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005742:	f043 0201 	orr.w	r2, r3, #1
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800574a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800574e:	f003 0304 	and.w	r3, r3, #4
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <HAL_UART_IRQHandler+0xd2>
 8005756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d005      	beq.n	800576e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005766:	f043 0202 	orr.w	r2, r3, #2
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800576e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00b      	beq.n	8005792 <HAL_UART_IRQHandler+0xf6>
 800577a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800578a:	f043 0204 	orr.w	r2, r3, #4
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005796:	f003 0308 	and.w	r3, r3, #8
 800579a:	2b00      	cmp	r3, #0
 800579c:	d011      	beq.n	80057c2 <HAL_UART_IRQHandler+0x126>
 800579e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a2:	f003 0320 	and.w	r3, r3, #32
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d105      	bne.n	80057b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80057aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d005      	beq.n	80057c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ba:	f043 0208 	orr.w	r2, r3, #8
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 820a 	beq.w	8005be0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d0:	f003 0320 	and.w	r3, r3, #32
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d008      	beq.n	80057ea <HAL_UART_IRQHandler+0x14e>
 80057d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057dc:	f003 0320 	and.w	r3, r3, #32
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 fb09 	bl	8005dfc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f4:	2b40      	cmp	r3, #64	@ 0x40
 80057f6:	bf0c      	ite	eq
 80057f8:	2301      	moveq	r3, #1
 80057fa:	2300      	movne	r3, #0
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005806:	f003 0308 	and.w	r3, r3, #8
 800580a:	2b00      	cmp	r3, #0
 800580c:	d103      	bne.n	8005816 <HAL_UART_IRQHandler+0x17a>
 800580e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005812:	2b00      	cmp	r3, #0
 8005814:	d04f      	beq.n	80058b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 fa14 	bl	8005c44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005826:	2b40      	cmp	r3, #64	@ 0x40
 8005828:	d141      	bne.n	80058ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	3314      	adds	r3, #20
 8005830:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005834:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	3314      	adds	r3, #20
 8005852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005856:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800585a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005862:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005866:	e841 2300 	strex	r3, r2, [r1]
 800586a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800586e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1d9      	bne.n	800582a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800587a:	2b00      	cmp	r3, #0
 800587c:	d013      	beq.n	80058a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005882:	4a8a      	ldr	r2, [pc, #552]	@ (8005aac <HAL_UART_IRQHandler+0x410>)
 8005884:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800588a:	4618      	mov	r0, r3
 800588c:	f7fc f8e3 	bl	8001a56 <HAL_DMA_Abort_IT>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d016      	beq.n	80058c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800589a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80058a0:	4610      	mov	r0, r2
 80058a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a4:	e00e      	b.n	80058c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f9b6 	bl	8005c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058ac:	e00a      	b.n	80058c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f9b2 	bl	8005c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b4:	e006      	b.n	80058c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f9ae 	bl	8005c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80058c2:	e18d      	b.n	8005be0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c4:	bf00      	nop
    return;
 80058c6:	e18b      	b.n	8005be0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	f040 8167 	bne.w	8005ba0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80058d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d6:	f003 0310 	and.w	r3, r3, #16
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 8160 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80058e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058e4:	f003 0310 	and.w	r3, r3, #16
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 8159 	beq.w	8005ba0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058ee:	2300      	movs	r3, #0
 80058f0:	60bb      	str	r3, [r7, #8]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	60bb      	str	r3, [r7, #8]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	60bb      	str	r3, [r7, #8]
 8005902:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590e:	2b40      	cmp	r3, #64	@ 0x40
 8005910:	f040 80ce 	bne.w	8005ab0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005920:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 80a9 	beq.w	8005a7c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800592e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005932:	429a      	cmp	r2, r3
 8005934:	f080 80a2 	bcs.w	8005a7c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800593e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005944:	69db      	ldr	r3, [r3, #28]
 8005946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800594a:	f000 8088 	beq.w	8005a5e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	330c      	adds	r3, #12
 8005954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005958:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800595c:	e853 3f00 	ldrex	r3, [r3]
 8005960:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005964:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005968:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800596c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800597a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800597e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005982:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005986:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005992:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1d9      	bne.n	800594e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3314      	adds	r3, #20
 80059a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059a4:	e853 3f00 	ldrex	r3, [r3]
 80059a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80059aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	3314      	adds	r3, #20
 80059ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80059be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80059c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80059c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80059d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e1      	bne.n	800599a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3314      	adds	r3, #20
 80059dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80059e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3314      	adds	r3, #20
 80059f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a02:	e841 2300 	strex	r3, r2, [r1]
 8005a06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e3      	bne.n	80059d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a2e:	f023 0310 	bic.w	r3, r3, #16
 8005a32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	330c      	adds	r3, #12
 8005a3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a40:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005a42:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a48:	e841 2300 	strex	r3, r2, [r1]
 8005a4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e3      	bne.n	8005a1c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7fb ff8c 	bl	8001976 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	1ad3      	subs	r3, r2, r3
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	4619      	mov	r1, r3
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f8d9 	bl	8005c2c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005a7a:	e0b3      	b.n	8005be4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a84:	429a      	cmp	r2, r3
 8005a86:	f040 80ad 	bne.w	8005be4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a94:	f040 80a6 	bne.w	8005be4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f8c1 	bl	8005c2c <HAL_UARTEx_RxEventCallback>
      return;
 8005aaa:	e09b      	b.n	8005be4 <HAL_UART_IRQHandler+0x548>
 8005aac:	08005d0b 	.word	0x08005d0b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 808e 	beq.w	8005be8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005acc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8089 	beq.w	8005be8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	330c      	adds	r3, #12
 8005adc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae0:	e853 3f00 	ldrex	r3, [r3]
 8005ae4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005aec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	330c      	adds	r3, #12
 8005af6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005afa:	647a      	str	r2, [r7, #68]	@ 0x44
 8005afc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b02:	e841 2300 	strex	r3, r2, [r1]
 8005b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1e3      	bne.n	8005ad6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3314      	adds	r3, #20
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	f023 0301 	bic.w	r3, r3, #1
 8005b24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3314      	adds	r3, #20
 8005b2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005b32:	633a      	str	r2, [r7, #48]	@ 0x30
 8005b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b3a:	e841 2300 	strex	r3, r2, [r1]
 8005b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d1e3      	bne.n	8005b0e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	330c      	adds	r3, #12
 8005b5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0310 	bic.w	r3, r3, #16
 8005b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	330c      	adds	r3, #12
 8005b74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005b78:	61fa      	str	r2, [r7, #28]
 8005b7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7c:	69b9      	ldr	r1, [r7, #24]
 8005b7e:	69fa      	ldr	r2, [r7, #28]
 8005b80:	e841 2300 	strex	r3, r2, [r1]
 8005b84:	617b      	str	r3, [r7, #20]
   return(result);
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e3      	bne.n	8005b54 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b96:	4619      	mov	r1, r3
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f847 	bl	8005c2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b9e:	e023      	b.n	8005be8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d009      	beq.n	8005bc0 <HAL_UART_IRQHandler+0x524>
 8005bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f8b7 	bl	8005d2c <UART_Transmit_IT>
    return;
 8005bbe:	e014      	b.n	8005bea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00e      	beq.n	8005bea <HAL_UART_IRQHandler+0x54e>
 8005bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d008      	beq.n	8005bea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 f8f7 	bl	8005dcc <UART_EndTransmit_IT>
    return;
 8005bde:	e004      	b.n	8005bea <HAL_UART_IRQHandler+0x54e>
    return;
 8005be0:	bf00      	nop
 8005be2:	e002      	b.n	8005bea <HAL_UART_IRQHandler+0x54e>
      return;
 8005be4:	bf00      	nop
 8005be6:	e000      	b.n	8005bea <HAL_UART_IRQHandler+0x54e>
      return;
 8005be8:	bf00      	nop
  }
}
 8005bea:	37e8      	adds	r7, #232	@ 0xe8
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	460b      	mov	r3, r1
 8005c36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b095      	sub	sp, #84	@ 0x54
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	330c      	adds	r3, #12
 8005c52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c56:	e853 3f00 	ldrex	r3, [r3]
 8005c5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	330c      	adds	r3, #12
 8005c6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c74:	e841 2300 	strex	r3, r2, [r1]
 8005c78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1e5      	bne.n	8005c4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3314      	adds	r3, #20
 8005c86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	e853 3f00 	ldrex	r3, [r3]
 8005c8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	f023 0301 	bic.w	r3, r3, #1
 8005c96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3314      	adds	r3, #20
 8005c9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ca0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ca8:	e841 2300 	strex	r3, r2, [r1]
 8005cac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e5      	bne.n	8005c80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d119      	bne.n	8005cf0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	330c      	adds	r3, #12
 8005cc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f023 0310 	bic.w	r3, r3, #16
 8005cd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	330c      	adds	r3, #12
 8005cda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cdc:	61ba      	str	r2, [r7, #24]
 8005cde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce0:	6979      	ldr	r1, [r7, #20]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	e841 2300 	strex	r3, r2, [r1]
 8005ce8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1e5      	bne.n	8005cbc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cfe:	bf00      	nop
 8005d00:	3754      	adds	r7, #84	@ 0x54
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr

08005d0a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b084      	sub	sp, #16
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f7ff ff7a 	bl	8005c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d24:	bf00      	nop
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	2b21      	cmp	r3, #33	@ 0x21
 8005d3e:	d13e      	bne.n	8005dbe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d48:	d114      	bne.n	8005d74 <UART_Transmit_IT+0x48>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d110      	bne.n	8005d74 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	881b      	ldrh	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d66:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	1c9a      	adds	r2, r3, #2
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	621a      	str	r2, [r3, #32]
 8005d72:	e008      	b.n	8005d86 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	1c59      	adds	r1, r3, #1
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6211      	str	r1, [r2, #32]
 8005d7e:	781a      	ldrb	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	4619      	mov	r1, r3
 8005d94:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10f      	bne.n	8005dba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68da      	ldr	r2, [r3, #12]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005da8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68da      	ldr	r2, [r3, #12]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005db8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e000      	b.n	8005dc0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dbe:	2302      	movs	r3, #2
  }
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005de2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f7ff feff 	bl	8005bf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08c      	sub	sp, #48	@ 0x30
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005e04:	2300      	movs	r3, #0
 8005e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b22      	cmp	r3, #34	@ 0x22
 8005e16:	f040 80aa 	bne.w	8005f6e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e22:	d115      	bne.n	8005e50 <UART_Receive_IT+0x54>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d111      	bne.n	8005e50 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e30:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e42:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e48:	1c9a      	adds	r2, r3, #2
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e4e:	e024      	b.n	8005e9a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e5e:	d007      	beq.n	8005e70 <UART_Receive_IT+0x74>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10a      	bne.n	8005e7e <UART_Receive_IT+0x82>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d106      	bne.n	8005e7e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7a:	701a      	strb	r2, [r3, #0]
 8005e7c:	e008      	b.n	8005e90 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e94:	1c5a      	adds	r2, r3, #1
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d15d      	bne.n	8005f6a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68da      	ldr	r2, [r3, #12]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f022 0220 	bic.w	r2, r2, #32
 8005ebc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68da      	ldr	r2, [r3, #12]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ecc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695a      	ldr	r2, [r3, #20]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0201 	bic.w	r2, r2, #1
 8005edc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d135      	bne.n	8005f60 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	330c      	adds	r3, #12
 8005f00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	e853 3f00 	ldrex	r3, [r3]
 8005f08:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f023 0310 	bic.w	r3, r3, #16
 8005f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	330c      	adds	r3, #12
 8005f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f1a:	623a      	str	r2, [r7, #32]
 8005f1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	69f9      	ldr	r1, [r7, #28]
 8005f20:	6a3a      	ldr	r2, [r7, #32]
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e5      	bne.n	8005efa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0310 	and.w	r3, r3, #16
 8005f38:	2b10      	cmp	r3, #16
 8005f3a:	d10a      	bne.n	8005f52 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	60fb      	str	r3, [r7, #12]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f56:	4619      	mov	r1, r3
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f7ff fe67 	bl	8005c2c <HAL_UARTEx_RxEventCallback>
 8005f5e:	e002      	b.n	8005f66 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff fe4f 	bl	8005c04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f66:	2300      	movs	r3, #0
 8005f68:	e002      	b.n	8005f70 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	e000      	b.n	8005f70 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f6e:	2302      	movs	r3, #2
  }
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3730      	adds	r7, #48	@ 0x30
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f7c:	b0c0      	sub	sp, #256	@ 0x100
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f94:	68d9      	ldr	r1, [r3, #12]
 8005f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	ea40 0301 	orr.w	r3, r0, r1
 8005fa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fd0:	f021 010c 	bic.w	r1, r1, #12
 8005fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fde:	430b      	orrs	r3, r1
 8005fe0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff2:	6999      	ldr	r1, [r3, #24]
 8005ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	ea40 0301 	orr.w	r3, r0, r1
 8005ffe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	4b8f      	ldr	r3, [pc, #572]	@ (8006244 <UART_SetConfig+0x2cc>)
 8006008:	429a      	cmp	r2, r3
 800600a:	d005      	beq.n	8006018 <UART_SetConfig+0xa0>
 800600c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	4b8d      	ldr	r3, [pc, #564]	@ (8006248 <UART_SetConfig+0x2d0>)
 8006014:	429a      	cmp	r2, r3
 8006016:	d104      	bne.n	8006022 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006018:	f7fe fa6c 	bl	80044f4 <HAL_RCC_GetPCLK2Freq>
 800601c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006020:	e003      	b.n	800602a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006022:	f7fe fa53 	bl	80044cc <HAL_RCC_GetPCLK1Freq>
 8006026:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800602a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602e:	69db      	ldr	r3, [r3, #28]
 8006030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006034:	f040 810c 	bne.w	8006250 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006038:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800603c:	2200      	movs	r2, #0
 800603e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006042:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006046:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800604a:	4622      	mov	r2, r4
 800604c:	462b      	mov	r3, r5
 800604e:	1891      	adds	r1, r2, r2
 8006050:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006052:	415b      	adcs	r3, r3
 8006054:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006056:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800605a:	4621      	mov	r1, r4
 800605c:	eb12 0801 	adds.w	r8, r2, r1
 8006060:	4629      	mov	r1, r5
 8006062:	eb43 0901 	adc.w	r9, r3, r1
 8006066:	f04f 0200 	mov.w	r2, #0
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006072:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006076:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800607a:	4690      	mov	r8, r2
 800607c:	4699      	mov	r9, r3
 800607e:	4623      	mov	r3, r4
 8006080:	eb18 0303 	adds.w	r3, r8, r3
 8006084:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006088:	462b      	mov	r3, r5
 800608a:	eb49 0303 	adc.w	r3, r9, r3
 800608e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800609e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060a6:	460b      	mov	r3, r1
 80060a8:	18db      	adds	r3, r3, r3
 80060aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80060ac:	4613      	mov	r3, r2
 80060ae:	eb42 0303 	adc.w	r3, r2, r3
 80060b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80060b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060bc:	f7fa f884 	bl	80001c8 <__aeabi_uldivmod>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	4b61      	ldr	r3, [pc, #388]	@ (800624c <UART_SetConfig+0x2d4>)
 80060c6:	fba3 2302 	umull	r2, r3, r3, r2
 80060ca:	095b      	lsrs	r3, r3, #5
 80060cc:	011c      	lsls	r4, r3, #4
 80060ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060d2:	2200      	movs	r2, #0
 80060d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060e0:	4642      	mov	r2, r8
 80060e2:	464b      	mov	r3, r9
 80060e4:	1891      	adds	r1, r2, r2
 80060e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060e8:	415b      	adcs	r3, r3
 80060ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060f0:	4641      	mov	r1, r8
 80060f2:	eb12 0a01 	adds.w	sl, r2, r1
 80060f6:	4649      	mov	r1, r9
 80060f8:	eb43 0b01 	adc.w	fp, r3, r1
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006108:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800610c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006110:	4692      	mov	sl, r2
 8006112:	469b      	mov	fp, r3
 8006114:	4643      	mov	r3, r8
 8006116:	eb1a 0303 	adds.w	r3, sl, r3
 800611a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800611e:	464b      	mov	r3, r9
 8006120:	eb4b 0303 	adc.w	r3, fp, r3
 8006124:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006134:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006138:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800613c:	460b      	mov	r3, r1
 800613e:	18db      	adds	r3, r3, r3
 8006140:	643b      	str	r3, [r7, #64]	@ 0x40
 8006142:	4613      	mov	r3, r2
 8006144:	eb42 0303 	adc.w	r3, r2, r3
 8006148:	647b      	str	r3, [r7, #68]	@ 0x44
 800614a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800614e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006152:	f7fa f839 	bl	80001c8 <__aeabi_uldivmod>
 8006156:	4602      	mov	r2, r0
 8006158:	460b      	mov	r3, r1
 800615a:	4611      	mov	r1, r2
 800615c:	4b3b      	ldr	r3, [pc, #236]	@ (800624c <UART_SetConfig+0x2d4>)
 800615e:	fba3 2301 	umull	r2, r3, r3, r1
 8006162:	095b      	lsrs	r3, r3, #5
 8006164:	2264      	movs	r2, #100	@ 0x64
 8006166:	fb02 f303 	mul.w	r3, r2, r3
 800616a:	1acb      	subs	r3, r1, r3
 800616c:	00db      	lsls	r3, r3, #3
 800616e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006172:	4b36      	ldr	r3, [pc, #216]	@ (800624c <UART_SetConfig+0x2d4>)
 8006174:	fba3 2302 	umull	r2, r3, r3, r2
 8006178:	095b      	lsrs	r3, r3, #5
 800617a:	005b      	lsls	r3, r3, #1
 800617c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006180:	441c      	add	r4, r3
 8006182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006186:	2200      	movs	r2, #0
 8006188:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800618c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006190:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006194:	4642      	mov	r2, r8
 8006196:	464b      	mov	r3, r9
 8006198:	1891      	adds	r1, r2, r2
 800619a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800619c:	415b      	adcs	r3, r3
 800619e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061a4:	4641      	mov	r1, r8
 80061a6:	1851      	adds	r1, r2, r1
 80061a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80061aa:	4649      	mov	r1, r9
 80061ac:	414b      	adcs	r3, r1
 80061ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80061b0:	f04f 0200 	mov.w	r2, #0
 80061b4:	f04f 0300 	mov.w	r3, #0
 80061b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061bc:	4659      	mov	r1, fp
 80061be:	00cb      	lsls	r3, r1, #3
 80061c0:	4651      	mov	r1, sl
 80061c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061c6:	4651      	mov	r1, sl
 80061c8:	00ca      	lsls	r2, r1, #3
 80061ca:	4610      	mov	r0, r2
 80061cc:	4619      	mov	r1, r3
 80061ce:	4603      	mov	r3, r0
 80061d0:	4642      	mov	r2, r8
 80061d2:	189b      	adds	r3, r3, r2
 80061d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061d8:	464b      	mov	r3, r9
 80061da:	460a      	mov	r2, r1
 80061dc:	eb42 0303 	adc.w	r3, r2, r3
 80061e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061f8:	460b      	mov	r3, r1
 80061fa:	18db      	adds	r3, r3, r3
 80061fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061fe:	4613      	mov	r3, r2
 8006200:	eb42 0303 	adc.w	r3, r2, r3
 8006204:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006206:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800620a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800620e:	f7f9 ffdb 	bl	80001c8 <__aeabi_uldivmod>
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	4b0d      	ldr	r3, [pc, #52]	@ (800624c <UART_SetConfig+0x2d4>)
 8006218:	fba3 1302 	umull	r1, r3, r3, r2
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	2164      	movs	r1, #100	@ 0x64
 8006220:	fb01 f303 	mul.w	r3, r1, r3
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	00db      	lsls	r3, r3, #3
 8006228:	3332      	adds	r3, #50	@ 0x32
 800622a:	4a08      	ldr	r2, [pc, #32]	@ (800624c <UART_SetConfig+0x2d4>)
 800622c:	fba2 2303 	umull	r2, r3, r2, r3
 8006230:	095b      	lsrs	r3, r3, #5
 8006232:	f003 0207 	and.w	r2, r3, #7
 8006236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4422      	add	r2, r4
 800623e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006240:	e106      	b.n	8006450 <UART_SetConfig+0x4d8>
 8006242:	bf00      	nop
 8006244:	40011000 	.word	0x40011000
 8006248:	40011400 	.word	0x40011400
 800624c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006254:	2200      	movs	r2, #0
 8006256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800625a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800625e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006262:	4642      	mov	r2, r8
 8006264:	464b      	mov	r3, r9
 8006266:	1891      	adds	r1, r2, r2
 8006268:	6239      	str	r1, [r7, #32]
 800626a:	415b      	adcs	r3, r3
 800626c:	627b      	str	r3, [r7, #36]	@ 0x24
 800626e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006272:	4641      	mov	r1, r8
 8006274:	1854      	adds	r4, r2, r1
 8006276:	4649      	mov	r1, r9
 8006278:	eb43 0501 	adc.w	r5, r3, r1
 800627c:	f04f 0200 	mov.w	r2, #0
 8006280:	f04f 0300 	mov.w	r3, #0
 8006284:	00eb      	lsls	r3, r5, #3
 8006286:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800628a:	00e2      	lsls	r2, r4, #3
 800628c:	4614      	mov	r4, r2
 800628e:	461d      	mov	r5, r3
 8006290:	4643      	mov	r3, r8
 8006292:	18e3      	adds	r3, r4, r3
 8006294:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006298:	464b      	mov	r3, r9
 800629a:	eb45 0303 	adc.w	r3, r5, r3
 800629e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062b2:	f04f 0200 	mov.w	r2, #0
 80062b6:	f04f 0300 	mov.w	r3, #0
 80062ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062be:	4629      	mov	r1, r5
 80062c0:	008b      	lsls	r3, r1, #2
 80062c2:	4621      	mov	r1, r4
 80062c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062c8:	4621      	mov	r1, r4
 80062ca:	008a      	lsls	r2, r1, #2
 80062cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062d0:	f7f9 ff7a 	bl	80001c8 <__aeabi_uldivmod>
 80062d4:	4602      	mov	r2, r0
 80062d6:	460b      	mov	r3, r1
 80062d8:	4b60      	ldr	r3, [pc, #384]	@ (800645c <UART_SetConfig+0x4e4>)
 80062da:	fba3 2302 	umull	r2, r3, r3, r2
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	011c      	lsls	r4, r3, #4
 80062e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062e6:	2200      	movs	r2, #0
 80062e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062f4:	4642      	mov	r2, r8
 80062f6:	464b      	mov	r3, r9
 80062f8:	1891      	adds	r1, r2, r2
 80062fa:	61b9      	str	r1, [r7, #24]
 80062fc:	415b      	adcs	r3, r3
 80062fe:	61fb      	str	r3, [r7, #28]
 8006300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006304:	4641      	mov	r1, r8
 8006306:	1851      	adds	r1, r2, r1
 8006308:	6139      	str	r1, [r7, #16]
 800630a:	4649      	mov	r1, r9
 800630c:	414b      	adcs	r3, r1
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	f04f 0200 	mov.w	r2, #0
 8006314:	f04f 0300 	mov.w	r3, #0
 8006318:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800631c:	4659      	mov	r1, fp
 800631e:	00cb      	lsls	r3, r1, #3
 8006320:	4651      	mov	r1, sl
 8006322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006326:	4651      	mov	r1, sl
 8006328:	00ca      	lsls	r2, r1, #3
 800632a:	4610      	mov	r0, r2
 800632c:	4619      	mov	r1, r3
 800632e:	4603      	mov	r3, r0
 8006330:	4642      	mov	r2, r8
 8006332:	189b      	adds	r3, r3, r2
 8006334:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006338:	464b      	mov	r3, r9
 800633a:	460a      	mov	r2, r1
 800633c:	eb42 0303 	adc.w	r3, r2, r3
 8006340:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800634e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800635c:	4649      	mov	r1, r9
 800635e:	008b      	lsls	r3, r1, #2
 8006360:	4641      	mov	r1, r8
 8006362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006366:	4641      	mov	r1, r8
 8006368:	008a      	lsls	r2, r1, #2
 800636a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800636e:	f7f9 ff2b 	bl	80001c8 <__aeabi_uldivmod>
 8006372:	4602      	mov	r2, r0
 8006374:	460b      	mov	r3, r1
 8006376:	4611      	mov	r1, r2
 8006378:	4b38      	ldr	r3, [pc, #224]	@ (800645c <UART_SetConfig+0x4e4>)
 800637a:	fba3 2301 	umull	r2, r3, r3, r1
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	2264      	movs	r2, #100	@ 0x64
 8006382:	fb02 f303 	mul.w	r3, r2, r3
 8006386:	1acb      	subs	r3, r1, r3
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	3332      	adds	r3, #50	@ 0x32
 800638c:	4a33      	ldr	r2, [pc, #204]	@ (800645c <UART_SetConfig+0x4e4>)
 800638e:	fba2 2303 	umull	r2, r3, r2, r3
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006398:	441c      	add	r4, r3
 800639a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800639e:	2200      	movs	r2, #0
 80063a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80063a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80063a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063a8:	4642      	mov	r2, r8
 80063aa:	464b      	mov	r3, r9
 80063ac:	1891      	adds	r1, r2, r2
 80063ae:	60b9      	str	r1, [r7, #8]
 80063b0:	415b      	adcs	r3, r3
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063b8:	4641      	mov	r1, r8
 80063ba:	1851      	adds	r1, r2, r1
 80063bc:	6039      	str	r1, [r7, #0]
 80063be:	4649      	mov	r1, r9
 80063c0:	414b      	adcs	r3, r1
 80063c2:	607b      	str	r3, [r7, #4]
 80063c4:	f04f 0200 	mov.w	r2, #0
 80063c8:	f04f 0300 	mov.w	r3, #0
 80063cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063d0:	4659      	mov	r1, fp
 80063d2:	00cb      	lsls	r3, r1, #3
 80063d4:	4651      	mov	r1, sl
 80063d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063da:	4651      	mov	r1, sl
 80063dc:	00ca      	lsls	r2, r1, #3
 80063de:	4610      	mov	r0, r2
 80063e0:	4619      	mov	r1, r3
 80063e2:	4603      	mov	r3, r0
 80063e4:	4642      	mov	r2, r8
 80063e6:	189b      	adds	r3, r3, r2
 80063e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063ea:	464b      	mov	r3, r9
 80063ec:	460a      	mov	r2, r1
 80063ee:	eb42 0303 	adc.w	r3, r2, r3
 80063f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80063fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8006400:	f04f 0200 	mov.w	r2, #0
 8006404:	f04f 0300 	mov.w	r3, #0
 8006408:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800640c:	4649      	mov	r1, r9
 800640e:	008b      	lsls	r3, r1, #2
 8006410:	4641      	mov	r1, r8
 8006412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006416:	4641      	mov	r1, r8
 8006418:	008a      	lsls	r2, r1, #2
 800641a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800641e:	f7f9 fed3 	bl	80001c8 <__aeabi_uldivmod>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4b0d      	ldr	r3, [pc, #52]	@ (800645c <UART_SetConfig+0x4e4>)
 8006428:	fba3 1302 	umull	r1, r3, r3, r2
 800642c:	095b      	lsrs	r3, r3, #5
 800642e:	2164      	movs	r1, #100	@ 0x64
 8006430:	fb01 f303 	mul.w	r3, r1, r3
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	011b      	lsls	r3, r3, #4
 8006438:	3332      	adds	r3, #50	@ 0x32
 800643a:	4a08      	ldr	r2, [pc, #32]	@ (800645c <UART_SetConfig+0x4e4>)
 800643c:	fba2 2303 	umull	r2, r3, r2, r3
 8006440:	095b      	lsrs	r3, r3, #5
 8006442:	f003 020f 	and.w	r2, r3, #15
 8006446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4422      	add	r2, r4
 800644e:	609a      	str	r2, [r3, #8]
}
 8006450:	bf00      	nop
 8006452:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006456:	46bd      	mov	sp, r7
 8006458:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800645c:	51eb851f 	.word	0x51eb851f

08006460 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006460:	b084      	sub	sp, #16
 8006462:	b580      	push	{r7, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
 800646a:	f107 001c 	add.w	r0, r7, #28
 800646e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006472:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006476:	2b01      	cmp	r3, #1
 8006478:	d123      	bne.n	80064c2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800648e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80064a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d105      	bne.n	80064b6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f001 fae8 	bl	8007a8c <USB_CoreReset>
 80064bc:	4603      	mov	r3, r0
 80064be:	73fb      	strb	r3, [r7, #15]
 80064c0:	e01b      	b.n	80064fa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f001 fadc 	bl	8007a8c <USB_CoreReset>
 80064d4:	4603      	mov	r3, r0
 80064d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80064d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d106      	bne.n	80064ee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80064ec:	e005      	b.n	80064fa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80064fa:	7fbb      	ldrb	r3, [r7, #30]
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d10b      	bne.n	8006518 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f043 0206 	orr.w	r2, r3, #6
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f043 0220 	orr.w	r2, r3, #32
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006524:	b004      	add	sp, #16
 8006526:	4770      	bx	lr

08006528 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006528:	b480      	push	{r7}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	4613      	mov	r3, r2
 8006534:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006536:	79fb      	ldrb	r3, [r7, #7]
 8006538:	2b02      	cmp	r3, #2
 800653a:	d165      	bne.n	8006608 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	4a41      	ldr	r2, [pc, #260]	@ (8006644 <USB_SetTurnaroundTime+0x11c>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d906      	bls.n	8006552 <USB_SetTurnaroundTime+0x2a>
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	4a40      	ldr	r2, [pc, #256]	@ (8006648 <USB_SetTurnaroundTime+0x120>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d202      	bcs.n	8006552 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800654c:	230f      	movs	r3, #15
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	e062      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	4a3c      	ldr	r2, [pc, #240]	@ (8006648 <USB_SetTurnaroundTime+0x120>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d306      	bcc.n	8006568 <USB_SetTurnaroundTime+0x40>
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	4a3b      	ldr	r2, [pc, #236]	@ (800664c <USB_SetTurnaroundTime+0x124>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d202      	bcs.n	8006568 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006562:	230e      	movs	r3, #14
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	e057      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	4a38      	ldr	r2, [pc, #224]	@ (800664c <USB_SetTurnaroundTime+0x124>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d306      	bcc.n	800657e <USB_SetTurnaroundTime+0x56>
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	4a37      	ldr	r2, [pc, #220]	@ (8006650 <USB_SetTurnaroundTime+0x128>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d202      	bcs.n	800657e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006578:	230d      	movs	r3, #13
 800657a:	617b      	str	r3, [r7, #20]
 800657c:	e04c      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	4a33      	ldr	r2, [pc, #204]	@ (8006650 <USB_SetTurnaroundTime+0x128>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d306      	bcc.n	8006594 <USB_SetTurnaroundTime+0x6c>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	4a32      	ldr	r2, [pc, #200]	@ (8006654 <USB_SetTurnaroundTime+0x12c>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d802      	bhi.n	8006594 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800658e:	230c      	movs	r3, #12
 8006590:	617b      	str	r3, [r7, #20]
 8006592:	e041      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4a2f      	ldr	r2, [pc, #188]	@ (8006654 <USB_SetTurnaroundTime+0x12c>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d906      	bls.n	80065aa <USB_SetTurnaroundTime+0x82>
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	4a2e      	ldr	r2, [pc, #184]	@ (8006658 <USB_SetTurnaroundTime+0x130>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d802      	bhi.n	80065aa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80065a4:	230b      	movs	r3, #11
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	e036      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006658 <USB_SetTurnaroundTime+0x130>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d906      	bls.n	80065c0 <USB_SetTurnaroundTime+0x98>
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	4a29      	ldr	r2, [pc, #164]	@ (800665c <USB_SetTurnaroundTime+0x134>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d802      	bhi.n	80065c0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80065ba:	230a      	movs	r3, #10
 80065bc:	617b      	str	r3, [r7, #20]
 80065be:	e02b      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	4a26      	ldr	r2, [pc, #152]	@ (800665c <USB_SetTurnaroundTime+0x134>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d906      	bls.n	80065d6 <USB_SetTurnaroundTime+0xae>
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	4a25      	ldr	r2, [pc, #148]	@ (8006660 <USB_SetTurnaroundTime+0x138>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d202      	bcs.n	80065d6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80065d0:	2309      	movs	r3, #9
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e020      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	4a21      	ldr	r2, [pc, #132]	@ (8006660 <USB_SetTurnaroundTime+0x138>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d306      	bcc.n	80065ec <USB_SetTurnaroundTime+0xc4>
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	4a20      	ldr	r2, [pc, #128]	@ (8006664 <USB_SetTurnaroundTime+0x13c>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d802      	bhi.n	80065ec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80065e6:	2308      	movs	r3, #8
 80065e8:	617b      	str	r3, [r7, #20]
 80065ea:	e015      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006664 <USB_SetTurnaroundTime+0x13c>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d906      	bls.n	8006602 <USB_SetTurnaroundTime+0xda>
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006668 <USB_SetTurnaroundTime+0x140>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d202      	bcs.n	8006602 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80065fc:	2307      	movs	r3, #7
 80065fe:	617b      	str	r3, [r7, #20]
 8006600:	e00a      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006602:	2306      	movs	r3, #6
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	e007      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006608:	79fb      	ldrb	r3, [r7, #7]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d102      	bne.n	8006614 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800660e:	2309      	movs	r3, #9
 8006610:	617b      	str	r3, [r7, #20]
 8006612:	e001      	b.n	8006618 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006614:	2309      	movs	r3, #9
 8006616:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	029b      	lsls	r3, r3, #10
 800662c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006630:	431a      	orrs	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	371c      	adds	r7, #28
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	00d8acbf 	.word	0x00d8acbf
 8006648:	00e4e1c0 	.word	0x00e4e1c0
 800664c:	00f42400 	.word	0x00f42400
 8006650:	01067380 	.word	0x01067380
 8006654:	011a499f 	.word	0x011a499f
 8006658:	01312cff 	.word	0x01312cff
 800665c:	014ca43f 	.word	0x014ca43f
 8006660:	016e3600 	.word	0x016e3600
 8006664:	01a6ab1f 	.word	0x01a6ab1f
 8006668:	01e84800 	.word	0x01e84800

0800666c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f043 0201 	orr.w	r2, r3, #1
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800668e:	b480      	push	{r7}
 8006690:	b083      	sub	sp, #12
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f023 0201 	bic.w	r2, r3, #1
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr

080066b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80066cc:	78fb      	ldrb	r3, [r7, #3]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d115      	bne.n	80066fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80066de:	200a      	movs	r0, #10
 80066e0:	f7fb f814 	bl	800170c <HAL_Delay>
      ms += 10U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	330a      	adds	r3, #10
 80066e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f001 f93f 	bl	800796e <USB_GetMode>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d01e      	beq.n	8006734 <USB_SetCurrentMode+0x84>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80066fa:	d9f0      	bls.n	80066de <USB_SetCurrentMode+0x2e>
 80066fc:	e01a      	b.n	8006734 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80066fe:	78fb      	ldrb	r3, [r7, #3]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d115      	bne.n	8006730 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006710:	200a      	movs	r0, #10
 8006712:	f7fa fffb 	bl	800170c <HAL_Delay>
      ms += 10U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	330a      	adds	r3, #10
 800671a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f001 f926 	bl	800796e <USB_GetMode>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d005      	beq.n	8006734 <USB_SetCurrentMode+0x84>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2bc7      	cmp	r3, #199	@ 0xc7
 800672c:	d9f0      	bls.n	8006710 <USB_SetCurrentMode+0x60>
 800672e:	e001      	b.n	8006734 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e005      	b.n	8006740 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2bc8      	cmp	r3, #200	@ 0xc8
 8006738:	d101      	bne.n	800673e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006748:	b084      	sub	sp, #16
 800674a:	b580      	push	{r7, lr}
 800674c:	b086      	sub	sp, #24
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
 8006752:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006756:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800675a:	2300      	movs	r3, #0
 800675c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006762:	2300      	movs	r3, #0
 8006764:	613b      	str	r3, [r7, #16]
 8006766:	e009      	b.n	800677c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	3340      	adds	r3, #64	@ 0x40
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	2200      	movs	r2, #0
 8006774:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	3301      	adds	r3, #1
 800677a:	613b      	str	r3, [r7, #16]
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	2b0e      	cmp	r3, #14
 8006780:	d9f2      	bls.n	8006768 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006782:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006786:	2b00      	cmp	r3, #0
 8006788:	d11c      	bne.n	80067c4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006798:	f043 0302 	orr.w	r3, r3, #2
 800679c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80067c2:	e00b      	b.n	80067dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80067e2:	461a      	mov	r2, r3
 80067e4:	2300      	movs	r3, #0
 80067e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80067e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d10d      	bne.n	800680c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80067f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d104      	bne.n	8006802 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80067f8:	2100      	movs	r1, #0
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 f968 	bl	8006ad0 <USB_SetDevSpeed>
 8006800:	e008      	b.n	8006814 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006802:	2101      	movs	r1, #1
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f963 	bl	8006ad0 <USB_SetDevSpeed>
 800680a:	e003      	b.n	8006814 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800680c:	2103      	movs	r1, #3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f95e 	bl	8006ad0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006814:	2110      	movs	r1, #16
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f8fa 	bl	8006a10 <USB_FlushTxFifo>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d001      	beq.n	8006826 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f924 	bl	8006a74 <USB_FlushRxFifo>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d001      	beq.n	8006836 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800683c:	461a      	mov	r2, r3
 800683e:	2300      	movs	r3, #0
 8006840:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006848:	461a      	mov	r2, r3
 800684a:	2300      	movs	r3, #0
 800684c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006854:	461a      	mov	r2, r3
 8006856:	2300      	movs	r3, #0
 8006858:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800685a:	2300      	movs	r3, #0
 800685c:	613b      	str	r3, [r7, #16]
 800685e:	e043      	b.n	80068e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006872:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006876:	d118      	bne.n	80068aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10a      	bne.n	8006894 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	4413      	add	r3, r2
 8006886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800688a:	461a      	mov	r2, r3
 800688c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	e013      	b.n	80068bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4413      	add	r3, r2
 800689c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a0:	461a      	mov	r2, r3
 80068a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	e008      	b.n	80068bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	015a      	lsls	r2, r3, #5
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	4413      	add	r3, r2
 80068b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068b6:	461a      	mov	r2, r3
 80068b8:	2300      	movs	r3, #0
 80068ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	015a      	lsls	r2, r3, #5
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	4413      	add	r3, r2
 80068c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068c8:	461a      	mov	r2, r3
 80068ca:	2300      	movs	r3, #0
 80068cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	015a      	lsls	r2, r3, #5
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	4413      	add	r3, r2
 80068d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068da:	461a      	mov	r2, r3
 80068dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80068e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	3301      	adds	r3, #1
 80068e6:	613b      	str	r3, [r7, #16]
 80068e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80068ec:	461a      	mov	r2, r3
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d3b5      	bcc.n	8006860 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80068f4:	2300      	movs	r3, #0
 80068f6:	613b      	str	r3, [r7, #16]
 80068f8:	e043      	b.n	8006982 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	015a      	lsls	r2, r3, #5
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	4413      	add	r3, r2
 8006902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800690c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006910:	d118      	bne.n	8006944 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d10a      	bne.n	800692e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006924:	461a      	mov	r2, r3
 8006926:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800692a:	6013      	str	r3, [r2, #0]
 800692c:	e013      	b.n	8006956 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	015a      	lsls	r2, r3, #5
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4413      	add	r3, r2
 8006936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800693a:	461a      	mov	r2, r3
 800693c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	e008      	b.n	8006956 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4413      	add	r3, r2
 800694c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006950:	461a      	mov	r2, r3
 8006952:	2300      	movs	r3, #0
 8006954:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	015a      	lsls	r2, r3, #5
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	4413      	add	r3, r2
 800695e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006962:	461a      	mov	r2, r3
 8006964:	2300      	movs	r3, #0
 8006966:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	015a      	lsls	r2, r3, #5
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	4413      	add	r3, r2
 8006970:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006974:	461a      	mov	r2, r3
 8006976:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800697a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	3301      	adds	r3, #1
 8006980:	613b      	str	r3, [r7, #16]
 8006982:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006986:	461a      	mov	r2, r3
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	4293      	cmp	r3, r2
 800698c:	d3b5      	bcc.n	80068fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800699c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80069ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80069b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d105      	bne.n	80069c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	f043 0210 	orr.w	r2, r3, #16
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	699a      	ldr	r2, [r3, #24]
 80069c8:	4b10      	ldr	r3, [pc, #64]	@ (8006a0c <USB_DevInit+0x2c4>)
 80069ca:	4313      	orrs	r3, r2
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80069d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d005      	beq.n	80069e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	f043 0208 	orr.w	r2, r3, #8
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80069e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d107      	bne.n	80069fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069f4:	f043 0304 	orr.w	r3, r3, #4
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80069fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3718      	adds	r7, #24
 8006a02:	46bd      	mov	sp, r7
 8006a04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a08:	b004      	add	sp, #16
 8006a0a:	4770      	bx	lr
 8006a0c:	803c3800 	.word	0x803c3800

08006a10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	3301      	adds	r3, #1
 8006a22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a2a:	d901      	bls.n	8006a30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e01b      	b.n	8006a68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	daf2      	bge.n	8006a1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	019b      	lsls	r3, r3, #6
 8006a40:	f043 0220 	orr.w	r2, r3, #32
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a54:	d901      	bls.n	8006a5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006a56:	2303      	movs	r3, #3
 8006a58:	e006      	b.n	8006a68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	691b      	ldr	r3, [r3, #16]
 8006a5e:	f003 0320 	and.w	r3, r3, #32
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d0f0      	beq.n	8006a48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3714      	adds	r7, #20
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	3301      	adds	r3, #1
 8006a84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006a8c:	d901      	bls.n	8006a92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e018      	b.n	8006ac4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	daf2      	bge.n	8006a80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2210      	movs	r2, #16
 8006aa2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ab0:	d901      	bls.n	8006ab6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006ab2:	2303      	movs	r3, #3
 8006ab4:	e006      	b.n	8006ac4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	f003 0310 	and.w	r3, r3, #16
 8006abe:	2b10      	cmp	r3, #16
 8006ac0:	d0f0      	beq.n	8006aa4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3714      	adds	r7, #20
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	460b      	mov	r3, r1
 8006ada:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	68f9      	ldr	r1, [r7, #12]
 8006aec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006af0:	4313      	orrs	r3, r2
 8006af2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr

08006b02 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b087      	sub	sp, #28
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 0306 	and.w	r3, r3, #6
 8006b1a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d102      	bne.n	8006b28 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006b22:	2300      	movs	r3, #0
 8006b24:	75fb      	strb	r3, [r7, #23]
 8006b26:	e00a      	b.n	8006b3e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d002      	beq.n	8006b34 <USB_GetDevSpeed+0x32>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2b06      	cmp	r3, #6
 8006b32:	d102      	bne.n	8006b3a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006b34:	2302      	movs	r3, #2
 8006b36:	75fb      	strb	r3, [r7, #23]
 8006b38:	e001      	b.n	8006b3e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006b3a:	230f      	movs	r3, #15
 8006b3c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	371c      	adds	r7, #28
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	785b      	ldrb	r3, [r3, #1]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d13a      	bne.n	8006bde <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b6e:	69da      	ldr	r2, [r3, #28]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	f003 030f 	and.w	r3, r3, #15
 8006b78:	2101      	movs	r1, #1
 8006b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	68f9      	ldr	r1, [r7, #12]
 8006b82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b86:	4313      	orrs	r3, r2
 8006b88:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d155      	bne.n	8006c4c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	015a      	lsls	r2, r3, #5
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	791b      	ldrb	r3, [r3, #4]
 8006bba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006bbc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	059b      	lsls	r3, r3, #22
 8006bc2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	0151      	lsls	r1, r2, #5
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	440a      	add	r2, r1
 8006bce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	e036      	b.n	8006c4c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006be4:	69da      	ldr	r2, [r3, #28]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	2101      	movs	r1, #1
 8006bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8006bf4:	041b      	lsls	r3, r3, #16
 8006bf6:	68f9      	ldr	r1, [r7, #12]
 8006bf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	015a      	lsls	r2, r3, #5
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4413      	add	r3, r2
 8006c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d11a      	bne.n	8006c4c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	015a      	lsls	r2, r3, #5
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	791b      	ldrb	r3, [r3, #4]
 8006c30:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006c32:	430b      	orrs	r3, r1
 8006c34:	4313      	orrs	r3, r2
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	0151      	lsls	r1, r2, #5
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	440a      	add	r2, r1
 8006c3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c4a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
	...

08006c5c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	785b      	ldrb	r3, [r3, #1]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d161      	bne.n	8006d3c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c8e:	d11f      	bne.n	8006cd0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	0151      	lsls	r1, r2, #5
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	440a      	add	r2, r1
 8006ca6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006caa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006cae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	0151      	lsls	r1, r2, #5
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	440a      	add	r2, r1
 8006cc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006cce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	43db      	mvns	r3, r3
 8006cea:	68f9      	ldr	r1, [r7, #12]
 8006cec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cfa:	69da      	ldr	r2, [r3, #28]
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	f003 030f 	and.w	r3, r3, #15
 8006d04:	2101      	movs	r1, #1
 8006d06:	fa01 f303 	lsl.w	r3, r1, r3
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	43db      	mvns	r3, r3
 8006d0e:	68f9      	ldr	r1, [r7, #12]
 8006d10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d14:	4013      	ands	r3, r2
 8006d16:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	0159      	lsls	r1, r3, #5
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	440b      	add	r3, r1
 8006d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d32:	4619      	mov	r1, r3
 8006d34:	4b35      	ldr	r3, [pc, #212]	@ (8006e0c <USB_DeactivateEndpoint+0x1b0>)
 8006d36:	4013      	ands	r3, r2
 8006d38:	600b      	str	r3, [r1, #0]
 8006d3a:	e060      	b.n	8006dfe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	015a      	lsls	r2, r3, #5
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	4413      	add	r3, r2
 8006d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d52:	d11f      	bne.n	8006d94 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	0151      	lsls	r1, r2, #5
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	440a      	add	r2, r1
 8006d6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006d72:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	015a      	lsls	r2, r3, #5
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	4413      	add	r3, r2
 8006d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	0151      	lsls	r1, r2, #5
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	440a      	add	r2, r1
 8006d8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	f003 030f 	and.w	r3, r3, #15
 8006da4:	2101      	movs	r1, #1
 8006da6:	fa01 f303 	lsl.w	r3, r1, r3
 8006daa:	041b      	lsls	r3, r3, #16
 8006dac:	43db      	mvns	r3, r3
 8006dae:	68f9      	ldr	r1, [r7, #12]
 8006db0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006db4:	4013      	ands	r3, r2
 8006db6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dbe:	69da      	ldr	r2, [r3, #28]
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	f003 030f 	and.w	r3, r3, #15
 8006dc8:	2101      	movs	r1, #1
 8006dca:	fa01 f303 	lsl.w	r3, r1, r3
 8006dce:	041b      	lsls	r3, r3, #16
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	68f9      	ldr	r1, [r7, #12]
 8006dd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006dd8:	4013      	ands	r3, r2
 8006dda:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	015a      	lsls	r2, r3, #5
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	4413      	add	r3, r2
 8006de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	0159      	lsls	r1, r3, #5
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	440b      	add	r3, r1
 8006df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df6:	4619      	mov	r1, r3
 8006df8:	4b05      	ldr	r3, [pc, #20]	@ (8006e10 <USB_DeactivateEndpoint+0x1b4>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3714      	adds	r7, #20
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	ec337800 	.word	0xec337800
 8006e10:	eff37800 	.word	0xeff37800

08006e14 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b08a      	sub	sp, #40	@ 0x28
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	4613      	mov	r3, r2
 8006e20:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	785b      	ldrb	r3, [r3, #1]
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	f040 817f 	bne.w	8007134 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d132      	bne.n	8006ea4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	69ba      	ldr	r2, [r7, #24]
 8006e4e:	0151      	lsls	r1, r2, #5
 8006e50:	69fa      	ldr	r2, [r7, #28]
 8006e52:	440a      	add	r2, r1
 8006e54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e58:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006e5c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006e60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	0151      	lsls	r1, r2, #5
 8006e74:	69fa      	ldr	r2, [r7, #28]
 8006e76:	440a      	add	r2, r1
 8006e78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	015a      	lsls	r2, r3, #5
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	4413      	add	r3, r2
 8006e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	69ba      	ldr	r2, [r7, #24]
 8006e92:	0151      	lsls	r1, r2, #5
 8006e94:	69fa      	ldr	r2, [r7, #28]
 8006e96:	440a      	add	r2, r1
 8006e98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e9c:	0cdb      	lsrs	r3, r3, #19
 8006e9e:	04db      	lsls	r3, r3, #19
 8006ea0:	6113      	str	r3, [r2, #16]
 8006ea2:	e097      	b.n	8006fd4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	015a      	lsls	r2, r3, #5
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	4413      	add	r3, r2
 8006eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	69ba      	ldr	r2, [r7, #24]
 8006eb4:	0151      	lsls	r1, r2, #5
 8006eb6:	69fa      	ldr	r2, [r7, #28]
 8006eb8:	440a      	add	r2, r1
 8006eba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ebe:	0cdb      	lsrs	r3, r3, #19
 8006ec0:	04db      	lsls	r3, r3, #19
 8006ec2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	015a      	lsls	r2, r3, #5
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	4413      	add	r3, r2
 8006ecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	69ba      	ldr	r2, [r7, #24]
 8006ed4:	0151      	lsls	r1, r2, #5
 8006ed6:	69fa      	ldr	r2, [r7, #28]
 8006ed8:	440a      	add	r2, r1
 8006eda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ede:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006ee2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006ee6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d11a      	bne.n	8006f24 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	691a      	ldr	r2, [r3, #16]
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d903      	bls.n	8006f02 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	689a      	ldr	r2, [r3, #8]
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	69ba      	ldr	r2, [r7, #24]
 8006f12:	0151      	lsls	r1, r2, #5
 8006f14:	69fa      	ldr	r2, [r7, #28]
 8006f16:	440a      	add	r2, r1
 8006f18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006f20:	6113      	str	r3, [r2, #16]
 8006f22:	e044      	b.n	8006fae <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	691a      	ldr	r2, [r3, #16]
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	1e5a      	subs	r2, r3, #1
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f38:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	015a      	lsls	r2, r3, #5
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	4413      	add	r3, r2
 8006f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f46:	691a      	ldr	r2, [r3, #16]
 8006f48:	8afb      	ldrh	r3, [r7, #22]
 8006f4a:	04d9      	lsls	r1, r3, #19
 8006f4c:	4ba4      	ldr	r3, [pc, #656]	@ (80071e0 <USB_EPStartXfer+0x3cc>)
 8006f4e:	400b      	ands	r3, r1
 8006f50:	69b9      	ldr	r1, [r7, #24]
 8006f52:	0148      	lsls	r0, r1, #5
 8006f54:	69f9      	ldr	r1, [r7, #28]
 8006f56:	4401      	add	r1, r0
 8006f58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	791b      	ldrb	r3, [r3, #4]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d122      	bne.n	8006fae <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f74:	691b      	ldr	r3, [r3, #16]
 8006f76:	69ba      	ldr	r2, [r7, #24]
 8006f78:	0151      	lsls	r1, r2, #5
 8006f7a:	69fa      	ldr	r2, [r7, #28]
 8006f7c:	440a      	add	r2, r1
 8006f7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f82:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006f86:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	015a      	lsls	r2, r3, #5
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	4413      	add	r3, r2
 8006f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f94:	691a      	ldr	r2, [r3, #16]
 8006f96:	8afb      	ldrh	r3, [r7, #22]
 8006f98:	075b      	lsls	r3, r3, #29
 8006f9a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006f9e:	69b9      	ldr	r1, [r7, #24]
 8006fa0:	0148      	lsls	r0, r1, #5
 8006fa2:	69f9      	ldr	r1, [r7, #28]
 8006fa4:	4401      	add	r1, r0
 8006fa6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006faa:	4313      	orrs	r3, r2
 8006fac:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006fae:	69bb      	ldr	r3, [r7, #24]
 8006fb0:	015a      	lsls	r2, r3, #5
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fba:	691a      	ldr	r2, [r3, #16]
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fc4:	69b9      	ldr	r1, [r7, #24]
 8006fc6:	0148      	lsls	r0, r1, #5
 8006fc8:	69f9      	ldr	r1, [r7, #28]
 8006fca:	4401      	add	r1, r0
 8006fcc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006fd4:	79fb      	ldrb	r3, [r7, #7]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d14b      	bne.n	8007072 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d009      	beq.n	8006ff6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	461a      	mov	r2, r3
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	791b      	ldrb	r3, [r3, #4]
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d128      	bne.n	8007050 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800700a:	2b00      	cmp	r3, #0
 800700c:	d110      	bne.n	8007030 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	015a      	lsls	r2, r3, #5
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	4413      	add	r3, r2
 8007016:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	0151      	lsls	r1, r2, #5
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	440a      	add	r2, r1
 8007024:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007028:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800702c:	6013      	str	r3, [r2, #0]
 800702e:	e00f      	b.n	8007050 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	0151      	lsls	r1, r2, #5
 8007042:	69fa      	ldr	r2, [r7, #28]
 8007044:	440a      	add	r2, r1
 8007046:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800704a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800704e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	015a      	lsls	r2, r3, #5
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	4413      	add	r3, r2
 8007058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	69ba      	ldr	r2, [r7, #24]
 8007060:	0151      	lsls	r1, r2, #5
 8007062:	69fa      	ldr	r2, [r7, #28]
 8007064:	440a      	add	r2, r1
 8007066:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800706a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800706e:	6013      	str	r3, [r2, #0]
 8007070:	e166      	b.n	8007340 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	0151      	lsls	r1, r2, #5
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	440a      	add	r2, r1
 8007088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800708c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007090:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	791b      	ldrb	r3, [r3, #4]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d015      	beq.n	80070c6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 814e 	beq.w	8007340 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	f003 030f 	and.w	r3, r3, #15
 80070b4:	2101      	movs	r1, #1
 80070b6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ba:	69f9      	ldr	r1, [r7, #28]
 80070bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070c0:	4313      	orrs	r3, r2
 80070c2:	634b      	str	r3, [r1, #52]	@ 0x34
 80070c4:	e13c      	b.n	8007340 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070c6:	69fb      	ldr	r3, [r7, #28]
 80070c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d110      	bne.n	80070f8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	015a      	lsls	r2, r3, #5
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	4413      	add	r3, r2
 80070de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	69ba      	ldr	r2, [r7, #24]
 80070e6:	0151      	lsls	r1, r2, #5
 80070e8:	69fa      	ldr	r2, [r7, #28]
 80070ea:	440a      	add	r2, r1
 80070ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80070f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80070f4:	6013      	str	r3, [r2, #0]
 80070f6:	e00f      	b.n	8007118 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	015a      	lsls	r2, r3, #5
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	0151      	lsls	r1, r2, #5
 800710a:	69fa      	ldr	r2, [r7, #28]
 800710c:	440a      	add	r2, r1
 800710e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007116:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	68d9      	ldr	r1, [r3, #12]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	781a      	ldrb	r2, [r3, #0]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	b298      	uxth	r0, r3
 8007126:	79fb      	ldrb	r3, [r7, #7]
 8007128:	9300      	str	r3, [sp, #0]
 800712a:	4603      	mov	r3, r0
 800712c:	68f8      	ldr	r0, [r7, #12]
 800712e:	f000 f9b9 	bl	80074a4 <USB_WritePacket>
 8007132:	e105      	b.n	8007340 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	4413      	add	r3, r2
 800713c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	69ba      	ldr	r2, [r7, #24]
 8007144:	0151      	lsls	r1, r2, #5
 8007146:	69fa      	ldr	r2, [r7, #28]
 8007148:	440a      	add	r2, r1
 800714a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800714e:	0cdb      	lsrs	r3, r3, #19
 8007150:	04db      	lsls	r3, r3, #19
 8007152:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	69ba      	ldr	r2, [r7, #24]
 8007164:	0151      	lsls	r1, r2, #5
 8007166:	69fa      	ldr	r2, [r7, #28]
 8007168:	440a      	add	r2, r1
 800716a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800716e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007172:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007176:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d132      	bne.n	80071e4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	689a      	ldr	r2, [r3, #8]
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	015a      	lsls	r2, r3, #5
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	4413      	add	r3, r2
 800719e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071a2:	691a      	ldr	r2, [r3, #16]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	6a1b      	ldr	r3, [r3, #32]
 80071a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ac:	69b9      	ldr	r1, [r7, #24]
 80071ae:	0148      	lsls	r0, r1, #5
 80071b0:	69f9      	ldr	r1, [r7, #28]
 80071b2:	4401      	add	r1, r0
 80071b4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80071b8:	4313      	orrs	r3, r2
 80071ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	015a      	lsls	r2, r3, #5
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	69ba      	ldr	r2, [r7, #24]
 80071cc:	0151      	lsls	r1, r2, #5
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	440a      	add	r2, r1
 80071d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80071da:	6113      	str	r3, [r2, #16]
 80071dc:	e062      	b.n	80072a4 <USB_EPStartXfer+0x490>
 80071de:	bf00      	nop
 80071e0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d123      	bne.n	8007234 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071f8:	691a      	ldr	r2, [r3, #16]
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007202:	69b9      	ldr	r1, [r7, #24]
 8007204:	0148      	lsls	r0, r1, #5
 8007206:	69f9      	ldr	r1, [r7, #28]
 8007208:	4401      	add	r1, r0
 800720a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800720e:	4313      	orrs	r3, r2
 8007210:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	015a      	lsls	r2, r3, #5
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	4413      	add	r3, r2
 800721a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	69ba      	ldr	r2, [r7, #24]
 8007222:	0151      	lsls	r1, r2, #5
 8007224:	69fa      	ldr	r2, [r7, #28]
 8007226:	440a      	add	r2, r1
 8007228:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800722c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007230:	6113      	str	r3, [r2, #16]
 8007232:	e037      	b.n	80072a4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	691a      	ldr	r2, [r3, #16]
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	4413      	add	r3, r2
 800723e:	1e5a      	subs	r2, r3, #1
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	fbb2 f3f3 	udiv	r3, r2, r3
 8007248:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	8afa      	ldrh	r2, [r7, #22]
 8007250:	fb03 f202 	mul.w	r2, r3, r2
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	69fb      	ldr	r3, [r7, #28]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	8afb      	ldrh	r3, [r7, #22]
 8007268:	04d9      	lsls	r1, r3, #19
 800726a:	4b38      	ldr	r3, [pc, #224]	@ (800734c <USB_EPStartXfer+0x538>)
 800726c:	400b      	ands	r3, r1
 800726e:	69b9      	ldr	r1, [r7, #24]
 8007270:	0148      	lsls	r0, r1, #5
 8007272:	69f9      	ldr	r1, [r7, #28]
 8007274:	4401      	add	r1, r0
 8007276:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800727a:	4313      	orrs	r3, r2
 800727c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	4413      	add	r3, r2
 8007286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728a:	691a      	ldr	r2, [r3, #16]
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	6a1b      	ldr	r3, [r3, #32]
 8007290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007294:	69b9      	ldr	r1, [r7, #24]
 8007296:	0148      	lsls	r0, r1, #5
 8007298:	69f9      	ldr	r1, [r7, #28]
 800729a:	4401      	add	r1, r0
 800729c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80072a0:	4313      	orrs	r3, r2
 80072a2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80072a4:	79fb      	ldrb	r3, [r7, #7]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d10d      	bne.n	80072c6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d009      	beq.n	80072c6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	68d9      	ldr	r1, [r3, #12]
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	015a      	lsls	r2, r3, #5
 80072ba:	69fb      	ldr	r3, [r7, #28]
 80072bc:	4413      	add	r3, r2
 80072be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c2:	460a      	mov	r2, r1
 80072c4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	791b      	ldrb	r3, [r3, #4]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d128      	bne.n	8007320 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072ce:	69fb      	ldr	r3, [r7, #28]
 80072d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d110      	bne.n	8007300 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	015a      	lsls	r2, r3, #5
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	4413      	add	r3, r2
 80072e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	69ba      	ldr	r2, [r7, #24]
 80072ee:	0151      	lsls	r1, r2, #5
 80072f0:	69fa      	ldr	r2, [r7, #28]
 80072f2:	440a      	add	r2, r1
 80072f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072f8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80072fc:	6013      	str	r3, [r2, #0]
 80072fe:	e00f      	b.n	8007320 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	69ba      	ldr	r2, [r7, #24]
 8007310:	0151      	lsls	r1, r2, #5
 8007312:	69fa      	ldr	r2, [r7, #28]
 8007314:	440a      	add	r2, r1
 8007316:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800731a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800731e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	69ba      	ldr	r2, [r7, #24]
 8007330:	0151      	lsls	r1, r2, #5
 8007332:	69fa      	ldr	r2, [r7, #28]
 8007334:	440a      	add	r2, r1
 8007336:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800733a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800733e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3720      	adds	r7, #32
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	1ff80000 	.word	0x1ff80000

08007350 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800735a:	2300      	movs	r3, #0
 800735c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	785b      	ldrb	r3, [r3, #1]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d14a      	bne.n	8007404 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	015a      	lsls	r2, r3, #5
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	4413      	add	r3, r2
 8007378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007386:	f040 8086 	bne.w	8007496 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	015a      	lsls	r2, r3, #5
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	4413      	add	r3, r2
 8007394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	683a      	ldr	r2, [r7, #0]
 800739c:	7812      	ldrb	r2, [r2, #0]
 800739e:	0151      	lsls	r1, r2, #5
 80073a0:	693a      	ldr	r2, [r7, #16]
 80073a2:	440a      	add	r2, r1
 80073a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80073ac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	015a      	lsls	r2, r3, #5
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	4413      	add	r3, r2
 80073b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	683a      	ldr	r2, [r7, #0]
 80073c0:	7812      	ldrb	r2, [r2, #0]
 80073c2:	0151      	lsls	r1, r2, #5
 80073c4:	693a      	ldr	r2, [r7, #16]
 80073c6:	440a      	add	r2, r1
 80073c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073d0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	3301      	adds	r3, #1
 80073d6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f242 7210 	movw	r2, #10000	@ 0x2710
 80073de:	4293      	cmp	r3, r2
 80073e0:	d902      	bls.n	80073e8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	75fb      	strb	r3, [r7, #23]
          break;
 80073e6:	e056      	b.n	8007496 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007400:	d0e7      	beq.n	80073d2 <USB_EPStopXfer+0x82>
 8007402:	e048      	b.n	8007496 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	015a      	lsls	r2, r3, #5
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	4413      	add	r3, r2
 800740e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007418:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800741c:	d13b      	bne.n	8007496 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	015a      	lsls	r2, r3, #5
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	7812      	ldrb	r2, [r2, #0]
 8007432:	0151      	lsls	r1, r2, #5
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	440a      	add	r2, r1
 8007438:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800743c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007440:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	015a      	lsls	r2, r3, #5
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	4413      	add	r3, r2
 800744c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	7812      	ldrb	r2, [r2, #0]
 8007456:	0151      	lsls	r1, r2, #5
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	440a      	add	r2, r1
 800745c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007460:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007464:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	3301      	adds	r3, #1
 800746a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007472:	4293      	cmp	r3, r2
 8007474:	d902      	bls.n	800747c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	75fb      	strb	r3, [r7, #23]
          break;
 800747a:	e00c      	b.n	8007496 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	015a      	lsls	r2, r3, #5
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	4413      	add	r3, r2
 8007486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007490:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007494:	d0e7      	beq.n	8007466 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	371c      	adds	r7, #28
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b089      	sub	sp, #36	@ 0x24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	4611      	mov	r1, r2
 80074b0:	461a      	mov	r2, r3
 80074b2:	460b      	mov	r3, r1
 80074b4:	71fb      	strb	r3, [r7, #7]
 80074b6:	4613      	mov	r3, r2
 80074b8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80074c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d123      	bne.n	8007512 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80074ca:	88bb      	ldrh	r3, [r7, #4]
 80074cc:	3303      	adds	r3, #3
 80074ce:	089b      	lsrs	r3, r3, #2
 80074d0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80074d2:	2300      	movs	r3, #0
 80074d4:	61bb      	str	r3, [r7, #24]
 80074d6:	e018      	b.n	800750a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80074d8:	79fb      	ldrb	r3, [r7, #7]
 80074da:	031a      	lsls	r2, r3, #12
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074e4:	461a      	mov	r2, r3
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	6013      	str	r3, [r2, #0]
      pSrc++;
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	3301      	adds	r3, #1
 80074f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	3301      	adds	r3, #1
 80074f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	3301      	adds	r3, #1
 80074fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	3301      	adds	r3, #1
 8007502:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	3301      	adds	r3, #1
 8007508:	61bb      	str	r3, [r7, #24]
 800750a:	69ba      	ldr	r2, [r7, #24]
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	429a      	cmp	r2, r3
 8007510:	d3e2      	bcc.n	80074d8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3724      	adds	r7, #36	@ 0x24
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007520:	b480      	push	{r7}
 8007522:	b08b      	sub	sp, #44	@ 0x2c
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	4613      	mov	r3, r2
 800752c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007536:	88fb      	ldrh	r3, [r7, #6]
 8007538:	089b      	lsrs	r3, r3, #2
 800753a:	b29b      	uxth	r3, r3
 800753c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800753e:	88fb      	ldrh	r3, [r7, #6]
 8007540:	f003 0303 	and.w	r3, r3, #3
 8007544:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007546:	2300      	movs	r3, #0
 8007548:	623b      	str	r3, [r7, #32]
 800754a:	e014      	b.n	8007576 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	601a      	str	r2, [r3, #0]
    pDest++;
 8007558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755a:	3301      	adds	r3, #1
 800755c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	3301      	adds	r3, #1
 8007562:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007566:	3301      	adds	r3, #1
 8007568:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800756a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800756c:	3301      	adds	r3, #1
 800756e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007570:	6a3b      	ldr	r3, [r7, #32]
 8007572:	3301      	adds	r3, #1
 8007574:	623b      	str	r3, [r7, #32]
 8007576:	6a3a      	ldr	r2, [r7, #32]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	429a      	cmp	r2, r3
 800757c:	d3e6      	bcc.n	800754c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800757e:	8bfb      	ldrh	r3, [r7, #30]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d01e      	beq.n	80075c2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007584:	2300      	movs	r3, #0
 8007586:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007588:	69bb      	ldr	r3, [r7, #24]
 800758a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800758e:	461a      	mov	r2, r3
 8007590:	f107 0310 	add.w	r3, r7, #16
 8007594:	6812      	ldr	r2, [r2, #0]
 8007596:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	00db      	lsls	r3, r3, #3
 80075a0:	fa22 f303 	lsr.w	r3, r2, r3
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a8:	701a      	strb	r2, [r3, #0]
      i++;
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	3301      	adds	r3, #1
 80075ae:	623b      	str	r3, [r7, #32]
      pDest++;
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	3301      	adds	r3, #1
 80075b4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80075b6:	8bfb      	ldrh	r3, [r7, #30]
 80075b8:	3b01      	subs	r3, #1
 80075ba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80075bc:	8bfb      	ldrh	r3, [r7, #30]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1ea      	bne.n	8007598 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	372c      	adds	r7, #44	@ 0x2c
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	785b      	ldrb	r3, [r3, #1]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d12c      	bne.n	8007646 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	015a      	lsls	r2, r3, #5
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4413      	add	r3, r2
 80075f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	db12      	blt.n	8007624 <USB_EPSetStall+0x54>
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d00f      	beq.n	8007624 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	015a      	lsls	r2, r3, #5
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	4413      	add	r3, r2
 800760c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	0151      	lsls	r1, r2, #5
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	440a      	add	r2, r1
 800761a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800761e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007622:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	015a      	lsls	r2, r3, #5
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	4413      	add	r3, r2
 800762c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	0151      	lsls	r1, r2, #5
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	440a      	add	r2, r1
 800763a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800763e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007642:	6013      	str	r3, [r2, #0]
 8007644:	e02b      	b.n	800769e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	015a      	lsls	r2, r3, #5
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	4413      	add	r3, r2
 800764e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2b00      	cmp	r3, #0
 8007656:	db12      	blt.n	800767e <USB_EPSetStall+0xae>
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00f      	beq.n	800767e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	015a      	lsls	r2, r3, #5
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	4413      	add	r3, r2
 8007666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	0151      	lsls	r1, r2, #5
 8007670:	68fa      	ldr	r2, [r7, #12]
 8007672:	440a      	add	r2, r1
 8007674:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007678:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800767c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	015a      	lsls	r2, r3, #5
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	4413      	add	r3, r2
 8007686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68ba      	ldr	r2, [r7, #8]
 800768e:	0151      	lsls	r1, r2, #5
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	440a      	add	r2, r1
 8007694:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007698:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800769c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3714      	adds	r7, #20
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	785b      	ldrb	r3, [r3, #1]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d128      	bne.n	800771a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	015a      	lsls	r2, r3, #5
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4413      	add	r3, r2
 80076d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	0151      	lsls	r1, r2, #5
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	440a      	add	r2, r1
 80076de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80076e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	791b      	ldrb	r3, [r3, #4]
 80076ec:	2b03      	cmp	r3, #3
 80076ee:	d003      	beq.n	80076f8 <USB_EPClearStall+0x4c>
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	791b      	ldrb	r3, [r3, #4]
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d138      	bne.n	800776a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	68ba      	ldr	r2, [r7, #8]
 8007708:	0151      	lsls	r1, r2, #5
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	440a      	add	r2, r1
 800770e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	e027      	b.n	800776a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	015a      	lsls	r2, r3, #5
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	4413      	add	r3, r2
 8007722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	0151      	lsls	r1, r2, #5
 800772c:	68fa      	ldr	r2, [r7, #12]
 800772e:	440a      	add	r2, r1
 8007730:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007734:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007738:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	791b      	ldrb	r3, [r3, #4]
 800773e:	2b03      	cmp	r3, #3
 8007740:	d003      	beq.n	800774a <USB_EPClearStall+0x9e>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	791b      	ldrb	r3, [r3, #4]
 8007746:	2b02      	cmp	r3, #2
 8007748:	d10f      	bne.n	800776a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	4413      	add	r3, r2
 8007752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68ba      	ldr	r2, [r7, #8]
 800775a:	0151      	lsls	r1, r2, #5
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	440a      	add	r2, r1
 8007760:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007768:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007778:	b480      	push	{r7}
 800777a:	b085      	sub	sp, #20
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	460b      	mov	r3, r1
 8007782:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007796:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800779a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	78fb      	ldrb	r3, [r7, #3]
 80077a6:	011b      	lsls	r3, r3, #4
 80077a8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80077ac:	68f9      	ldr	r1, [r7, #12]
 80077ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077b2:	4313      	orrs	r3, r2
 80077b4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80077de:	f023 0303 	bic.w	r3, r3, #3
 80077e2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077f2:	f023 0302 	bic.w	r3, r3, #2
 80077f6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3714      	adds	r7, #20
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr

08007806 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007806:	b480      	push	{r7}
 8007808:	b085      	sub	sp, #20
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007820:	f023 0303 	bic.w	r3, r3, #3
 8007824:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007834:	f043 0302 	orr.w	r3, r3, #2
 8007838:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3714      	adds	r7, #20
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	4013      	ands	r3, r2
 800785e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007860:	68fb      	ldr	r3, [r7, #12]
}
 8007862:	4618      	mov	r0, r3
 8007864:	3714      	adds	r7, #20
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr

0800786e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800786e:	b480      	push	{r7}
 8007870:	b085      	sub	sp, #20
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	4013      	ands	r3, r2
 8007890:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	0c1b      	lsrs	r3, r3, #16
}
 8007896:	4618      	mov	r0, r3
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b085      	sub	sp, #20
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078be:	69db      	ldr	r3, [r3, #28]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	4013      	ands	r3, r2
 80078c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	b29b      	uxth	r3, r3
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3714      	adds	r7, #20
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b085      	sub	sp, #20
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	460b      	mov	r3, r1
 80078e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80078e6:	78fb      	ldrb	r3, [r7, #3]
 80078e8:	015a      	lsls	r2, r3, #5
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	4413      	add	r3, r2
 80078ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078fc:	695b      	ldr	r3, [r3, #20]
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	4013      	ands	r3, r2
 8007902:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007904:	68bb      	ldr	r3, [r7, #8]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3714      	adds	r7, #20
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007912:	b480      	push	{r7}
 8007914:	b087      	sub	sp, #28
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
 800791a:	460b      	mov	r3, r1
 800791c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007934:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007936:	78fb      	ldrb	r3, [r7, #3]
 8007938:	f003 030f 	and.w	r3, r3, #15
 800793c:	68fa      	ldr	r2, [r7, #12]
 800793e:	fa22 f303 	lsr.w	r3, r2, r3
 8007942:	01db      	lsls	r3, r3, #7
 8007944:	b2db      	uxtb	r3, r3
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	4313      	orrs	r3, r2
 800794a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800794c:	78fb      	ldrb	r3, [r7, #3]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	4013      	ands	r3, r2
 800795e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007960:	68bb      	ldr	r3, [r7, #8]
}
 8007962:	4618      	mov	r0, r3
 8007964:	371c      	adds	r7, #28
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr

0800796e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800796e:	b480      	push	{r7}
 8007970:	b083      	sub	sp, #12
 8007972:	af00      	add	r7, sp, #0
 8007974:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	f003 0301 	and.w	r3, r3, #1
}
 800797e:	4618      	mov	r0, r3
 8007980:	370c      	adds	r7, #12
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr

0800798a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800798a:	b480      	push	{r7}
 800798c:	b085      	sub	sp, #20
 800798e:	af00      	add	r7, sp, #0
 8007990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	68fa      	ldr	r2, [r7, #12]
 80079a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80079a8:	f023 0307 	bic.w	r3, r3, #7
 80079ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80079bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3714      	adds	r7, #20
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	460b      	mov	r3, r1
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	333c      	adds	r3, #60	@ 0x3c
 80079e6:	3304      	adds	r3, #4
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	4a26      	ldr	r2, [pc, #152]	@ (8007a88 <USB_EP0_OutStart+0xb8>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d90a      	bls.n	8007a0a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a04:	d101      	bne.n	8007a0a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	e037      	b.n	8007a7a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a10:	461a      	mov	r2, r3
 8007a12:	2300      	movs	r3, #0
 8007a14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a38:	f043 0318 	orr.w	r3, r3, #24
 8007a3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a4c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007a50:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007a52:	7afb      	ldrb	r3, [r7, #11]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d10f      	bne.n	8007a78 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a5e:	461a      	mov	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a72:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007a76:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	4f54300a 	.word	0x4f54300a

08007a8c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b085      	sub	sp, #20
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a94:	2300      	movs	r3, #0
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007aa4:	d901      	bls.n	8007aaa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e022      	b.n	8007af0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	daf2      	bge.n	8007a98 <USB_CoreReset+0xc>

  count = 10U;
 8007ab2:	230a      	movs	r3, #10
 8007ab4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007ab6:	e002      	b.n	8007abe <USB_CoreReset+0x32>
  {
    count--;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d1f9      	bne.n	8007ab8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	f043 0201 	orr.w	r2, r3, #1
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007adc:	d901      	bls.n	8007ae2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e006      	b.n	8007af0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	f003 0301 	and.w	r3, r3, #1
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d0f0      	beq.n	8007ad0 <USB_CoreReset+0x44>

  return HAL_OK;
 8007aee:	2300      	movs	r3, #0
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	460b      	mov	r3, r1
 8007b06:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007b08:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007b0c:	f002 fc54 	bl	800a3b8 <USBD_static_malloc>
 8007b10:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d109      	bne.n	8007b2c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	32b0      	adds	r2, #176	@ 0xb0
 8007b22:	2100      	movs	r1, #0
 8007b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007b28:	2302      	movs	r3, #2
 8007b2a:	e0d4      	b.n	8007cd6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007b2c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007b30:	2100      	movs	r1, #0
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f002 fc84 	bl	800a440 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	32b0      	adds	r2, #176	@ 0xb0
 8007b42:	68f9      	ldr	r1, [r7, #12]
 8007b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	32b0      	adds	r2, #176	@ 0xb0
 8007b52:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	7c1b      	ldrb	r3, [r3, #16]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d138      	bne.n	8007bd6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007b64:	4b5e      	ldr	r3, [pc, #376]	@ (8007ce0 <USBD_CDC_Init+0x1e4>)
 8007b66:	7819      	ldrb	r1, [r3, #0]
 8007b68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f002 faff 	bl	800a172 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007b74:	4b5a      	ldr	r3, [pc, #360]	@ (8007ce0 <USBD_CDC_Init+0x1e4>)
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	f003 020f 	and.w	r2, r3, #15
 8007b7c:	6879      	ldr	r1, [r7, #4]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	440b      	add	r3, r1
 8007b88:	3323      	adds	r3, #35	@ 0x23
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007b8e:	4b55      	ldr	r3, [pc, #340]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007b90:	7819      	ldrb	r1, [r3, #0]
 8007b92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b96:	2202      	movs	r2, #2
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f002 faea 	bl	800a172 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007b9e:	4b51      	ldr	r3, [pc, #324]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	f003 020f 	and.w	r2, r3, #15
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007bba:	4b4b      	ldr	r3, [pc, #300]	@ (8007ce8 <USBD_CDC_Init+0x1ec>)
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	f003 020f 	and.w	r2, r3, #15
 8007bc2:	6879      	ldr	r1, [r7, #4]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	440b      	add	r3, r1
 8007bce:	331c      	adds	r3, #28
 8007bd0:	2210      	movs	r2, #16
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	e035      	b.n	8007c42 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007bd6:	4b42      	ldr	r3, [pc, #264]	@ (8007ce0 <USBD_CDC_Init+0x1e4>)
 8007bd8:	7819      	ldrb	r1, [r3, #0]
 8007bda:	2340      	movs	r3, #64	@ 0x40
 8007bdc:	2202      	movs	r2, #2
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f002 fac7 	bl	800a172 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007be4:	4b3e      	ldr	r3, [pc, #248]	@ (8007ce0 <USBD_CDC_Init+0x1e4>)
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	f003 020f 	and.w	r2, r3, #15
 8007bec:	6879      	ldr	r1, [r7, #4]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	4413      	add	r3, r2
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	440b      	add	r3, r1
 8007bf8:	3323      	adds	r3, #35	@ 0x23
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007bfe:	4b39      	ldr	r3, [pc, #228]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007c00:	7819      	ldrb	r1, [r3, #0]
 8007c02:	2340      	movs	r3, #64	@ 0x40
 8007c04:	2202      	movs	r2, #2
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f002 fab3 	bl	800a172 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007c0c:	4b35      	ldr	r3, [pc, #212]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	f003 020f 	and.w	r2, r3, #15
 8007c14:	6879      	ldr	r1, [r7, #4]
 8007c16:	4613      	mov	r3, r2
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	4413      	add	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	440b      	add	r3, r1
 8007c20:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c24:	2201      	movs	r2, #1
 8007c26:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007c28:	4b2f      	ldr	r3, [pc, #188]	@ (8007ce8 <USBD_CDC_Init+0x1ec>)
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	f003 020f 	and.w	r2, r3, #15
 8007c30:	6879      	ldr	r1, [r7, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	440b      	add	r3, r1
 8007c3c:	331c      	adds	r3, #28
 8007c3e:	2210      	movs	r2, #16
 8007c40:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007c42:	4b29      	ldr	r3, [pc, #164]	@ (8007ce8 <USBD_CDC_Init+0x1ec>)
 8007c44:	7819      	ldrb	r1, [r3, #0]
 8007c46:	2308      	movs	r3, #8
 8007c48:	2203      	movs	r2, #3
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f002 fa91 	bl	800a172 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007c50:	4b25      	ldr	r3, [pc, #148]	@ (8007ce8 <USBD_CDC_Init+0x1ec>)
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	f003 020f 	and.w	r2, r3, #15
 8007c58:	6879      	ldr	r1, [r7, #4]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	440b      	add	r3, r1
 8007c64:	3323      	adds	r3, #35	@ 0x23
 8007c66:	2201      	movs	r2, #1
 8007c68:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	33b0      	adds	r3, #176	@ 0xb0
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4413      	add	r3, r2
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d101      	bne.n	8007ca4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	e018      	b.n	8007cd6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	7c1b      	ldrb	r3, [r3, #16]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10a      	bne.n	8007cc2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007cac:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007cae:	7819      	ldrb	r1, [r3, #0]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007cb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f002 fb48 	bl	800a350 <USBD_LL_PrepareReceive>
 8007cc0:	e008      	b.n	8007cd4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007cc2:	4b08      	ldr	r3, [pc, #32]	@ (8007ce4 <USBD_CDC_Init+0x1e8>)
 8007cc4:	7819      	ldrb	r1, [r3, #0]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ccc:	2340      	movs	r3, #64	@ 0x40
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f002 fb3e 	bl	800a350 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	20000093 	.word	0x20000093
 8007ce4:	20000094 	.word	0x20000094
 8007ce8:	20000095 	.word	0x20000095

08007cec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007cf8:	4b3a      	ldr	r3, [pc, #232]	@ (8007de4 <USBD_CDC_DeInit+0xf8>)
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f002 fa5d 	bl	800a1be <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007d04:	4b37      	ldr	r3, [pc, #220]	@ (8007de4 <USBD_CDC_DeInit+0xf8>)
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	f003 020f 	and.w	r2, r3, #15
 8007d0c:	6879      	ldr	r1, [r7, #4]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	4413      	add	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	440b      	add	r3, r1
 8007d18:	3323      	adds	r3, #35	@ 0x23
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007d1e:	4b32      	ldr	r3, [pc, #200]	@ (8007de8 <USBD_CDC_DeInit+0xfc>)
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	4619      	mov	r1, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f002 fa4a 	bl	800a1be <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8007de8 <USBD_CDC_DeInit+0xfc>)
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	f003 020f 	and.w	r2, r3, #15
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	4613      	mov	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4413      	add	r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	440b      	add	r3, r1
 8007d3e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007d42:	2200      	movs	r2, #0
 8007d44:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007d46:	4b29      	ldr	r3, [pc, #164]	@ (8007dec <USBD_CDC_DeInit+0x100>)
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f002 fa36 	bl	800a1be <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007d52:	4b26      	ldr	r3, [pc, #152]	@ (8007dec <USBD_CDC_DeInit+0x100>)
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	f003 020f 	and.w	r2, r3, #15
 8007d5a:	6879      	ldr	r1, [r7, #4]
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	4413      	add	r3, r2
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	440b      	add	r3, r1
 8007d66:	3323      	adds	r3, #35	@ 0x23
 8007d68:	2200      	movs	r2, #0
 8007d6a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8007dec <USBD_CDC_DeInit+0x100>)
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	f003 020f 	and.w	r2, r3, #15
 8007d74:	6879      	ldr	r1, [r7, #4]
 8007d76:	4613      	mov	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	440b      	add	r3, r1
 8007d80:	331c      	adds	r3, #28
 8007d82:	2200      	movs	r2, #0
 8007d84:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	32b0      	adds	r2, #176	@ 0xb0
 8007d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d01f      	beq.n	8007dd8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d9e:	687a      	ldr	r2, [r7, #4]
 8007da0:	33b0      	adds	r3, #176	@ 0xb0
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	32b0      	adds	r2, #176	@ 0xb0
 8007db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f002 fb0a 	bl	800a3d4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	32b0      	adds	r2, #176	@ 0xb0
 8007dca:	2100      	movs	r1, #0
 8007dcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3708      	adds	r7, #8
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	20000093 	.word	0x20000093
 8007de8:	20000094 	.word	0x20000094
 8007dec:	20000095 	.word	0x20000095

08007df0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	32b0      	adds	r2, #176	@ 0xb0
 8007e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d101      	bne.n	8007e20 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	e0bf      	b.n	8007fa0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d050      	beq.n	8007ece <USBD_CDC_Setup+0xde>
 8007e2c:	2b20      	cmp	r3, #32
 8007e2e:	f040 80af 	bne.w	8007f90 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	88db      	ldrh	r3, [r3, #6]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d03a      	beq.n	8007eb0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	b25b      	sxtb	r3, r3
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	da1b      	bge.n	8007e7c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	33b0      	adds	r3, #176	@ 0xb0
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	4413      	add	r3, r2
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007e5a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	88d2      	ldrh	r2, [r2, #6]
 8007e60:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	88db      	ldrh	r3, [r3, #6]
 8007e66:	2b07      	cmp	r3, #7
 8007e68:	bf28      	it	cs
 8007e6a:	2307      	movcs	r3, #7
 8007e6c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	89fa      	ldrh	r2, [r7, #14]
 8007e72:	4619      	mov	r1, r3
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f001 fd67 	bl	8009948 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007e7a:	e090      	b.n	8007f9e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	785a      	ldrb	r2, [r3, #1]
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	88db      	ldrh	r3, [r3, #6]
 8007e8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8007e8c:	d803      	bhi.n	8007e96 <USBD_CDC_Setup+0xa6>
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	88db      	ldrh	r3, [r3, #6]
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	e000      	b.n	8007e98 <USBD_CDC_Setup+0xa8>
 8007e96:	2240      	movs	r2, #64	@ 0x40
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007e9e:	6939      	ldr	r1, [r7, #16]
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f001 fd7c 	bl	80099a6 <USBD_CtlPrepareRx>
      break;
 8007eae:	e076      	b.n	8007f9e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	33b0      	adds	r3, #176	@ 0xb0
 8007eba:	009b      	lsls	r3, r3, #2
 8007ebc:	4413      	add	r3, r2
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	683a      	ldr	r2, [r7, #0]
 8007ec4:	7850      	ldrb	r0, [r2, #1]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	4798      	blx	r3
      break;
 8007ecc:	e067      	b.n	8007f9e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	785b      	ldrb	r3, [r3, #1]
 8007ed2:	2b0b      	cmp	r3, #11
 8007ed4:	d851      	bhi.n	8007f7a <USBD_CDC_Setup+0x18a>
 8007ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8007edc <USBD_CDC_Setup+0xec>)
 8007ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007edc:	08007f0d 	.word	0x08007f0d
 8007ee0:	08007f89 	.word	0x08007f89
 8007ee4:	08007f7b 	.word	0x08007f7b
 8007ee8:	08007f7b 	.word	0x08007f7b
 8007eec:	08007f7b 	.word	0x08007f7b
 8007ef0:	08007f7b 	.word	0x08007f7b
 8007ef4:	08007f7b 	.word	0x08007f7b
 8007ef8:	08007f7b 	.word	0x08007f7b
 8007efc:	08007f7b 	.word	0x08007f7b
 8007f00:	08007f7b 	.word	0x08007f7b
 8007f04:	08007f37 	.word	0x08007f37
 8007f08:	08007f61 	.word	0x08007f61
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b03      	cmp	r3, #3
 8007f16:	d107      	bne.n	8007f28 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007f18:	f107 030a 	add.w	r3, r7, #10
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	4619      	mov	r1, r3
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f001 fd11 	bl	8009948 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f26:	e032      	b.n	8007f8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007f28:	6839      	ldr	r1, [r7, #0]
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 fc8f 	bl	800984e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f30:	2303      	movs	r3, #3
 8007f32:	75fb      	strb	r3, [r7, #23]
          break;
 8007f34:	e02b      	b.n	8007f8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	d107      	bne.n	8007f52 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007f42:	f107 030d 	add.w	r3, r7, #13
 8007f46:	2201      	movs	r2, #1
 8007f48:	4619      	mov	r1, r3
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f001 fcfc 	bl	8009948 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f50:	e01d      	b.n	8007f8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007f52:	6839      	ldr	r1, [r7, #0]
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f001 fc7a 	bl	800984e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f5a:	2303      	movs	r3, #3
 8007f5c:	75fb      	strb	r3, [r7, #23]
          break;
 8007f5e:	e016      	b.n	8007f8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d00f      	beq.n	8007f8c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007f6c:	6839      	ldr	r1, [r7, #0]
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f001 fc6d 	bl	800984e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f74:	2303      	movs	r3, #3
 8007f76:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007f78:	e008      	b.n	8007f8c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007f7a:	6839      	ldr	r1, [r7, #0]
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f001 fc66 	bl	800984e <USBD_CtlError>
          ret = USBD_FAIL;
 8007f82:	2303      	movs	r3, #3
 8007f84:	75fb      	strb	r3, [r7, #23]
          break;
 8007f86:	e002      	b.n	8007f8e <USBD_CDC_Setup+0x19e>
          break;
 8007f88:	bf00      	nop
 8007f8a:	e008      	b.n	8007f9e <USBD_CDC_Setup+0x1ae>
          break;
 8007f8c:	bf00      	nop
      }
      break;
 8007f8e:	e006      	b.n	8007f9e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f001 fc5b 	bl	800984e <USBD_CtlError>
      ret = USBD_FAIL;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f9c:	bf00      	nop
  }

  return (uint8_t)ret;
 8007f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007fba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	32b0      	adds	r2, #176	@ 0xb0
 8007fc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e065      	b.n	800809e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	32b0      	adds	r2, #176	@ 0xb0
 8007fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fe0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007fe2:	78fb      	ldrb	r3, [r7, #3]
 8007fe4:	f003 020f 	and.w	r2, r3, #15
 8007fe8:	6879      	ldr	r1, [r7, #4]
 8007fea:	4613      	mov	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	4413      	add	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	440b      	add	r3, r1
 8007ff4:	3314      	adds	r3, #20
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d02f      	beq.n	800805c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007ffc:	78fb      	ldrb	r3, [r7, #3]
 8007ffe:	f003 020f 	and.w	r2, r3, #15
 8008002:	6879      	ldr	r1, [r7, #4]
 8008004:	4613      	mov	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	4413      	add	r3, r2
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	440b      	add	r3, r1
 800800e:	3314      	adds	r3, #20
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	78fb      	ldrb	r3, [r7, #3]
 8008014:	f003 010f 	and.w	r1, r3, #15
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	460b      	mov	r3, r1
 800801c:	00db      	lsls	r3, r3, #3
 800801e:	440b      	add	r3, r1
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4403      	add	r3, r0
 8008024:	331c      	adds	r3, #28
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	fbb2 f1f3 	udiv	r1, r2, r3
 800802c:	fb01 f303 	mul.w	r3, r1, r3
 8008030:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008032:	2b00      	cmp	r3, #0
 8008034:	d112      	bne.n	800805c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008036:	78fb      	ldrb	r3, [r7, #3]
 8008038:	f003 020f 	and.w	r2, r3, #15
 800803c:	6879      	ldr	r1, [r7, #4]
 800803e:	4613      	mov	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4413      	add	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	440b      	add	r3, r1
 8008048:	3314      	adds	r3, #20
 800804a:	2200      	movs	r2, #0
 800804c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800804e:	78f9      	ldrb	r1, [r7, #3]
 8008050:	2300      	movs	r3, #0
 8008052:	2200      	movs	r2, #0
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f002 f95a 	bl	800a30e <USBD_LL_Transmit>
 800805a:	e01f      	b.n	800809c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	2200      	movs	r2, #0
 8008060:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	33b0      	adds	r3, #176	@ 0xb0
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	4413      	add	r3, r2
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d010      	beq.n	800809c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	33b0      	adds	r3, #176	@ 0xb0
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008098:	78fa      	ldrb	r2, [r7, #3]
 800809a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3710      	adds	r7, #16
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b084      	sub	sp, #16
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	460b      	mov	r3, r1
 80080b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	32b0      	adds	r2, #176	@ 0xb0
 80080bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	32b0      	adds	r2, #176	@ 0xb0
 80080cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e01a      	b.n	800810e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80080d8:	78fb      	ldrb	r3, [r7, #3]
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f002 f958 	bl	800a392 <USBD_LL_GetRxDataSize>
 80080e2:	4602      	mov	r2, r0
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	33b0      	adds	r3, #176	@ 0xb0
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	4413      	add	r3, r2
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008108:	4611      	mov	r1, r2
 800810a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3710      	adds	r7, #16
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	32b0      	adds	r2, #176	@ 0xb0
 8008128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800812c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d101      	bne.n	8008138 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008134:	2303      	movs	r3, #3
 8008136:	e024      	b.n	8008182 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	33b0      	adds	r3, #176	@ 0xb0
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4413      	add	r3, r2
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d019      	beq.n	8008180 <USBD_CDC_EP0_RxReady+0x6a>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008152:	2bff      	cmp	r3, #255	@ 0xff
 8008154:	d014      	beq.n	8008180 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	33b0      	adds	r3, #176	@ 0xb0
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4413      	add	r3, r2
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800816e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008176:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	22ff      	movs	r2, #255	@ 0xff
 800817c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3710      	adds	r7, #16
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
	...

0800818c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008194:	2182      	movs	r1, #130	@ 0x82
 8008196:	4818      	ldr	r0, [pc, #96]	@ (80081f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008198:	f000 fd22 	bl	8008be0 <USBD_GetEpDesc>
 800819c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800819e:	2101      	movs	r1, #1
 80081a0:	4815      	ldr	r0, [pc, #84]	@ (80081f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80081a2:	f000 fd1d 	bl	8008be0 <USBD_GetEpDesc>
 80081a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80081a8:	2181      	movs	r1, #129	@ 0x81
 80081aa:	4813      	ldr	r0, [pc, #76]	@ (80081f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80081ac:	f000 fd18 	bl	8008be0 <USBD_GetEpDesc>
 80081b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	2210      	movs	r2, #16
 80081bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d006      	beq.n	80081d2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081cc:	711a      	strb	r2, [r3, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d006      	beq.n	80081e6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081e0:	711a      	strb	r2, [r3, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2243      	movs	r2, #67	@ 0x43
 80081ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80081ec:	4b02      	ldr	r3, [pc, #8]	@ (80081f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3718      	adds	r7, #24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	20000050 	.word	0x20000050

080081fc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b086      	sub	sp, #24
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008204:	2182      	movs	r1, #130	@ 0x82
 8008206:	4818      	ldr	r0, [pc, #96]	@ (8008268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008208:	f000 fcea 	bl	8008be0 <USBD_GetEpDesc>
 800820c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800820e:	2101      	movs	r1, #1
 8008210:	4815      	ldr	r0, [pc, #84]	@ (8008268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008212:	f000 fce5 	bl	8008be0 <USBD_GetEpDesc>
 8008216:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008218:	2181      	movs	r1, #129	@ 0x81
 800821a:	4813      	ldr	r0, [pc, #76]	@ (8008268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800821c:	f000 fce0 	bl	8008be0 <USBD_GetEpDesc>
 8008220:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d002      	beq.n	800822e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	2210      	movs	r2, #16
 800822c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d006      	beq.n	8008242 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	2200      	movs	r2, #0
 8008238:	711a      	strb	r2, [r3, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	f042 0202 	orr.w	r2, r2, #2
 8008240:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d006      	beq.n	8008256 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	711a      	strb	r2, [r3, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f042 0202 	orr.w	r2, r2, #2
 8008254:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2243      	movs	r2, #67	@ 0x43
 800825a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800825c:	4b02      	ldr	r3, [pc, #8]	@ (8008268 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800825e:	4618      	mov	r0, r3
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}
 8008266:	bf00      	nop
 8008268:	20000050 	.word	0x20000050

0800826c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008274:	2182      	movs	r1, #130	@ 0x82
 8008276:	4818      	ldr	r0, [pc, #96]	@ (80082d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008278:	f000 fcb2 	bl	8008be0 <USBD_GetEpDesc>
 800827c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800827e:	2101      	movs	r1, #1
 8008280:	4815      	ldr	r0, [pc, #84]	@ (80082d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008282:	f000 fcad 	bl	8008be0 <USBD_GetEpDesc>
 8008286:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008288:	2181      	movs	r1, #129	@ 0x81
 800828a:	4813      	ldr	r0, [pc, #76]	@ (80082d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800828c:	f000 fca8 	bl	8008be0 <USBD_GetEpDesc>
 8008290:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d002      	beq.n	800829e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	2210      	movs	r2, #16
 800829c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d006      	beq.n	80082b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082ac:	711a      	strb	r2, [r3, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d006      	beq.n	80082c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082c0:	711a      	strb	r2, [r3, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2243      	movs	r2, #67	@ 0x43
 80082ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80082cc:	4b02      	ldr	r3, [pc, #8]	@ (80082d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3718      	adds	r7, #24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20000050 	.word	0x20000050

080082dc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	220a      	movs	r2, #10
 80082e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80082ea:	4b03      	ldr	r3, [pc, #12]	@ (80082f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	2000000c 	.word	0x2000000c

080082fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b083      	sub	sp, #12
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d101      	bne.n	8008310 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800830c:	2303      	movs	r3, #3
 800830e:	e009      	b.n	8008324 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	33b0      	adds	r3, #176	@ 0xb0
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	4413      	add	r3, r2
 800831e:	683a      	ldr	r2, [r7, #0]
 8008320:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	32b0      	adds	r2, #176	@ 0xb0
 8008346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800834a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008352:	2303      	movs	r3, #3
 8008354:	e008      	b.n	8008368 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	371c      	adds	r7, #28
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr

08008374 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	32b0      	adds	r2, #176	@ 0xb0
 8008388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008394:	2303      	movs	r3, #3
 8008396:	e004      	b.n	80083a2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	683a      	ldr	r2, [r7, #0]
 800839c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
	...

080083b0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	32b0      	adds	r2, #176	@ 0xb0
 80083c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	32b0      	adds	r2, #176	@ 0xb0
 80083d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d101      	bne.n	80083de <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80083da:	2303      	movs	r3, #3
 80083dc:	e018      	b.n	8008410 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	7c1b      	ldrb	r3, [r3, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d10a      	bne.n	80083fc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008418 <USBD_CDC_ReceivePacket+0x68>)
 80083e8:	7819      	ldrb	r1, [r3, #0]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f001 ffab 	bl	800a350 <USBD_LL_PrepareReceive>
 80083fa:	e008      	b.n	800840e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083fc:	4b06      	ldr	r3, [pc, #24]	@ (8008418 <USBD_CDC_ReceivePacket+0x68>)
 80083fe:	7819      	ldrb	r1, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008406:	2340      	movs	r3, #64	@ 0x40
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f001 ffa1 	bl	800a350 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20000094 	.word	0x20000094

0800841c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b086      	sub	sp, #24
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	4613      	mov	r3, r2
 8008428:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008430:	2303      	movs	r3, #3
 8008432:	e01f      	b.n	8008474 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2200      	movs	r2, #0
 8008438:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2200      	movs	r2, #0
 8008440:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2200      	movs	r2, #0
 8008448:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d003      	beq.n	800845a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	68ba      	ldr	r2, [r7, #8]
 8008456:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	79fa      	ldrb	r2, [r7, #7]
 8008466:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f001 fe1b 	bl	800a0a4 <USBD_LL_Init>
 800846e:	4603      	mov	r3, r0
 8008470:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008472:	7dfb      	ldrb	r3, [r7, #23]
}
 8008474:	4618      	mov	r0, r3
 8008476:	3718      	adds	r7, #24
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008486:	2300      	movs	r3, #0
 8008488:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d101      	bne.n	8008494 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008490:	2303      	movs	r3, #3
 8008492:	e025      	b.n	80084e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	683a      	ldr	r2, [r7, #0]
 8008498:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	32ae      	adds	r2, #174	@ 0xae
 80084a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00f      	beq.n	80084d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	32ae      	adds	r2, #174	@ 0xae
 80084ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084c0:	f107 020e 	add.w	r2, r7, #14
 80084c4:	4610      	mov	r0, r2
 80084c6:	4798      	blx	r3
 80084c8:	4602      	mov	r2, r0
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80084d6:	1c5a      	adds	r2, r3, #1
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f001 fe23 	bl	800a13c <USBD_LL_Start>
 80084f6:	4603      	mov	r3, r0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008508:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800850a:	4618      	mov	r0, r3
 800850c:	370c      	adds	r7, #12
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr

08008516 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b084      	sub	sp, #16
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	460b      	mov	r3, r1
 8008520:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800852c:	2b00      	cmp	r3, #0
 800852e:	d009      	beq.n	8008544 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	78fa      	ldrb	r2, [r7, #3]
 800853a:	4611      	mov	r1, r2
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	4798      	blx	r3
 8008540:	4603      	mov	r3, r0
 8008542:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008544:	7bfb      	ldrb	r3, [r7, #15]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	460b      	mov	r3, r1
 8008558:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800855a:	2300      	movs	r3, #0
 800855c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	78fa      	ldrb	r2, [r7, #3]
 8008568:	4611      	mov	r1, r2
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	4798      	blx	r3
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008574:	2303      	movs	r3, #3
 8008576:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008578:	7bfb      	ldrb	r3, [r7, #15]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b084      	sub	sp, #16
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008592:	6839      	ldr	r1, [r7, #0]
 8008594:	4618      	mov	r0, r3
 8008596:	f001 f920 	bl	80097da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80085a8:	461a      	mov	r2, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80085b6:	f003 031f 	and.w	r3, r3, #31
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d01a      	beq.n	80085f4 <USBD_LL_SetupStage+0x72>
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d822      	bhi.n	8008608 <USBD_LL_SetupStage+0x86>
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d002      	beq.n	80085cc <USBD_LL_SetupStage+0x4a>
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d00a      	beq.n	80085e0 <USBD_LL_SetupStage+0x5e>
 80085ca:	e01d      	b.n	8008608 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80085d2:	4619      	mov	r1, r3
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 fb75 	bl	8008cc4 <USBD_StdDevReq>
 80085da:	4603      	mov	r3, r0
 80085dc:	73fb      	strb	r3, [r7, #15]
      break;
 80085de:	e020      	b.n	8008622 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80085e6:	4619      	mov	r1, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fbdd 	bl	8008da8 <USBD_StdItfReq>
 80085ee:	4603      	mov	r3, r0
 80085f0:	73fb      	strb	r3, [r7, #15]
      break;
 80085f2:	e016      	b.n	8008622 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fc3f 	bl	8008e80 <USBD_StdEPReq>
 8008602:	4603      	mov	r3, r0
 8008604:	73fb      	strb	r3, [r7, #15]
      break;
 8008606:	e00c      	b.n	8008622 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800860e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008612:	b2db      	uxtb	r3, r3
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 fdf0 	bl	800a1fc <USBD_LL_StallEP>
 800861c:	4603      	mov	r3, r0
 800861e:	73fb      	strb	r3, [r7, #15]
      break;
 8008620:	bf00      	nop
  }

  return ret;
 8008622:	7bfb      	ldrb	r3, [r7, #15]
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	460b      	mov	r3, r1
 8008636:	607a      	str	r2, [r7, #4]
 8008638:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800863a:	2300      	movs	r3, #0
 800863c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800863e:	7afb      	ldrb	r3, [r7, #11]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d177      	bne.n	8008734 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800864a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008652:	2b03      	cmp	r3, #3
 8008654:	f040 80a1 	bne.w	800879a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	8992      	ldrh	r2, [r2, #12]
 8008660:	4293      	cmp	r3, r2
 8008662:	d91c      	bls.n	800869e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	693a      	ldr	r2, [r7, #16]
 800866a:	8992      	ldrh	r2, [r2, #12]
 800866c:	1a9a      	subs	r2, r3, r2
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	8992      	ldrh	r2, [r2, #12]
 800867a:	441a      	add	r2, r3
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	6919      	ldr	r1, [r3, #16]
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	899b      	ldrh	r3, [r3, #12]
 8008688:	461a      	mov	r2, r3
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	4293      	cmp	r3, r2
 8008690:	bf38      	it	cc
 8008692:	4613      	movcc	r3, r2
 8008694:	461a      	mov	r2, r3
 8008696:	68f8      	ldr	r0, [r7, #12]
 8008698:	f001 f9a6 	bl	80099e8 <USBD_CtlContinueRx>
 800869c:	e07d      	b.n	800879a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80086a4:	f003 031f 	and.w	r3, r3, #31
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d014      	beq.n	80086d6 <USBD_LL_DataOutStage+0xaa>
 80086ac:	2b02      	cmp	r3, #2
 80086ae:	d81d      	bhi.n	80086ec <USBD_LL_DataOutStage+0xc0>
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <USBD_LL_DataOutStage+0x8e>
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d003      	beq.n	80086c0 <USBD_LL_DataOutStage+0x94>
 80086b8:	e018      	b.n	80086ec <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80086ba:	2300      	movs	r3, #0
 80086bc:	75bb      	strb	r3, [r7, #22]
            break;
 80086be:	e018      	b.n	80086f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	4619      	mov	r1, r3
 80086ca:	68f8      	ldr	r0, [r7, #12]
 80086cc:	f000 fa6e 	bl	8008bac <USBD_CoreFindIF>
 80086d0:	4603      	mov	r3, r0
 80086d2:	75bb      	strb	r3, [r7, #22]
            break;
 80086d4:	e00d      	b.n	80086f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	4619      	mov	r1, r3
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	f000 fa70 	bl	8008bc6 <USBD_CoreFindEP>
 80086e6:	4603      	mov	r3, r0
 80086e8:	75bb      	strb	r3, [r7, #22]
            break;
 80086ea:	e002      	b.n	80086f2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	75bb      	strb	r3, [r7, #22]
            break;
 80086f0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80086f2:	7dbb      	ldrb	r3, [r7, #22]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d119      	bne.n	800872c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b03      	cmp	r3, #3
 8008702:	d113      	bne.n	800872c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008704:	7dba      	ldrb	r2, [r7, #22]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	32ae      	adds	r2, #174	@ 0xae
 800870a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00b      	beq.n	800872c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008714:	7dba      	ldrb	r2, [r7, #22]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800871c:	7dba      	ldrb	r2, [r7, #22]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	32ae      	adds	r2, #174	@ 0xae
 8008722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800872c:	68f8      	ldr	r0, [r7, #12]
 800872e:	f001 f96c 	bl	8009a0a <USBD_CtlSendStatus>
 8008732:	e032      	b.n	800879a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008734:	7afb      	ldrb	r3, [r7, #11]
 8008736:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800873a:	b2db      	uxtb	r3, r3
 800873c:	4619      	mov	r1, r3
 800873e:	68f8      	ldr	r0, [r7, #12]
 8008740:	f000 fa41 	bl	8008bc6 <USBD_CoreFindEP>
 8008744:	4603      	mov	r3, r0
 8008746:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008748:	7dbb      	ldrb	r3, [r7, #22]
 800874a:	2bff      	cmp	r3, #255	@ 0xff
 800874c:	d025      	beq.n	800879a <USBD_LL_DataOutStage+0x16e>
 800874e:	7dbb      	ldrb	r3, [r7, #22]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d122      	bne.n	800879a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800875a:	b2db      	uxtb	r3, r3
 800875c:	2b03      	cmp	r3, #3
 800875e:	d117      	bne.n	8008790 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008760:	7dba      	ldrb	r2, [r7, #22]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	32ae      	adds	r2, #174	@ 0xae
 8008766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00f      	beq.n	8008790 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008770:	7dba      	ldrb	r2, [r7, #22]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008778:	7dba      	ldrb	r2, [r7, #22]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	32ae      	adds	r2, #174	@ 0xae
 800877e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	7afa      	ldrb	r2, [r7, #11]
 8008786:	4611      	mov	r1, r2
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	4798      	blx	r3
 800878c:	4603      	mov	r3, r0
 800878e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008790:	7dfb      	ldrb	r3, [r7, #23]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d001      	beq.n	800879a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008796:	7dfb      	ldrb	r3, [r7, #23]
 8008798:	e000      	b.n	800879c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	3718      	adds	r7, #24
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	460b      	mov	r3, r1
 80087ae:	607a      	str	r2, [r7, #4]
 80087b0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80087b2:	7afb      	ldrb	r3, [r7, #11]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d178      	bne.n	80088aa <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	3314      	adds	r3, #20
 80087bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80087c4:	2b02      	cmp	r3, #2
 80087c6:	d163      	bne.n	8008890 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	8992      	ldrh	r2, [r2, #12]
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d91c      	bls.n	800880e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	693a      	ldr	r2, [r7, #16]
 80087da:	8992      	ldrh	r2, [r2, #12]
 80087dc:	1a9a      	subs	r2, r3, r2
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	691b      	ldr	r3, [r3, #16]
 80087e6:	693a      	ldr	r2, [r7, #16]
 80087e8:	8992      	ldrh	r2, [r2, #12]
 80087ea:	441a      	add	r2, r3
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	6919      	ldr	r1, [r3, #16]
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	461a      	mov	r2, r3
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f001 f8c2 	bl	8009984 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008800:	2300      	movs	r3, #0
 8008802:	2200      	movs	r2, #0
 8008804:	2100      	movs	r1, #0
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f001 fda2 	bl	800a350 <USBD_LL_PrepareReceive>
 800880c:	e040      	b.n	8008890 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	899b      	ldrh	r3, [r3, #12]
 8008812:	461a      	mov	r2, r3
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	429a      	cmp	r2, r3
 800881a:	d11c      	bne.n	8008856 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008824:	4293      	cmp	r3, r2
 8008826:	d316      	bcc.n	8008856 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008832:	429a      	cmp	r2, r3
 8008834:	d20f      	bcs.n	8008856 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008836:	2200      	movs	r2, #0
 8008838:	2100      	movs	r1, #0
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f001 f8a2 	bl	8009984 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2200      	movs	r2, #0
 8008844:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008848:	2300      	movs	r3, #0
 800884a:	2200      	movs	r2, #0
 800884c:	2100      	movs	r1, #0
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f001 fd7e 	bl	800a350 <USBD_LL_PrepareReceive>
 8008854:	e01c      	b.n	8008890 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800885c:	b2db      	uxtb	r3, r3
 800885e:	2b03      	cmp	r3, #3
 8008860:	d10f      	bne.n	8008882 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d009      	beq.n	8008882 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2200      	movs	r2, #0
 8008872:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008882:	2180      	movs	r1, #128	@ 0x80
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f001 fcb9 	bl	800a1fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800888a:	68f8      	ldr	r0, [r7, #12]
 800888c:	f001 f8d0 	bl	8009a30 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d03a      	beq.n	8008910 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800889a:	68f8      	ldr	r0, [r7, #12]
 800889c:	f7ff fe30 	bl	8008500 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80088a8:	e032      	b.n	8008910 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80088aa:	7afb      	ldrb	r3, [r7, #11]
 80088ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f000 f986 	bl	8008bc6 <USBD_CoreFindEP>
 80088ba:	4603      	mov	r3, r0
 80088bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088be:	7dfb      	ldrb	r3, [r7, #23]
 80088c0:	2bff      	cmp	r3, #255	@ 0xff
 80088c2:	d025      	beq.n	8008910 <USBD_LL_DataInStage+0x16c>
 80088c4:	7dfb      	ldrb	r3, [r7, #23]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d122      	bne.n	8008910 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	2b03      	cmp	r3, #3
 80088d4:	d11c      	bne.n	8008910 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80088d6:	7dfa      	ldrb	r2, [r7, #23]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	32ae      	adds	r2, #174	@ 0xae
 80088dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088e0:	695b      	ldr	r3, [r3, #20]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d014      	beq.n	8008910 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80088e6:	7dfa      	ldrb	r2, [r7, #23]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80088ee:	7dfa      	ldrb	r2, [r7, #23]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	32ae      	adds	r2, #174	@ 0xae
 80088f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f8:	695b      	ldr	r3, [r3, #20]
 80088fa:	7afa      	ldrb	r2, [r7, #11]
 80088fc:	4611      	mov	r1, r2
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	4798      	blx	r3
 8008902:	4603      	mov	r3, r0
 8008904:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008906:	7dbb      	ldrb	r3, [r7, #22]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d001      	beq.n	8008910 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800890c:	7dbb      	ldrb	r3, [r7, #22]
 800890e:	e000      	b.n	8008912 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008910:	2300      	movs	r3, #0
}
 8008912:	4618      	mov	r0, r3
 8008914:	3718      	adds	r7, #24
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b084      	sub	sp, #16
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2201      	movs	r2, #1
 800892a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2200      	movs	r2, #0
 800893a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008952:	2b00      	cmp	r3, #0
 8008954:	d014      	beq.n	8008980 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00e      	beq.n	8008980 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6852      	ldr	r2, [r2, #4]
 800896e:	b2d2      	uxtb	r2, r2
 8008970:	4611      	mov	r1, r2
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	4798      	blx	r3
 8008976:	4603      	mov	r3, r0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d001      	beq.n	8008980 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800897c:	2303      	movs	r3, #3
 800897e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008980:	2340      	movs	r3, #64	@ 0x40
 8008982:	2200      	movs	r2, #0
 8008984:	2100      	movs	r1, #0
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f001 fbf3 	bl	800a172 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2240      	movs	r2, #64	@ 0x40
 8008998:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800899c:	2340      	movs	r3, #64	@ 0x40
 800899e:	2200      	movs	r2, #0
 80089a0:	2180      	movs	r1, #128	@ 0x80
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 fbe5 	bl	800a172 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2201      	movs	r2, #1
 80089ac:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2240      	movs	r2, #64	@ 0x40
 80089b4:	841a      	strh	r2, [r3, #32]

  return ret;
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3710      	adds	r7, #16
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b083      	sub	sp, #12
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	78fa      	ldrb	r2, [r7, #3]
 80089d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	2b04      	cmp	r3, #4
 80089f2:	d006      	beq.n	8008a02 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2204      	movs	r2, #4
 8008a06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b04      	cmp	r3, #4
 8008a2a:	d106      	bne.n	8008a3a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008a32:	b2da      	uxtb	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	d110      	bne.n	8008a7e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00b      	beq.n	8008a7e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a6c:	69db      	ldr	r3, [r3, #28]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d005      	beq.n	8008a7e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b082      	sub	sp, #8
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	460b      	mov	r3, r1
 8008a92:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	32ae      	adds	r2, #174	@ 0xae
 8008a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d101      	bne.n	8008aaa <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	e01c      	b.n	8008ae4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d115      	bne.n	8008ae2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	32ae      	adds	r2, #174	@ 0xae
 8008ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00b      	beq.n	8008ae2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	32ae      	adds	r2, #174	@ 0xae
 8008ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	78fa      	ldrb	r2, [r7, #3]
 8008adc:	4611      	mov	r1, r2
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3708      	adds	r7, #8
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}

08008aec <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b082      	sub	sp, #8
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	460b      	mov	r3, r1
 8008af6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	32ae      	adds	r2, #174	@ 0xae
 8008b02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d101      	bne.n	8008b0e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e01c      	b.n	8008b48 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b03      	cmp	r3, #3
 8008b18:	d115      	bne.n	8008b46 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	32ae      	adds	r2, #174	@ 0xae
 8008b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00b      	beq.n	8008b46 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	32ae      	adds	r2, #174	@ 0xae
 8008b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b3e:	78fa      	ldrb	r2, [r7, #3]
 8008b40:	4611      	mov	r1, r2
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3708      	adds	r7, #8
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	370c      	adds	r7, #12
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b084      	sub	sp, #16
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2201      	movs	r2, #1
 8008b76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d00e      	beq.n	8008ba2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	6852      	ldr	r2, [r2, #4]
 8008b90:	b2d2      	uxtb	r2, r2
 8008b92:	4611      	mov	r1, r2
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	4798      	blx	r3
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d001      	beq.n	8008ba2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008b9e:	2303      	movs	r3, #3
 8008ba0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3710      	adds	r7, #16
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008bb8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	370c      	adds	r7, #12
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr

08008bc6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008bc6:	b480      	push	{r7}
 8008bc8:	b083      	sub	sp, #12
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	460b      	mov	r3, r1
 8008bd0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008bd2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	460b      	mov	r3, r1
 8008bea:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	885b      	ldrh	r3, [r3, #2]
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	7812      	ldrb	r2, [r2, #0]
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d91f      	bls.n	8008c46 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008c0c:	e013      	b.n	8008c36 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008c0e:	f107 030a 	add.w	r3, r7, #10
 8008c12:	4619      	mov	r1, r3
 8008c14:	6978      	ldr	r0, [r7, #20]
 8008c16:	f000 f81b 	bl	8008c50 <USBD_GetNextDesc>
 8008c1a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	785b      	ldrb	r3, [r3, #1]
 8008c20:	2b05      	cmp	r3, #5
 8008c22:	d108      	bne.n	8008c36 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	789b      	ldrb	r3, [r3, #2]
 8008c2c:	78fa      	ldrb	r2, [r7, #3]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d008      	beq.n	8008c44 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008c32:	2300      	movs	r3, #0
 8008c34:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	885b      	ldrh	r3, [r3, #2]
 8008c3a:	b29a      	uxth	r2, r3
 8008c3c:	897b      	ldrh	r3, [r7, #10]
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d8e5      	bhi.n	8008c0e <USBD_GetEpDesc+0x2e>
 8008c42:	e000      	b.n	8008c46 <USBD_GetEpDesc+0x66>
          break;
 8008c44:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008c46:	693b      	ldr	r3, [r7, #16]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3718      	adds	r7, #24
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	881b      	ldrh	r3, [r3, #0]
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	7812      	ldrb	r2, [r2, #0]
 8008c66:	4413      	add	r3, r2
 8008c68:	b29a      	uxth	r2, r3
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	461a      	mov	r2, r3
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4413      	add	r3, r2
 8008c78:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3714      	adds	r7, #20
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b087      	sub	sp, #28
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	3301      	adds	r3, #1
 8008c9e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008ca6:	8a3b      	ldrh	r3, [r7, #16]
 8008ca8:	021b      	lsls	r3, r3, #8
 8008caa:	b21a      	sxth	r2, r3
 8008cac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	b21b      	sxth	r3, r3
 8008cb4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008cb6:	89fb      	ldrh	r3, [r7, #14]
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	371c      	adds	r7, #28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008cda:	2b40      	cmp	r3, #64	@ 0x40
 8008cdc:	d005      	beq.n	8008cea <USBD_StdDevReq+0x26>
 8008cde:	2b40      	cmp	r3, #64	@ 0x40
 8008ce0:	d857      	bhi.n	8008d92 <USBD_StdDevReq+0xce>
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d00f      	beq.n	8008d06 <USBD_StdDevReq+0x42>
 8008ce6:	2b20      	cmp	r3, #32
 8008ce8:	d153      	bne.n	8008d92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	32ae      	adds	r2, #174	@ 0xae
 8008cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	4798      	blx	r3
 8008d00:	4603      	mov	r3, r0
 8008d02:	73fb      	strb	r3, [r7, #15]
      break;
 8008d04:	e04a      	b.n	8008d9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	785b      	ldrb	r3, [r3, #1]
 8008d0a:	2b09      	cmp	r3, #9
 8008d0c:	d83b      	bhi.n	8008d86 <USBD_StdDevReq+0xc2>
 8008d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d14 <USBD_StdDevReq+0x50>)
 8008d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d14:	08008d69 	.word	0x08008d69
 8008d18:	08008d7d 	.word	0x08008d7d
 8008d1c:	08008d87 	.word	0x08008d87
 8008d20:	08008d73 	.word	0x08008d73
 8008d24:	08008d87 	.word	0x08008d87
 8008d28:	08008d47 	.word	0x08008d47
 8008d2c:	08008d3d 	.word	0x08008d3d
 8008d30:	08008d87 	.word	0x08008d87
 8008d34:	08008d5f 	.word	0x08008d5f
 8008d38:	08008d51 	.word	0x08008d51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d3c:	6839      	ldr	r1, [r7, #0]
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fa3e 	bl	80091c0 <USBD_GetDescriptor>
          break;
 8008d44:	e024      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d46:	6839      	ldr	r1, [r7, #0]
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 fba3 	bl	8009494 <USBD_SetAddress>
          break;
 8008d4e:	e01f      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008d50:	6839      	ldr	r1, [r7, #0]
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fbe2 	bl	800951c <USBD_SetConfig>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	73fb      	strb	r3, [r7, #15]
          break;
 8008d5c:	e018      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 fc85 	bl	8009670 <USBD_GetConfig>
          break;
 8008d66:	e013      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fcb6 	bl	80096dc <USBD_GetStatus>
          break;
 8008d70:	e00e      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008d72:	6839      	ldr	r1, [r7, #0]
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fce5 	bl	8009744 <USBD_SetFeature>
          break;
 8008d7a:	e009      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008d7c:	6839      	ldr	r1, [r7, #0]
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fd09 	bl	8009796 <USBD_ClrFeature>
          break;
 8008d84:	e004      	b.n	8008d90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 fd60 	bl	800984e <USBD_CtlError>
          break;
 8008d8e:	bf00      	nop
      }
      break;
 8008d90:	e004      	b.n	8008d9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008d92:	6839      	ldr	r1, [r7, #0]
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 fd5a 	bl	800984e <USBD_CtlError>
      break;
 8008d9a:	bf00      	nop
  }

  return ret;
 8008d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop

08008da8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008db2:	2300      	movs	r3, #0
 8008db4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008dbe:	2b40      	cmp	r3, #64	@ 0x40
 8008dc0:	d005      	beq.n	8008dce <USBD_StdItfReq+0x26>
 8008dc2:	2b40      	cmp	r3, #64	@ 0x40
 8008dc4:	d852      	bhi.n	8008e6c <USBD_StdItfReq+0xc4>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <USBD_StdItfReq+0x26>
 8008dca:	2b20      	cmp	r3, #32
 8008dcc:	d14e      	bne.n	8008e6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	d840      	bhi.n	8008e5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	889b      	ldrh	r3, [r3, #4]
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	2b01      	cmp	r3, #1
 8008de4:	d836      	bhi.n	8008e54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	889b      	ldrh	r3, [r3, #4]
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	4619      	mov	r1, r3
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7ff fedc 	bl	8008bac <USBD_CoreFindIF>
 8008df4:	4603      	mov	r3, r0
 8008df6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008df8:	7bbb      	ldrb	r3, [r7, #14]
 8008dfa:	2bff      	cmp	r3, #255	@ 0xff
 8008dfc:	d01d      	beq.n	8008e3a <USBD_StdItfReq+0x92>
 8008dfe:	7bbb      	ldrb	r3, [r7, #14]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d11a      	bne.n	8008e3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008e04:	7bba      	ldrb	r2, [r7, #14]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	32ae      	adds	r2, #174	@ 0xae
 8008e0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00f      	beq.n	8008e34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008e14:	7bba      	ldrb	r2, [r7, #14]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008e1c:	7bba      	ldrb	r2, [r7, #14]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	32ae      	adds	r2, #174	@ 0xae
 8008e22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	4798      	blx	r3
 8008e2e:	4603      	mov	r3, r0
 8008e30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e32:	e004      	b.n	8008e3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008e34:	2303      	movs	r3, #3
 8008e36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008e38:	e001      	b.n	8008e3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008e3a:	2303      	movs	r3, #3
 8008e3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	88db      	ldrh	r3, [r3, #6]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d110      	bne.n	8008e68 <USBD_StdItfReq+0xc0>
 8008e46:	7bfb      	ldrb	r3, [r7, #15]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d10d      	bne.n	8008e68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 fddc 	bl	8009a0a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e52:	e009      	b.n	8008e68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008e54:	6839      	ldr	r1, [r7, #0]
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 fcf9 	bl	800984e <USBD_CtlError>
          break;
 8008e5c:	e004      	b.n	8008e68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008e5e:	6839      	ldr	r1, [r7, #0]
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fcf4 	bl	800984e <USBD_CtlError>
          break;
 8008e66:	e000      	b.n	8008e6a <USBD_StdItfReq+0xc2>
          break;
 8008e68:	bf00      	nop
      }
      break;
 8008e6a:	e004      	b.n	8008e76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008e6c:	6839      	ldr	r1, [r7, #0]
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f000 fced 	bl	800984e <USBD_CtlError>
      break;
 8008e74:	bf00      	nop
  }

  return ret;
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	889b      	ldrh	r3, [r3, #4]
 8008e92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e9c:	2b40      	cmp	r3, #64	@ 0x40
 8008e9e:	d007      	beq.n	8008eb0 <USBD_StdEPReq+0x30>
 8008ea0:	2b40      	cmp	r3, #64	@ 0x40
 8008ea2:	f200 8181 	bhi.w	80091a8 <USBD_StdEPReq+0x328>
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d02a      	beq.n	8008f00 <USBD_StdEPReq+0x80>
 8008eaa:	2b20      	cmp	r3, #32
 8008eac:	f040 817c 	bne.w	80091a8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008eb0:	7bbb      	ldrb	r3, [r7, #14]
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f7ff fe86 	bl	8008bc6 <USBD_CoreFindEP>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ebe:	7b7b      	ldrb	r3, [r7, #13]
 8008ec0:	2bff      	cmp	r3, #255	@ 0xff
 8008ec2:	f000 8176 	beq.w	80091b2 <USBD_StdEPReq+0x332>
 8008ec6:	7b7b      	ldrb	r3, [r7, #13]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f040 8172 	bne.w	80091b2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008ece:	7b7a      	ldrb	r2, [r7, #13]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008ed6:	7b7a      	ldrb	r2, [r7, #13]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	32ae      	adds	r2, #174	@ 0xae
 8008edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f000 8165 	beq.w	80091b2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008ee8:	7b7a      	ldrb	r2, [r7, #13]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	32ae      	adds	r2, #174	@ 0xae
 8008eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	4798      	blx	r3
 8008efa:	4603      	mov	r3, r0
 8008efc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008efe:	e158      	b.n	80091b2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	785b      	ldrb	r3, [r3, #1]
 8008f04:	2b03      	cmp	r3, #3
 8008f06:	d008      	beq.n	8008f1a <USBD_StdEPReq+0x9a>
 8008f08:	2b03      	cmp	r3, #3
 8008f0a:	f300 8147 	bgt.w	800919c <USBD_StdEPReq+0x31c>
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f000 809b 	beq.w	800904a <USBD_StdEPReq+0x1ca>
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d03c      	beq.n	8008f92 <USBD_StdEPReq+0x112>
 8008f18:	e140      	b.n	800919c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d002      	beq.n	8008f2c <USBD_StdEPReq+0xac>
 8008f26:	2b03      	cmp	r3, #3
 8008f28:	d016      	beq.n	8008f58 <USBD_StdEPReq+0xd8>
 8008f2a:	e02c      	b.n	8008f86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f2c:	7bbb      	ldrb	r3, [r7, #14]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00d      	beq.n	8008f4e <USBD_StdEPReq+0xce>
 8008f32:	7bbb      	ldrb	r3, [r7, #14]
 8008f34:	2b80      	cmp	r3, #128	@ 0x80
 8008f36:	d00a      	beq.n	8008f4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f38:	7bbb      	ldrb	r3, [r7, #14]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f001 f95d 	bl	800a1fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f42:	2180      	movs	r1, #128	@ 0x80
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 f959 	bl	800a1fc <USBD_LL_StallEP>
 8008f4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f4c:	e020      	b.n	8008f90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008f4e:	6839      	ldr	r1, [r7, #0]
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f000 fc7c 	bl	800984e <USBD_CtlError>
              break;
 8008f56:	e01b      	b.n	8008f90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	885b      	ldrh	r3, [r3, #2]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d10e      	bne.n	8008f7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f60:	7bbb      	ldrb	r3, [r7, #14]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d00b      	beq.n	8008f7e <USBD_StdEPReq+0xfe>
 8008f66:	7bbb      	ldrb	r3, [r7, #14]
 8008f68:	2b80      	cmp	r3, #128	@ 0x80
 8008f6a:	d008      	beq.n	8008f7e <USBD_StdEPReq+0xfe>
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	88db      	ldrh	r3, [r3, #6]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d104      	bne.n	8008f7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f74:	7bbb      	ldrb	r3, [r7, #14]
 8008f76:	4619      	mov	r1, r3
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f001 f93f 	bl	800a1fc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 fd43 	bl	8009a0a <USBD_CtlSendStatus>

              break;
 8008f84:	e004      	b.n	8008f90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008f86:	6839      	ldr	r1, [r7, #0]
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fc60 	bl	800984e <USBD_CtlError>
              break;
 8008f8e:	bf00      	nop
          }
          break;
 8008f90:	e109      	b.n	80091a6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d002      	beq.n	8008fa4 <USBD_StdEPReq+0x124>
 8008f9e:	2b03      	cmp	r3, #3
 8008fa0:	d016      	beq.n	8008fd0 <USBD_StdEPReq+0x150>
 8008fa2:	e04b      	b.n	800903c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fa4:	7bbb      	ldrb	r3, [r7, #14]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d00d      	beq.n	8008fc6 <USBD_StdEPReq+0x146>
 8008faa:	7bbb      	ldrb	r3, [r7, #14]
 8008fac:	2b80      	cmp	r3, #128	@ 0x80
 8008fae:	d00a      	beq.n	8008fc6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fb0:	7bbb      	ldrb	r3, [r7, #14]
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f001 f921 	bl	800a1fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fba:	2180      	movs	r1, #128	@ 0x80
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f001 f91d 	bl	800a1fc <USBD_LL_StallEP>
 8008fc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fc4:	e040      	b.n	8009048 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008fc6:	6839      	ldr	r1, [r7, #0]
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 fc40 	bl	800984e <USBD_CtlError>
              break;
 8008fce:	e03b      	b.n	8009048 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	885b      	ldrh	r3, [r3, #2]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d136      	bne.n	8009046 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008fd8:	7bbb      	ldrb	r3, [r7, #14]
 8008fda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d004      	beq.n	8008fec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008fe2:	7bbb      	ldrb	r3, [r7, #14]
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f001 f927 	bl	800a23a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 fd0c 	bl	8009a0a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ff2:	7bbb      	ldrb	r3, [r7, #14]
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f7ff fde5 	bl	8008bc6 <USBD_CoreFindEP>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009000:	7b7b      	ldrb	r3, [r7, #13]
 8009002:	2bff      	cmp	r3, #255	@ 0xff
 8009004:	d01f      	beq.n	8009046 <USBD_StdEPReq+0x1c6>
 8009006:	7b7b      	ldrb	r3, [r7, #13]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d11c      	bne.n	8009046 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800900c:	7b7a      	ldrb	r2, [r7, #13]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009014:	7b7a      	ldrb	r2, [r7, #13]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	32ae      	adds	r2, #174	@ 0xae
 800901a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d010      	beq.n	8009046 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009024:	7b7a      	ldrb	r2, [r7, #13]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	32ae      	adds	r2, #174	@ 0xae
 800902a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	6839      	ldr	r1, [r7, #0]
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	4798      	blx	r3
 8009036:	4603      	mov	r3, r0
 8009038:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800903a:	e004      	b.n	8009046 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800903c:	6839      	ldr	r1, [r7, #0]
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 fc05 	bl	800984e <USBD_CtlError>
              break;
 8009044:	e000      	b.n	8009048 <USBD_StdEPReq+0x1c8>
              break;
 8009046:	bf00      	nop
          }
          break;
 8009048:	e0ad      	b.n	80091a6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b02      	cmp	r3, #2
 8009054:	d002      	beq.n	800905c <USBD_StdEPReq+0x1dc>
 8009056:	2b03      	cmp	r3, #3
 8009058:	d033      	beq.n	80090c2 <USBD_StdEPReq+0x242>
 800905a:	e099      	b.n	8009190 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800905c:	7bbb      	ldrb	r3, [r7, #14]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d007      	beq.n	8009072 <USBD_StdEPReq+0x1f2>
 8009062:	7bbb      	ldrb	r3, [r7, #14]
 8009064:	2b80      	cmp	r3, #128	@ 0x80
 8009066:	d004      	beq.n	8009072 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009068:	6839      	ldr	r1, [r7, #0]
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 fbef 	bl	800984e <USBD_CtlError>
                break;
 8009070:	e093      	b.n	800919a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009072:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009076:	2b00      	cmp	r3, #0
 8009078:	da0b      	bge.n	8009092 <USBD_StdEPReq+0x212>
 800907a:	7bbb      	ldrb	r3, [r7, #14]
 800907c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	3310      	adds	r3, #16
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	4413      	add	r3, r2
 800908e:	3304      	adds	r3, #4
 8009090:	e00b      	b.n	80090aa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009092:	7bbb      	ldrb	r3, [r7, #14]
 8009094:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009098:	4613      	mov	r3, r2
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	4413      	add	r3, r2
 800909e:	009b      	lsls	r3, r3, #2
 80090a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80090a4:	687a      	ldr	r2, [r7, #4]
 80090a6:	4413      	add	r3, r2
 80090a8:	3304      	adds	r3, #4
 80090aa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	2200      	movs	r2, #0
 80090b0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	330e      	adds	r3, #14
 80090b6:	2202      	movs	r2, #2
 80090b8:	4619      	mov	r1, r3
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fc44 	bl	8009948 <USBD_CtlSendData>
              break;
 80090c0:	e06b      	b.n	800919a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80090c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	da11      	bge.n	80090ee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80090ca:	7bbb      	ldrb	r3, [r7, #14]
 80090cc:	f003 020f 	and.w	r2, r3, #15
 80090d0:	6879      	ldr	r1, [r7, #4]
 80090d2:	4613      	mov	r3, r2
 80090d4:	009b      	lsls	r3, r3, #2
 80090d6:	4413      	add	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	440b      	add	r3, r1
 80090dc:	3323      	adds	r3, #35	@ 0x23
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d117      	bne.n	8009114 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80090e4:	6839      	ldr	r1, [r7, #0]
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 fbb1 	bl	800984e <USBD_CtlError>
                  break;
 80090ec:	e055      	b.n	800919a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80090ee:	7bbb      	ldrb	r3, [r7, #14]
 80090f0:	f003 020f 	and.w	r2, r3, #15
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	4613      	mov	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009104:	781b      	ldrb	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d104      	bne.n	8009114 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800910a:	6839      	ldr	r1, [r7, #0]
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fb9e 	bl	800984e <USBD_CtlError>
                  break;
 8009112:	e042      	b.n	800919a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009114:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009118:	2b00      	cmp	r3, #0
 800911a:	da0b      	bge.n	8009134 <USBD_StdEPReq+0x2b4>
 800911c:	7bbb      	ldrb	r3, [r7, #14]
 800911e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009122:	4613      	mov	r3, r2
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	4413      	add	r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	3310      	adds	r3, #16
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	4413      	add	r3, r2
 8009130:	3304      	adds	r3, #4
 8009132:	e00b      	b.n	800914c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009134:	7bbb      	ldrb	r3, [r7, #14]
 8009136:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800913a:	4613      	mov	r3, r2
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	4413      	add	r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	4413      	add	r3, r2
 800914a:	3304      	adds	r3, #4
 800914c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800914e:	7bbb      	ldrb	r3, [r7, #14]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <USBD_StdEPReq+0x2da>
 8009154:	7bbb      	ldrb	r3, [r7, #14]
 8009156:	2b80      	cmp	r3, #128	@ 0x80
 8009158:	d103      	bne.n	8009162 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	2200      	movs	r2, #0
 800915e:	739a      	strb	r2, [r3, #14]
 8009160:	e00e      	b.n	8009180 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009162:	7bbb      	ldrb	r3, [r7, #14]
 8009164:	4619      	mov	r1, r3
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f001 f886 	bl	800a278 <USBD_LL_IsStallEP>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d003      	beq.n	800917a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	2201      	movs	r2, #1
 8009176:	739a      	strb	r2, [r3, #14]
 8009178:	e002      	b.n	8009180 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	2200      	movs	r2, #0
 800917e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	330e      	adds	r3, #14
 8009184:	2202      	movs	r2, #2
 8009186:	4619      	mov	r1, r3
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 fbdd 	bl	8009948 <USBD_CtlSendData>
              break;
 800918e:	e004      	b.n	800919a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 fb5b 	bl	800984e <USBD_CtlError>
              break;
 8009198:	bf00      	nop
          }
          break;
 800919a:	e004      	b.n	80091a6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800919c:	6839      	ldr	r1, [r7, #0]
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f000 fb55 	bl	800984e <USBD_CtlError>
          break;
 80091a4:	bf00      	nop
      }
      break;
 80091a6:	e005      	b.n	80091b4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 fb4f 	bl	800984e <USBD_CtlError>
      break;
 80091b0:	e000      	b.n	80091b4 <USBD_StdEPReq+0x334>
      break;
 80091b2:	bf00      	nop
  }

  return ret;
 80091b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
	...

080091c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80091ca:	2300      	movs	r3, #0
 80091cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80091ce:	2300      	movs	r3, #0
 80091d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80091d2:	2300      	movs	r3, #0
 80091d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	885b      	ldrh	r3, [r3, #2]
 80091da:	0a1b      	lsrs	r3, r3, #8
 80091dc:	b29b      	uxth	r3, r3
 80091de:	3b01      	subs	r3, #1
 80091e0:	2b06      	cmp	r3, #6
 80091e2:	f200 8128 	bhi.w	8009436 <USBD_GetDescriptor+0x276>
 80091e6:	a201      	add	r2, pc, #4	@ (adr r2, 80091ec <USBD_GetDescriptor+0x2c>)
 80091e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ec:	08009209 	.word	0x08009209
 80091f0:	08009221 	.word	0x08009221
 80091f4:	08009261 	.word	0x08009261
 80091f8:	08009437 	.word	0x08009437
 80091fc:	08009437 	.word	0x08009437
 8009200:	080093d7 	.word	0x080093d7
 8009204:	08009403 	.word	0x08009403
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	7c12      	ldrb	r2, [r2, #16]
 8009214:	f107 0108 	add.w	r1, r7, #8
 8009218:	4610      	mov	r0, r2
 800921a:	4798      	blx	r3
 800921c:	60f8      	str	r0, [r7, #12]
      break;
 800921e:	e112      	b.n	8009446 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	7c1b      	ldrb	r3, [r3, #16]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d10d      	bne.n	8009244 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800922e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009230:	f107 0208 	add.w	r2, r7, #8
 8009234:	4610      	mov	r0, r2
 8009236:	4798      	blx	r3
 8009238:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	3301      	adds	r3, #1
 800923e:	2202      	movs	r2, #2
 8009240:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009242:	e100      	b.n	8009446 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800924a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924c:	f107 0208 	add.w	r2, r7, #8
 8009250:	4610      	mov	r0, r2
 8009252:	4798      	blx	r3
 8009254:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	3301      	adds	r3, #1
 800925a:	2202      	movs	r2, #2
 800925c:	701a      	strb	r2, [r3, #0]
      break;
 800925e:	e0f2      	b.n	8009446 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	885b      	ldrh	r3, [r3, #2]
 8009264:	b2db      	uxtb	r3, r3
 8009266:	2b05      	cmp	r3, #5
 8009268:	f200 80ac 	bhi.w	80093c4 <USBD_GetDescriptor+0x204>
 800926c:	a201      	add	r2, pc, #4	@ (adr r2, 8009274 <USBD_GetDescriptor+0xb4>)
 800926e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009272:	bf00      	nop
 8009274:	0800928d 	.word	0x0800928d
 8009278:	080092c1 	.word	0x080092c1
 800927c:	080092f5 	.word	0x080092f5
 8009280:	08009329 	.word	0x08009329
 8009284:	0800935d 	.word	0x0800935d
 8009288:	08009391 	.word	0x08009391
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00b      	beq.n	80092b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	7c12      	ldrb	r2, [r2, #16]
 80092a4:	f107 0108 	add.w	r1, r7, #8
 80092a8:	4610      	mov	r0, r2
 80092aa:	4798      	blx	r3
 80092ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092ae:	e091      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092b0:	6839      	ldr	r1, [r7, #0]
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 facb 	bl	800984e <USBD_CtlError>
            err++;
 80092b8:	7afb      	ldrb	r3, [r7, #11]
 80092ba:	3301      	adds	r3, #1
 80092bc:	72fb      	strb	r3, [r7, #11]
          break;
 80092be:	e089      	b.n	80093d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00b      	beq.n	80092e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	7c12      	ldrb	r2, [r2, #16]
 80092d8:	f107 0108 	add.w	r1, r7, #8
 80092dc:	4610      	mov	r0, r2
 80092de:	4798      	blx	r3
 80092e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092e2:	e077      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092e4:	6839      	ldr	r1, [r7, #0]
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 fab1 	bl	800984e <USBD_CtlError>
            err++;
 80092ec:	7afb      	ldrb	r3, [r7, #11]
 80092ee:	3301      	adds	r3, #1
 80092f0:	72fb      	strb	r3, [r7, #11]
          break;
 80092f2:	e06f      	b.n	80093d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00b      	beq.n	8009318 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	7c12      	ldrb	r2, [r2, #16]
 800930c:	f107 0108 	add.w	r1, r7, #8
 8009310:	4610      	mov	r0, r2
 8009312:	4798      	blx	r3
 8009314:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009316:	e05d      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009318:	6839      	ldr	r1, [r7, #0]
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 fa97 	bl	800984e <USBD_CtlError>
            err++;
 8009320:	7afb      	ldrb	r3, [r7, #11]
 8009322:	3301      	adds	r3, #1
 8009324:	72fb      	strb	r3, [r7, #11]
          break;
 8009326:	e055      	b.n	80093d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00b      	beq.n	800934c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	7c12      	ldrb	r2, [r2, #16]
 8009340:	f107 0108 	add.w	r1, r7, #8
 8009344:	4610      	mov	r0, r2
 8009346:	4798      	blx	r3
 8009348:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800934a:	e043      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800934c:	6839      	ldr	r1, [r7, #0]
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 fa7d 	bl	800984e <USBD_CtlError>
            err++;
 8009354:	7afb      	ldrb	r3, [r7, #11]
 8009356:	3301      	adds	r3, #1
 8009358:	72fb      	strb	r3, [r7, #11]
          break;
 800935a:	e03b      	b.n	80093d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009362:	695b      	ldr	r3, [r3, #20]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d00b      	beq.n	8009380 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800936e:	695b      	ldr	r3, [r3, #20]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	7c12      	ldrb	r2, [r2, #16]
 8009374:	f107 0108 	add.w	r1, r7, #8
 8009378:	4610      	mov	r0, r2
 800937a:	4798      	blx	r3
 800937c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800937e:	e029      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009380:	6839      	ldr	r1, [r7, #0]
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fa63 	bl	800984e <USBD_CtlError>
            err++;
 8009388:	7afb      	ldrb	r3, [r7, #11]
 800938a:	3301      	adds	r3, #1
 800938c:	72fb      	strb	r3, [r7, #11]
          break;
 800938e:	e021      	b.n	80093d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009396:	699b      	ldr	r3, [r3, #24]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d00b      	beq.n	80093b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	7c12      	ldrb	r2, [r2, #16]
 80093a8:	f107 0108 	add.w	r1, r7, #8
 80093ac:	4610      	mov	r0, r2
 80093ae:	4798      	blx	r3
 80093b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093b2:	e00f      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 fa49 	bl	800984e <USBD_CtlError>
            err++;
 80093bc:	7afb      	ldrb	r3, [r7, #11]
 80093be:	3301      	adds	r3, #1
 80093c0:	72fb      	strb	r3, [r7, #11]
          break;
 80093c2:	e007      	b.n	80093d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80093c4:	6839      	ldr	r1, [r7, #0]
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 fa41 	bl	800984e <USBD_CtlError>
          err++;
 80093cc:	7afb      	ldrb	r3, [r7, #11]
 80093ce:	3301      	adds	r3, #1
 80093d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80093d2:	bf00      	nop
      }
      break;
 80093d4:	e037      	b.n	8009446 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	7c1b      	ldrb	r3, [r3, #16]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d109      	bne.n	80093f2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093e6:	f107 0208 	add.w	r2, r7, #8
 80093ea:	4610      	mov	r0, r2
 80093ec:	4798      	blx	r3
 80093ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80093f0:	e029      	b.n	8009446 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fa2a 	bl	800984e <USBD_CtlError>
        err++;
 80093fa:	7afb      	ldrb	r3, [r7, #11]
 80093fc:	3301      	adds	r3, #1
 80093fe:	72fb      	strb	r3, [r7, #11]
      break;
 8009400:	e021      	b.n	8009446 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	7c1b      	ldrb	r3, [r3, #16]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d10d      	bne.n	8009426 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009412:	f107 0208 	add.w	r2, r7, #8
 8009416:	4610      	mov	r0, r2
 8009418:	4798      	blx	r3
 800941a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	3301      	adds	r3, #1
 8009420:	2207      	movs	r2, #7
 8009422:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009424:	e00f      	b.n	8009446 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fa10 	bl	800984e <USBD_CtlError>
        err++;
 800942e:	7afb      	ldrb	r3, [r7, #11]
 8009430:	3301      	adds	r3, #1
 8009432:	72fb      	strb	r3, [r7, #11]
      break;
 8009434:	e007      	b.n	8009446 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009436:	6839      	ldr	r1, [r7, #0]
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fa08 	bl	800984e <USBD_CtlError>
      err++;
 800943e:	7afb      	ldrb	r3, [r7, #11]
 8009440:	3301      	adds	r3, #1
 8009442:	72fb      	strb	r3, [r7, #11]
      break;
 8009444:	bf00      	nop
  }

  if (err != 0U)
 8009446:	7afb      	ldrb	r3, [r7, #11]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d11e      	bne.n	800948a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	88db      	ldrh	r3, [r3, #6]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d016      	beq.n	8009482 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009454:	893b      	ldrh	r3, [r7, #8]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00e      	beq.n	8009478 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	88da      	ldrh	r2, [r3, #6]
 800945e:	893b      	ldrh	r3, [r7, #8]
 8009460:	4293      	cmp	r3, r2
 8009462:	bf28      	it	cs
 8009464:	4613      	movcs	r3, r2
 8009466:	b29b      	uxth	r3, r3
 8009468:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800946a:	893b      	ldrh	r3, [r7, #8]
 800946c:	461a      	mov	r2, r3
 800946e:	68f9      	ldr	r1, [r7, #12]
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 fa69 	bl	8009948 <USBD_CtlSendData>
 8009476:	e009      	b.n	800948c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009478:	6839      	ldr	r1, [r7, #0]
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f9e7 	bl	800984e <USBD_CtlError>
 8009480:	e004      	b.n	800948c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 fac1 	bl	8009a0a <USBD_CtlSendStatus>
 8009488:	e000      	b.n	800948c <USBD_GetDescriptor+0x2cc>
    return;
 800948a:	bf00      	nop
  }
}
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop

08009494 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	889b      	ldrh	r3, [r3, #4]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d131      	bne.n	800950a <USBD_SetAddress+0x76>
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	88db      	ldrh	r3, [r3, #6]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d12d      	bne.n	800950a <USBD_SetAddress+0x76>
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	885b      	ldrh	r3, [r3, #2]
 80094b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80094b4:	d829      	bhi.n	800950a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	885b      	ldrh	r3, [r3, #2]
 80094ba:	b2db      	uxtb	r3, r3
 80094bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d104      	bne.n	80094d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80094ce:	6839      	ldr	r1, [r7, #0]
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f9bc 	bl	800984e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094d6:	e01d      	b.n	8009514 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	7bfa      	ldrb	r2, [r7, #15]
 80094dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	4619      	mov	r1, r3
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 fef3 	bl	800a2d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fa8d 	bl	8009a0a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80094f0:	7bfb      	ldrb	r3, [r7, #15]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d004      	beq.n	8009500 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2202      	movs	r2, #2
 80094fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094fe:	e009      	b.n	8009514 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009508:	e004      	b.n	8009514 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800950a:	6839      	ldr	r1, [r7, #0]
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f99e 	bl	800984e <USBD_CtlError>
  }
}
 8009512:	bf00      	nop
 8009514:	bf00      	nop
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009526:	2300      	movs	r3, #0
 8009528:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	885b      	ldrh	r3, [r3, #2]
 800952e:	b2da      	uxtb	r2, r3
 8009530:	4b4e      	ldr	r3, [pc, #312]	@ (800966c <USBD_SetConfig+0x150>)
 8009532:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009534:	4b4d      	ldr	r3, [pc, #308]	@ (800966c <USBD_SetConfig+0x150>)
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	2b01      	cmp	r3, #1
 800953a:	d905      	bls.n	8009548 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800953c:	6839      	ldr	r1, [r7, #0]
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f985 	bl	800984e <USBD_CtlError>
    return USBD_FAIL;
 8009544:	2303      	movs	r3, #3
 8009546:	e08c      	b.n	8009662 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b02      	cmp	r3, #2
 8009552:	d002      	beq.n	800955a <USBD_SetConfig+0x3e>
 8009554:	2b03      	cmp	r3, #3
 8009556:	d029      	beq.n	80095ac <USBD_SetConfig+0x90>
 8009558:	e075      	b.n	8009646 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800955a:	4b44      	ldr	r3, [pc, #272]	@ (800966c <USBD_SetConfig+0x150>)
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d020      	beq.n	80095a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009562:	4b42      	ldr	r3, [pc, #264]	@ (800966c <USBD_SetConfig+0x150>)
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	461a      	mov	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800956c:	4b3f      	ldr	r3, [pc, #252]	@ (800966c <USBD_SetConfig+0x150>)
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	4619      	mov	r1, r3
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f7fe ffcf 	bl	8008516 <USBD_SetClassConfig>
 8009578:	4603      	mov	r3, r0
 800957a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800957c:	7bfb      	ldrb	r3, [r7, #15]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d008      	beq.n	8009594 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 f962 	bl	800984e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2202      	movs	r2, #2
 800958e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009592:	e065      	b.n	8009660 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f000 fa38 	bl	8009a0a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2203      	movs	r2, #3
 800959e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80095a2:	e05d      	b.n	8009660 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 fa30 	bl	8009a0a <USBD_CtlSendStatus>
      break;
 80095aa:	e059      	b.n	8009660 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80095ac:	4b2f      	ldr	r3, [pc, #188]	@ (800966c <USBD_SetConfig+0x150>)
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d112      	bne.n	80095da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2202      	movs	r2, #2
 80095b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80095bc:	4b2b      	ldr	r3, [pc, #172]	@ (800966c <USBD_SetConfig+0x150>)
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	461a      	mov	r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80095c6:	4b29      	ldr	r3, [pc, #164]	@ (800966c <USBD_SetConfig+0x150>)
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	4619      	mov	r1, r3
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7fe ffbe 	bl	800854e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fa19 	bl	8009a0a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80095d8:	e042      	b.n	8009660 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80095da:	4b24      	ldr	r3, [pc, #144]	@ (800966c <USBD_SetConfig+0x150>)
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	461a      	mov	r2, r3
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d02a      	beq.n	800963e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	4619      	mov	r1, r3
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f7fe ffac 	bl	800854e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80095f6:	4b1d      	ldr	r3, [pc, #116]	@ (800966c <USBD_SetConfig+0x150>)
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	461a      	mov	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009600:	4b1a      	ldr	r3, [pc, #104]	@ (800966c <USBD_SetConfig+0x150>)
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	4619      	mov	r1, r3
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f7fe ff85 	bl	8008516 <USBD_SetClassConfig>
 800960c:	4603      	mov	r3, r0
 800960e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009610:	7bfb      	ldrb	r3, [r7, #15]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00f      	beq.n	8009636 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009616:	6839      	ldr	r1, [r7, #0]
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 f918 	bl	800984e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	b2db      	uxtb	r3, r3
 8009624:	4619      	mov	r1, r3
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f7fe ff91 	bl	800854e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2202      	movs	r2, #2
 8009630:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009634:	e014      	b.n	8009660 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 f9e7 	bl	8009a0a <USBD_CtlSendStatus>
      break;
 800963c:	e010      	b.n	8009660 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 f9e3 	bl	8009a0a <USBD_CtlSendStatus>
      break;
 8009644:	e00c      	b.n	8009660 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009646:	6839      	ldr	r1, [r7, #0]
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 f900 	bl	800984e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800964e:	4b07      	ldr	r3, [pc, #28]	@ (800966c <USBD_SetConfig+0x150>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7fe ff7a 	bl	800854e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800965a:	2303      	movs	r3, #3
 800965c:	73fb      	strb	r3, [r7, #15]
      break;
 800965e:	bf00      	nop
  }

  return ret;
 8009660:	7bfb      	ldrb	r3, [r7, #15]
}
 8009662:	4618      	mov	r0, r3
 8009664:	3710      	adds	r7, #16
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	2000036c 	.word	0x2000036c

08009670 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	88db      	ldrh	r3, [r3, #6]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d004      	beq.n	800968c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009682:	6839      	ldr	r1, [r7, #0]
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 f8e2 	bl	800984e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800968a:	e023      	b.n	80096d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009692:	b2db      	uxtb	r3, r3
 8009694:	2b02      	cmp	r3, #2
 8009696:	dc02      	bgt.n	800969e <USBD_GetConfig+0x2e>
 8009698:	2b00      	cmp	r3, #0
 800969a:	dc03      	bgt.n	80096a4 <USBD_GetConfig+0x34>
 800969c:	e015      	b.n	80096ca <USBD_GetConfig+0x5a>
 800969e:	2b03      	cmp	r3, #3
 80096a0:	d00b      	beq.n	80096ba <USBD_GetConfig+0x4a>
 80096a2:	e012      	b.n	80096ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	3308      	adds	r3, #8
 80096ae:	2201      	movs	r2, #1
 80096b0:	4619      	mov	r1, r3
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 f948 	bl	8009948 <USBD_CtlSendData>
        break;
 80096b8:	e00c      	b.n	80096d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	3304      	adds	r3, #4
 80096be:	2201      	movs	r2, #1
 80096c0:	4619      	mov	r1, r3
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f940 	bl	8009948 <USBD_CtlSendData>
        break;
 80096c8:	e004      	b.n	80096d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80096ca:	6839      	ldr	r1, [r7, #0]
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f000 f8be 	bl	800984e <USBD_CtlError>
        break;
 80096d2:	bf00      	nop
}
 80096d4:	bf00      	nop
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	3b01      	subs	r3, #1
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d81e      	bhi.n	8009732 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	88db      	ldrh	r3, [r3, #6]
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d004      	beq.n	8009706 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f8a5 	bl	800984e <USBD_CtlError>
        break;
 8009704:	e01a      	b.n	800973c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2201      	movs	r2, #1
 800970a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009712:	2b00      	cmp	r3, #0
 8009714:	d005      	beq.n	8009722 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68db      	ldr	r3, [r3, #12]
 800971a:	f043 0202 	orr.w	r2, r3, #2
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	330c      	adds	r3, #12
 8009726:	2202      	movs	r2, #2
 8009728:	4619      	mov	r1, r3
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 f90c 	bl	8009948 <USBD_CtlSendData>
      break;
 8009730:	e004      	b.n	800973c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009732:	6839      	ldr	r1, [r7, #0]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 f88a 	bl	800984e <USBD_CtlError>
      break;
 800973a:	bf00      	nop
  }
}
 800973c:	bf00      	nop
 800973e:	3708      	adds	r7, #8
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}

08009744 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b082      	sub	sp, #8
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	885b      	ldrh	r3, [r3, #2]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d107      	bne.n	8009766 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2201      	movs	r2, #1
 800975a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f953 	bl	8009a0a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009764:	e013      	b.n	800978e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	885b      	ldrh	r3, [r3, #2]
 800976a:	2b02      	cmp	r3, #2
 800976c:	d10b      	bne.n	8009786 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	889b      	ldrh	r3, [r3, #4]
 8009772:	0a1b      	lsrs	r3, r3, #8
 8009774:	b29b      	uxth	r3, r3
 8009776:	b2da      	uxtb	r2, r3
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 f943 	bl	8009a0a <USBD_CtlSendStatus>
}
 8009784:	e003      	b.n	800978e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009786:	6839      	ldr	r1, [r7, #0]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 f860 	bl	800984e <USBD_CtlError>
}
 800978e:	bf00      	nop
 8009790:	3708      	adds	r7, #8
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}

08009796 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009796:	b580      	push	{r7, lr}
 8009798:	b082      	sub	sp, #8
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
 800979e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	3b01      	subs	r3, #1
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d80b      	bhi.n	80097c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	885b      	ldrh	r3, [r3, #2]
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d10c      	bne.n	80097d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f923 	bl	8009a0a <USBD_CtlSendStatus>
      }
      break;
 80097c4:	e004      	b.n	80097d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80097c6:	6839      	ldr	r1, [r7, #0]
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f840 	bl	800984e <USBD_CtlError>
      break;
 80097ce:	e000      	b.n	80097d2 <USBD_ClrFeature+0x3c>
      break;
 80097d0:	bf00      	nop
  }
}
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b084      	sub	sp, #16
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	781a      	ldrb	r2, [r3, #0]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	3301      	adds	r3, #1
 80097f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	781a      	ldrb	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	3301      	adds	r3, #1
 8009802:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009804:	68f8      	ldr	r0, [r7, #12]
 8009806:	f7ff fa3f 	bl	8008c88 <SWAPBYTE>
 800980a:	4603      	mov	r3, r0
 800980c:	461a      	mov	r2, r3
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	3301      	adds	r3, #1
 8009816:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	3301      	adds	r3, #1
 800981c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	f7ff fa32 	bl	8008c88 <SWAPBYTE>
 8009824:	4603      	mov	r3, r0
 8009826:	461a      	mov	r2, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	3301      	adds	r3, #1
 8009830:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	3301      	adds	r3, #1
 8009836:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f7ff fa25 	bl	8008c88 <SWAPBYTE>
 800983e:	4603      	mov	r3, r0
 8009840:	461a      	mov	r2, r3
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	80da      	strh	r2, [r3, #6]
}
 8009846:	bf00      	nop
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b082      	sub	sp, #8
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009858:	2180      	movs	r1, #128	@ 0x80
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fcce 	bl	800a1fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009860:	2100      	movs	r1, #0
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 fcca 	bl	800a1fc <USBD_LL_StallEP>
}
 8009868:	bf00      	nop
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b086      	sub	sp, #24
 8009874:	af00      	add	r7, sp, #0
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800987c:	2300      	movs	r3, #0
 800987e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2b00      	cmp	r3, #0
 8009884:	d042      	beq.n	800990c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800988a:	6938      	ldr	r0, [r7, #16]
 800988c:	f000 f842 	bl	8009914 <USBD_GetLen>
 8009890:	4603      	mov	r3, r0
 8009892:	3301      	adds	r3, #1
 8009894:	005b      	lsls	r3, r3, #1
 8009896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800989a:	d808      	bhi.n	80098ae <USBD_GetString+0x3e>
 800989c:	6938      	ldr	r0, [r7, #16]
 800989e:	f000 f839 	bl	8009914 <USBD_GetLen>
 80098a2:	4603      	mov	r3, r0
 80098a4:	3301      	adds	r3, #1
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	005b      	lsls	r3, r3, #1
 80098aa:	b29a      	uxth	r2, r3
 80098ac:	e001      	b.n	80098b2 <USBD_GetString+0x42>
 80098ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80098b6:	7dfb      	ldrb	r3, [r7, #23]
 80098b8:	68ba      	ldr	r2, [r7, #8]
 80098ba:	4413      	add	r3, r2
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	7812      	ldrb	r2, [r2, #0]
 80098c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80098c2:	7dfb      	ldrb	r3, [r7, #23]
 80098c4:	3301      	adds	r3, #1
 80098c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80098c8:	7dfb      	ldrb	r3, [r7, #23]
 80098ca:	68ba      	ldr	r2, [r7, #8]
 80098cc:	4413      	add	r3, r2
 80098ce:	2203      	movs	r2, #3
 80098d0:	701a      	strb	r2, [r3, #0]
  idx++;
 80098d2:	7dfb      	ldrb	r3, [r7, #23]
 80098d4:	3301      	adds	r3, #1
 80098d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80098d8:	e013      	b.n	8009902 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80098da:	7dfb      	ldrb	r3, [r7, #23]
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	4413      	add	r3, r2
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	7812      	ldrb	r2, [r2, #0]
 80098e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	3301      	adds	r3, #1
 80098ea:	613b      	str	r3, [r7, #16]
    idx++;
 80098ec:	7dfb      	ldrb	r3, [r7, #23]
 80098ee:	3301      	adds	r3, #1
 80098f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80098f2:	7dfb      	ldrb	r3, [r7, #23]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	4413      	add	r3, r2
 80098f8:	2200      	movs	r2, #0
 80098fa:	701a      	strb	r2, [r3, #0]
    idx++;
 80098fc:	7dfb      	ldrb	r3, [r7, #23]
 80098fe:	3301      	adds	r3, #1
 8009900:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e7      	bne.n	80098da <USBD_GetString+0x6a>
 800990a:	e000      	b.n	800990e <USBD_GetString+0x9e>
    return;
 800990c:	bf00      	nop
  }
}
 800990e:	3718      	adds	r7, #24
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800991c:	2300      	movs	r3, #0
 800991e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009924:	e005      	b.n	8009932 <USBD_GetLen+0x1e>
  {
    len++;
 8009926:	7bfb      	ldrb	r3, [r7, #15]
 8009928:	3301      	adds	r3, #1
 800992a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	3301      	adds	r3, #1
 8009930:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1f5      	bne.n	8009926 <USBD_GetLen+0x12>
  }

  return len;
 800993a:	7bfb      	ldrb	r3, [r7, #15]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2202      	movs	r2, #2
 8009958:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	68ba      	ldr	r2, [r7, #8]
 8009966:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	2100      	movs	r1, #0
 8009974:	68f8      	ldr	r0, [r7, #12]
 8009976:	f000 fcca 	bl	800a30e <USBD_LL_Transmit>

  return USBD_OK;
 800997a:	2300      	movs	r3, #0
}
 800997c:	4618      	mov	r0, r3
 800997e:	3710      	adds	r7, #16
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}

08009984 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	68ba      	ldr	r2, [r7, #8]
 8009994:	2100      	movs	r1, #0
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f000 fcb9 	bl	800a30e <USBD_LL_Transmit>

  return USBD_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	60f8      	str	r0, [r7, #12]
 80099ae:	60b9      	str	r1, [r7, #8]
 80099b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	2203      	movs	r2, #3
 80099b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	687a      	ldr	r2, [r7, #4]
 80099be:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	68ba      	ldr	r2, [r7, #8]
 80099d6:	2100      	movs	r1, #0
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f000 fcb9 	bl	800a350 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80099de:	2300      	movs	r3, #0
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3710      	adds	r7, #16
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b084      	sub	sp, #16
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	68ba      	ldr	r2, [r7, #8]
 80099f8:	2100      	movs	r1, #0
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 fca8 	bl	800a350 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3710      	adds	r7, #16
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b082      	sub	sp, #8
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2204      	movs	r2, #4
 8009a16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2100      	movs	r1, #0
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fc74 	bl	800a30e <USBD_LL_Transmit>

  return USBD_OK;
 8009a26:	2300      	movs	r3, #0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3708      	adds	r7, #8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b082      	sub	sp, #8
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2205      	movs	r2, #5
 8009a3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a40:	2300      	movs	r3, #0
 8009a42:	2200      	movs	r2, #0
 8009a44:	2100      	movs	r1, #0
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fc82 	bl	800a350 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009a4c:	2300      	movs	r3, #0
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3708      	adds	r7, #8
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
	...

08009a58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	4912      	ldr	r1, [pc, #72]	@ (8009aa8 <MX_USB_DEVICE_Init+0x50>)
 8009a60:	4812      	ldr	r0, [pc, #72]	@ (8009aac <MX_USB_DEVICE_Init+0x54>)
 8009a62:	f7fe fcdb 	bl	800841c <USBD_Init>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d001      	beq.n	8009a70 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009a6c:	f7f6 ff5a 	bl	8000924 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009a70:	490f      	ldr	r1, [pc, #60]	@ (8009ab0 <MX_USB_DEVICE_Init+0x58>)
 8009a72:	480e      	ldr	r0, [pc, #56]	@ (8009aac <MX_USB_DEVICE_Init+0x54>)
 8009a74:	f7fe fd02 	bl	800847c <USBD_RegisterClass>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d001      	beq.n	8009a82 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009a7e:	f7f6 ff51 	bl	8000924 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009a82:	490c      	ldr	r1, [pc, #48]	@ (8009ab4 <MX_USB_DEVICE_Init+0x5c>)
 8009a84:	4809      	ldr	r0, [pc, #36]	@ (8009aac <MX_USB_DEVICE_Init+0x54>)
 8009a86:	f7fe fc39 	bl	80082fc <USBD_CDC_RegisterInterface>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d001      	beq.n	8009a94 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009a90:	f7f6 ff48 	bl	8000924 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009a94:	4805      	ldr	r0, [pc, #20]	@ (8009aac <MX_USB_DEVICE_Init+0x54>)
 8009a96:	f7fe fd27 	bl	80084e8 <USBD_Start>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d001      	beq.n	8009aa4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009aa0:	f7f6 ff40 	bl	8000924 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009aa4:	bf00      	nop
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	200000ac 	.word	0x200000ac
 8009aac:	20000370 	.word	0x20000370
 8009ab0:	20000018 	.word	0x20000018
 8009ab4:	20000098 	.word	0x20000098

08009ab8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009abc:	2200      	movs	r2, #0
 8009abe:	4905      	ldr	r1, [pc, #20]	@ (8009ad4 <CDC_Init_FS+0x1c>)
 8009ac0:	4805      	ldr	r0, [pc, #20]	@ (8009ad8 <CDC_Init_FS+0x20>)
 8009ac2:	f7fe fc35 	bl	8008330 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009ac6:	4905      	ldr	r1, [pc, #20]	@ (8009adc <CDC_Init_FS+0x24>)
 8009ac8:	4803      	ldr	r0, [pc, #12]	@ (8009ad8 <CDC_Init_FS+0x20>)
 8009aca:	f7fe fc53 	bl	8008374 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009ace:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	20000e4c 	.word	0x20000e4c
 8009ad8:	20000370 	.word	0x20000370
 8009adc:	2000064c 	.word	0x2000064c

08009ae0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009ae4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	4603      	mov	r3, r0
 8009af8:	6039      	str	r1, [r7, #0]
 8009afa:	71fb      	strb	r3, [r7, #7]
 8009afc:	4613      	mov	r3, r2
 8009afe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009b00:	79fb      	ldrb	r3, [r7, #7]
 8009b02:	2b23      	cmp	r3, #35	@ 0x23
 8009b04:	d84a      	bhi.n	8009b9c <CDC_Control_FS+0xac>
 8009b06:	a201      	add	r2, pc, #4	@ (adr r2, 8009b0c <CDC_Control_FS+0x1c>)
 8009b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0c:	08009b9d 	.word	0x08009b9d
 8009b10:	08009b9d 	.word	0x08009b9d
 8009b14:	08009b9d 	.word	0x08009b9d
 8009b18:	08009b9d 	.word	0x08009b9d
 8009b1c:	08009b9d 	.word	0x08009b9d
 8009b20:	08009b9d 	.word	0x08009b9d
 8009b24:	08009b9d 	.word	0x08009b9d
 8009b28:	08009b9d 	.word	0x08009b9d
 8009b2c:	08009b9d 	.word	0x08009b9d
 8009b30:	08009b9d 	.word	0x08009b9d
 8009b34:	08009b9d 	.word	0x08009b9d
 8009b38:	08009b9d 	.word	0x08009b9d
 8009b3c:	08009b9d 	.word	0x08009b9d
 8009b40:	08009b9d 	.word	0x08009b9d
 8009b44:	08009b9d 	.word	0x08009b9d
 8009b48:	08009b9d 	.word	0x08009b9d
 8009b4c:	08009b9d 	.word	0x08009b9d
 8009b50:	08009b9d 	.word	0x08009b9d
 8009b54:	08009b9d 	.word	0x08009b9d
 8009b58:	08009b9d 	.word	0x08009b9d
 8009b5c:	08009b9d 	.word	0x08009b9d
 8009b60:	08009b9d 	.word	0x08009b9d
 8009b64:	08009b9d 	.word	0x08009b9d
 8009b68:	08009b9d 	.word	0x08009b9d
 8009b6c:	08009b9d 	.word	0x08009b9d
 8009b70:	08009b9d 	.word	0x08009b9d
 8009b74:	08009b9d 	.word	0x08009b9d
 8009b78:	08009b9d 	.word	0x08009b9d
 8009b7c:	08009b9d 	.word	0x08009b9d
 8009b80:	08009b9d 	.word	0x08009b9d
 8009b84:	08009b9d 	.word	0x08009b9d
 8009b88:	08009b9d 	.word	0x08009b9d
 8009b8c:	08009b9d 	.word	0x08009b9d
 8009b90:	08009b9d 	.word	0x08009b9d
 8009b94:	08009b9d 	.word	0x08009b9d
 8009b98:	08009b9d 	.word	0x08009b9d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009b9c:	bf00      	nop
  }

  return (USBD_OK);
 8009b9e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b082      	sub	sp, #8
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009bb6:	6879      	ldr	r1, [r7, #4]
 8009bb8:	4805      	ldr	r0, [pc, #20]	@ (8009bd0 <CDC_Receive_FS+0x24>)
 8009bba:	f7fe fbdb 	bl	8008374 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009bbe:	4804      	ldr	r0, [pc, #16]	@ (8009bd0 <CDC_Receive_FS+0x24>)
 8009bc0:	f7fe fbf6 	bl	80083b0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009bc4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	20000370 	.word	0x20000370

08009bd4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009bd4:	b480      	push	{r7}
 8009bd6:	b087      	sub	sp, #28
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	4613      	mov	r3, r2
 8009be0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009be6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
	...

08009bf8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	4603      	mov	r3, r0
 8009c00:	6039      	str	r1, [r7, #0]
 8009c02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	2212      	movs	r2, #18
 8009c08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009c0a:	4b03      	ldr	r3, [pc, #12]	@ (8009c18 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr
 8009c18:	200000c8 	.word	0x200000c8

08009c1c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	4603      	mov	r3, r0
 8009c24:	6039      	str	r1, [r7, #0]
 8009c26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	2204      	movs	r2, #4
 8009c2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009c2e:	4b03      	ldr	r3, [pc, #12]	@ (8009c3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	370c      	adds	r7, #12
 8009c34:	46bd      	mov	sp, r7
 8009c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3a:	4770      	bx	lr
 8009c3c:	200000dc 	.word	0x200000dc

08009c40 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	4603      	mov	r3, r0
 8009c48:	6039      	str	r1, [r7, #0]
 8009c4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c4c:	79fb      	ldrb	r3, [r7, #7]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d105      	bne.n	8009c5e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009c52:	683a      	ldr	r2, [r7, #0]
 8009c54:	4907      	ldr	r1, [pc, #28]	@ (8009c74 <USBD_FS_ProductStrDescriptor+0x34>)
 8009c56:	4808      	ldr	r0, [pc, #32]	@ (8009c78 <USBD_FS_ProductStrDescriptor+0x38>)
 8009c58:	f7ff fe0a 	bl	8009870 <USBD_GetString>
 8009c5c:	e004      	b.n	8009c68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009c5e:	683a      	ldr	r2, [r7, #0]
 8009c60:	4904      	ldr	r1, [pc, #16]	@ (8009c74 <USBD_FS_ProductStrDescriptor+0x34>)
 8009c62:	4805      	ldr	r0, [pc, #20]	@ (8009c78 <USBD_FS_ProductStrDescriptor+0x38>)
 8009c64:	f7ff fe04 	bl	8009870 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c68:	4b02      	ldr	r3, [pc, #8]	@ (8009c74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3708      	adds	r7, #8
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	2000164c 	.word	0x2000164c
 8009c78:	0800a4b0 	.word	0x0800a4b0

08009c7c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b082      	sub	sp, #8
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	4603      	mov	r3, r0
 8009c84:	6039      	str	r1, [r7, #0]
 8009c86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009c88:	683a      	ldr	r2, [r7, #0]
 8009c8a:	4904      	ldr	r1, [pc, #16]	@ (8009c9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009c8c:	4804      	ldr	r0, [pc, #16]	@ (8009ca0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009c8e:	f7ff fdef 	bl	8009870 <USBD_GetString>
  return USBD_StrDesc;
 8009c92:	4b02      	ldr	r3, [pc, #8]	@ (8009c9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3708      	adds	r7, #8
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	2000164c 	.word	0x2000164c
 8009ca0:	0800a4c8 	.word	0x0800a4c8

08009ca4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	4603      	mov	r3, r0
 8009cac:	6039      	str	r1, [r7, #0]
 8009cae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	221a      	movs	r2, #26
 8009cb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009cb6:	f000 f843 	bl	8009d40 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009cba:	4b02      	ldr	r3, [pc, #8]	@ (8009cc4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3708      	adds	r7, #8
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	200000e0 	.word	0x200000e0

08009cc8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	4603      	mov	r3, r0
 8009cd0:	6039      	str	r1, [r7, #0]
 8009cd2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009cd4:	79fb      	ldrb	r3, [r7, #7]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d105      	bne.n	8009ce6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009cda:	683a      	ldr	r2, [r7, #0]
 8009cdc:	4907      	ldr	r1, [pc, #28]	@ (8009cfc <USBD_FS_ConfigStrDescriptor+0x34>)
 8009cde:	4808      	ldr	r0, [pc, #32]	@ (8009d00 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009ce0:	f7ff fdc6 	bl	8009870 <USBD_GetString>
 8009ce4:	e004      	b.n	8009cf0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009ce6:	683a      	ldr	r2, [r7, #0]
 8009ce8:	4904      	ldr	r1, [pc, #16]	@ (8009cfc <USBD_FS_ConfigStrDescriptor+0x34>)
 8009cea:	4805      	ldr	r0, [pc, #20]	@ (8009d00 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009cec:	f7ff fdc0 	bl	8009870 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009cf0:	4b02      	ldr	r3, [pc, #8]	@ (8009cfc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3708      	adds	r7, #8
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	2000164c 	.word	0x2000164c
 8009d00:	0800a4dc 	.word	0x0800a4dc

08009d04 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	6039      	str	r1, [r7, #0]
 8009d0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009d10:	79fb      	ldrb	r3, [r7, #7]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d105      	bne.n	8009d22 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009d16:	683a      	ldr	r2, [r7, #0]
 8009d18:	4907      	ldr	r1, [pc, #28]	@ (8009d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009d1a:	4808      	ldr	r0, [pc, #32]	@ (8009d3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009d1c:	f7ff fda8 	bl	8009870 <USBD_GetString>
 8009d20:	e004      	b.n	8009d2c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009d22:	683a      	ldr	r2, [r7, #0]
 8009d24:	4904      	ldr	r1, [pc, #16]	@ (8009d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009d26:	4805      	ldr	r0, [pc, #20]	@ (8009d3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009d28:	f7ff fda2 	bl	8009870 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d2c:	4b02      	ldr	r3, [pc, #8]	@ (8009d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
 8009d36:	bf00      	nop
 8009d38:	2000164c 	.word	0x2000164c
 8009d3c:	0800a4e8 	.word	0x0800a4e8

08009d40 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b084      	sub	sp, #16
 8009d44:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009d46:	4b0f      	ldr	r3, [pc, #60]	@ (8009d84 <Get_SerialNum+0x44>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d88 <Get_SerialNum+0x48>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009d52:	4b0e      	ldr	r3, [pc, #56]	@ (8009d8c <Get_SerialNum+0x4c>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4413      	add	r3, r2
 8009d5e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d009      	beq.n	8009d7a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009d66:	2208      	movs	r2, #8
 8009d68:	4909      	ldr	r1, [pc, #36]	@ (8009d90 <Get_SerialNum+0x50>)
 8009d6a:	68f8      	ldr	r0, [r7, #12]
 8009d6c:	f000 f814 	bl	8009d98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009d70:	2204      	movs	r2, #4
 8009d72:	4908      	ldr	r1, [pc, #32]	@ (8009d94 <Get_SerialNum+0x54>)
 8009d74:	68b8      	ldr	r0, [r7, #8]
 8009d76:	f000 f80f 	bl	8009d98 <IntToUnicode>
  }
}
 8009d7a:	bf00      	nop
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	1fff7a10 	.word	0x1fff7a10
 8009d88:	1fff7a14 	.word	0x1fff7a14
 8009d8c:	1fff7a18 	.word	0x1fff7a18
 8009d90:	200000e2 	.word	0x200000e2
 8009d94:	200000f2 	.word	0x200000f2

08009d98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b087      	sub	sp, #28
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	4613      	mov	r3, r2
 8009da4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009da6:	2300      	movs	r3, #0
 8009da8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009daa:	2300      	movs	r3, #0
 8009dac:	75fb      	strb	r3, [r7, #23]
 8009dae:	e027      	b.n	8009e00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	0f1b      	lsrs	r3, r3, #28
 8009db4:	2b09      	cmp	r3, #9
 8009db6:	d80b      	bhi.n	8009dd0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	0f1b      	lsrs	r3, r3, #28
 8009dbc:	b2da      	uxtb	r2, r3
 8009dbe:	7dfb      	ldrb	r3, [r7, #23]
 8009dc0:	005b      	lsls	r3, r3, #1
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	440b      	add	r3, r1
 8009dc8:	3230      	adds	r2, #48	@ 0x30
 8009dca:	b2d2      	uxtb	r2, r2
 8009dcc:	701a      	strb	r2, [r3, #0]
 8009dce:	e00a      	b.n	8009de6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	0f1b      	lsrs	r3, r3, #28
 8009dd4:	b2da      	uxtb	r2, r3
 8009dd6:	7dfb      	ldrb	r3, [r7, #23]
 8009dd8:	005b      	lsls	r3, r3, #1
 8009dda:	4619      	mov	r1, r3
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	440b      	add	r3, r1
 8009de0:	3237      	adds	r2, #55	@ 0x37
 8009de2:	b2d2      	uxtb	r2, r2
 8009de4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	011b      	lsls	r3, r3, #4
 8009dea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009dec:	7dfb      	ldrb	r3, [r7, #23]
 8009dee:	005b      	lsls	r3, r3, #1
 8009df0:	3301      	adds	r3, #1
 8009df2:	68ba      	ldr	r2, [r7, #8]
 8009df4:	4413      	add	r3, r2
 8009df6:	2200      	movs	r2, #0
 8009df8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009dfa:	7dfb      	ldrb	r3, [r7, #23]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	75fb      	strb	r3, [r7, #23]
 8009e00:	7dfa      	ldrb	r2, [r7, #23]
 8009e02:	79fb      	ldrb	r3, [r7, #7]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d3d3      	bcc.n	8009db0 <IntToUnicode+0x18>
  }
}
 8009e08:	bf00      	nop
 8009e0a:	bf00      	nop
 8009e0c:	371c      	adds	r7, #28
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr
	...

08009e18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b08a      	sub	sp, #40	@ 0x28
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009e20:	f107 0314 	add.w	r3, r7, #20
 8009e24:	2200      	movs	r2, #0
 8009e26:	601a      	str	r2, [r3, #0]
 8009e28:	605a      	str	r2, [r3, #4]
 8009e2a:	609a      	str	r2, [r3, #8]
 8009e2c:	60da      	str	r2, [r3, #12]
 8009e2e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009e38:	d13a      	bne.n	8009eb0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	613b      	str	r3, [r7, #16]
 8009e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e42:	4a1d      	ldr	r2, [pc, #116]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e44:	f043 0301 	orr.w	r3, r3, #1
 8009e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8009e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e4e:	f003 0301 	and.w	r3, r3, #1
 8009e52:	613b      	str	r3, [r7, #16]
 8009e54:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009e56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e5c:	2302      	movs	r3, #2
 8009e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e60:	2300      	movs	r3, #0
 8009e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e64:	2300      	movs	r3, #0
 8009e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009e68:	230a      	movs	r3, #10
 8009e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e6c:	f107 0314 	add.w	r3, r7, #20
 8009e70:	4619      	mov	r1, r3
 8009e72:	4812      	ldr	r0, [pc, #72]	@ (8009ebc <HAL_PCD_MspInit+0xa4>)
 8009e74:	f7f7 fe12 	bl	8001a9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009e78:	4b0f      	ldr	r3, [pc, #60]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e7c:	4a0e      	ldr	r2, [pc, #56]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e82:	6353      	str	r3, [r2, #52]	@ 0x34
 8009e84:	2300      	movs	r3, #0
 8009e86:	60fb      	str	r3, [r7, #12]
 8009e88:	4b0b      	ldr	r3, [pc, #44]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009e92:	6453      	str	r3, [r2, #68]	@ 0x44
 8009e94:	4b08      	ldr	r3, [pc, #32]	@ (8009eb8 <HAL_PCD_MspInit+0xa0>)
 8009e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e9c:	60fb      	str	r3, [r7, #12]
 8009e9e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	2100      	movs	r1, #0
 8009ea4:	2043      	movs	r0, #67	@ 0x43
 8009ea6:	f7f7 fd30 	bl	800190a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009eaa:	2043      	movs	r0, #67	@ 0x43
 8009eac:	f7f7 fd49 	bl	8001942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009eb0:	bf00      	nop
 8009eb2:	3728      	adds	r7, #40	@ 0x28
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	40023800 	.word	0x40023800
 8009ebc:	40020000 	.word	0x40020000

08009ec0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	4610      	mov	r0, r2
 8009ed8:	f7fe fb53 	bl	8008582 <USBD_LL_SetupStage>
}
 8009edc:	bf00      	nop
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
 8009eec:	460b      	mov	r3, r1
 8009eee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009ef6:	78fa      	ldrb	r2, [r7, #3]
 8009ef8:	6879      	ldr	r1, [r7, #4]
 8009efa:	4613      	mov	r3, r2
 8009efc:	00db      	lsls	r3, r3, #3
 8009efe:	4413      	add	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	440b      	add	r3, r1
 8009f04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	78fb      	ldrb	r3, [r7, #3]
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	f7fe fb8d 	bl	800862c <USBD_LL_DataOutStage>
}
 8009f12:	bf00      	nop
 8009f14:	3708      	adds	r7, #8
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b082      	sub	sp, #8
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	460b      	mov	r3, r1
 8009f24:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009f2c:	78fa      	ldrb	r2, [r7, #3]
 8009f2e:	6879      	ldr	r1, [r7, #4]
 8009f30:	4613      	mov	r3, r2
 8009f32:	00db      	lsls	r3, r3, #3
 8009f34:	4413      	add	r3, r2
 8009f36:	009b      	lsls	r3, r3, #2
 8009f38:	440b      	add	r3, r1
 8009f3a:	3320      	adds	r3, #32
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	78fb      	ldrb	r3, [r7, #3]
 8009f40:	4619      	mov	r1, r3
 8009f42:	f7fe fc2f 	bl	80087a4 <USBD_LL_DataInStage>
}
 8009f46:	bf00      	nop
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b082      	sub	sp, #8
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f7fe fd73 	bl	8008a48 <USBD_LL_SOF>
}
 8009f62:	bf00      	nop
 8009f64:	3708      	adds	r7, #8
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009f72:	2301      	movs	r3, #1
 8009f74:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	79db      	ldrb	r3, [r3, #7]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d102      	bne.n	8009f84 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	73fb      	strb	r3, [r7, #15]
 8009f82:	e008      	b.n	8009f96 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	79db      	ldrb	r3, [r3, #7]
 8009f88:	2b02      	cmp	r3, #2
 8009f8a:	d102      	bne.n	8009f92 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	73fb      	strb	r3, [r7, #15]
 8009f90:	e001      	b.n	8009f96 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009f92:	f7f6 fcc7 	bl	8000924 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009f9c:	7bfa      	ldrb	r2, [r7, #15]
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe fd0d 	bl	80089c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7fe fcb4 	bl	800891a <USBD_LL_Reset>
}
 8009fb2:	bf00      	nop
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
	...

08009fbc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7fe fd08 	bl	80089e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	6812      	ldr	r2, [r2, #0]
 8009fde:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009fe2:	f043 0301 	orr.w	r3, r3, #1
 8009fe6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	7adb      	ldrb	r3, [r3, #11]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d005      	beq.n	8009ffc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ff0:	4b04      	ldr	r3, [pc, #16]	@ (800a004 <HAL_PCD_SuspendCallback+0x48>)
 8009ff2:	691b      	ldr	r3, [r3, #16]
 8009ff4:	4a03      	ldr	r2, [pc, #12]	@ (800a004 <HAL_PCD_SuspendCallback+0x48>)
 8009ff6:	f043 0306 	orr.w	r3, r3, #6
 8009ffa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009ffc:	bf00      	nop
 8009ffe:	3708      	adds	r7, #8
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	e000ed00 	.word	0xe000ed00

0800a008 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b082      	sub	sp, #8
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a016:	4618      	mov	r0, r3
 800a018:	f7fe fcfe 	bl	8008a18 <USBD_LL_Resume>
}
 800a01c:	bf00      	nop
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	460b      	mov	r3, r1
 800a02e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a036:	78fa      	ldrb	r2, [r7, #3]
 800a038:	4611      	mov	r1, r2
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7fe fd56 	bl	8008aec <USBD_LL_IsoOUTIncomplete>
}
 800a040:	bf00      	nop
 800a042:	3708      	adds	r7, #8
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b082      	sub	sp, #8
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	460b      	mov	r3, r1
 800a052:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a05a:	78fa      	ldrb	r2, [r7, #3]
 800a05c:	4611      	mov	r1, r2
 800a05e:	4618      	mov	r0, r3
 800a060:	f7fe fd12 	bl	8008a88 <USBD_LL_IsoINIncomplete>
}
 800a064:	bf00      	nop
 800a066:	3708      	adds	r7, #8
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe fd68 	bl	8008b50 <USBD_LL_DevConnected>
}
 800a080:	bf00      	nop
 800a082:	3708      	adds	r7, #8
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a096:	4618      	mov	r0, r3
 800a098:	f7fe fd65 	bl	8008b66 <USBD_LL_DevDisconnected>
}
 800a09c:	bf00      	nop
 800a09e:	3708      	adds	r7, #8
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d13c      	bne.n	800a12e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a0b4:	4a20      	ldr	r2, [pc, #128]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a1e      	ldr	r2, [pc, #120]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0c0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a0c4:	4b1c      	ldr	r3, [pc, #112]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0c6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a0ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a0cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0ce:	2204      	movs	r2, #4
 800a0d0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a0d2:	4b19      	ldr	r3, [pc, #100]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0d4:	2202      	movs	r2, #2
 800a0d6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a0d8:	4b17      	ldr	r3, [pc, #92]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a0de:	4b16      	ldr	r3, [pc, #88]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0e0:	2202      	movs	r2, #2
 800a0e2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a0e4:	4b14      	ldr	r3, [pc, #80]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a0ea:	4b13      	ldr	r3, [pc, #76]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a0f0:	4b11      	ldr	r3, [pc, #68]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a0f6:	4b10      	ldr	r3, [pc, #64]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a0fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a138 <USBD_LL_Init+0x94>)
 800a0fe:	2200      	movs	r2, #0
 800a100:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a102:	480d      	ldr	r0, [pc, #52]	@ (800a138 <USBD_LL_Init+0x94>)
 800a104:	f7f8 fb20 	bl	8002748 <HAL_PCD_Init>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d001      	beq.n	800a112 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a10e:	f7f6 fc09 	bl	8000924 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a112:	2180      	movs	r1, #128	@ 0x80
 800a114:	4808      	ldr	r0, [pc, #32]	@ (800a138 <USBD_LL_Init+0x94>)
 800a116:	f7f9 fd4c 	bl	8003bb2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a11a:	2240      	movs	r2, #64	@ 0x40
 800a11c:	2100      	movs	r1, #0
 800a11e:	4806      	ldr	r0, [pc, #24]	@ (800a138 <USBD_LL_Init+0x94>)
 800a120:	f7f9 fd00 	bl	8003b24 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a124:	2280      	movs	r2, #128	@ 0x80
 800a126:	2101      	movs	r1, #1
 800a128:	4803      	ldr	r0, [pc, #12]	@ (800a138 <USBD_LL_Init+0x94>)
 800a12a:	f7f9 fcfb 	bl	8003b24 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3708      	adds	r7, #8
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	2000184c 	.word	0x2000184c

0800a13c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a144:	2300      	movs	r3, #0
 800a146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a148:	2300      	movs	r3, #0
 800a14a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a152:	4618      	mov	r0, r3
 800a154:	f7f8 fc07 	bl	8002966 <HAL_PCD_Start>
 800a158:	4603      	mov	r3, r0
 800a15a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a15c:	7bfb      	ldrb	r3, [r7, #15]
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 f942 	bl	800a3e8 <USBD_Get_USB_Status>
 800a164:	4603      	mov	r3, r0
 800a166:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a168:	7bbb      	ldrb	r3, [r7, #14]
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3710      	adds	r7, #16
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a172:	b580      	push	{r7, lr}
 800a174:	b084      	sub	sp, #16
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
 800a17a:	4608      	mov	r0, r1
 800a17c:	4611      	mov	r1, r2
 800a17e:	461a      	mov	r2, r3
 800a180:	4603      	mov	r3, r0
 800a182:	70fb      	strb	r3, [r7, #3]
 800a184:	460b      	mov	r3, r1
 800a186:	70bb      	strb	r3, [r7, #2]
 800a188:	4613      	mov	r3, r2
 800a18a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a18c:	2300      	movs	r3, #0
 800a18e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a190:	2300      	movs	r3, #0
 800a192:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a19a:	78bb      	ldrb	r3, [r7, #2]
 800a19c:	883a      	ldrh	r2, [r7, #0]
 800a19e:	78f9      	ldrb	r1, [r7, #3]
 800a1a0:	f7f9 f8db 	bl	800335a <HAL_PCD_EP_Open>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1a8:	7bfb      	ldrb	r3, [r7, #15]
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f000 f91c 	bl	800a3e8 <USBD_Get_USB_Status>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3710      	adds	r7, #16
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b084      	sub	sp, #16
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a1d8:	78fa      	ldrb	r2, [r7, #3]
 800a1da:	4611      	mov	r1, r2
 800a1dc:	4618      	mov	r0, r3
 800a1de:	f7f9 f926 	bl	800342e <HAL_PCD_EP_Close>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1e6:	7bfb      	ldrb	r3, [r7, #15]
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f000 f8fd 	bl	800a3e8 <USBD_Get_USB_Status>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	460b      	mov	r3, r1
 800a206:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a216:	78fa      	ldrb	r2, [r7, #3]
 800a218:	4611      	mov	r1, r2
 800a21a:	4618      	mov	r0, r3
 800a21c:	f7f9 f9de 	bl	80035dc <HAL_PCD_EP_SetStall>
 800a220:	4603      	mov	r3, r0
 800a222:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a224:	7bfb      	ldrb	r3, [r7, #15]
 800a226:	4618      	mov	r0, r3
 800a228:	f000 f8de 	bl	800a3e8 <USBD_Get_USB_Status>
 800a22c:	4603      	mov	r3, r0
 800a22e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a230:	7bbb      	ldrb	r3, [r7, #14]
}
 800a232:	4618      	mov	r0, r3
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b084      	sub	sp, #16
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
 800a242:	460b      	mov	r3, r1
 800a244:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a246:	2300      	movs	r3, #0
 800a248:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a254:	78fa      	ldrb	r2, [r7, #3]
 800a256:	4611      	mov	r1, r2
 800a258:	4618      	mov	r0, r3
 800a25a:	f7f9 fa22 	bl	80036a2 <HAL_PCD_EP_ClrStall>
 800a25e:	4603      	mov	r3, r0
 800a260:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a262:	7bfb      	ldrb	r3, [r7, #15]
 800a264:	4618      	mov	r0, r3
 800a266:	f000 f8bf 	bl	800a3e8 <USBD_Get_USB_Status>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a26e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3710      	adds	r7, #16
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a278:	b480      	push	{r7}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	460b      	mov	r3, r1
 800a282:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a28a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a28c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a290:	2b00      	cmp	r3, #0
 800a292:	da0b      	bge.n	800a2ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a294:	78fb      	ldrb	r3, [r7, #3]
 800a296:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a29a:	68f9      	ldr	r1, [r7, #12]
 800a29c:	4613      	mov	r3, r2
 800a29e:	00db      	lsls	r3, r3, #3
 800a2a0:	4413      	add	r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	440b      	add	r3, r1
 800a2a6:	3316      	adds	r3, #22
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	e00b      	b.n	800a2c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a2ac:	78fb      	ldrb	r3, [r7, #3]
 800a2ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a2b2:	68f9      	ldr	r1, [r7, #12]
 800a2b4:	4613      	mov	r3, r2
 800a2b6:	00db      	lsls	r3, r3, #3
 800a2b8:	4413      	add	r3, r2
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	440b      	add	r3, r1
 800a2be:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a2c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b084      	sub	sp, #16
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a2ea:	78fa      	ldrb	r2, [r7, #3]
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7f9 f80f 	bl	8003312 <HAL_PCD_SetAddress>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2f8:	7bfb      	ldrb	r3, [r7, #15]
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f000 f874 	bl	800a3e8 <USBD_Get_USB_Status>
 800a300:	4603      	mov	r3, r0
 800a302:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a304:	7bbb      	ldrb	r3, [r7, #14]
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b086      	sub	sp, #24
 800a312:	af00      	add	r7, sp, #0
 800a314:	60f8      	str	r0, [r7, #12]
 800a316:	607a      	str	r2, [r7, #4]
 800a318:	603b      	str	r3, [r7, #0]
 800a31a:	460b      	mov	r3, r1
 800a31c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a31e:	2300      	movs	r3, #0
 800a320:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a322:	2300      	movs	r3, #0
 800a324:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a32c:	7af9      	ldrb	r1, [r7, #11]
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	f7f9 f919 	bl	8003568 <HAL_PCD_EP_Transmit>
 800a336:	4603      	mov	r3, r0
 800a338:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a33a:	7dfb      	ldrb	r3, [r7, #23]
 800a33c:	4618      	mov	r0, r3
 800a33e:	f000 f853 	bl	800a3e8 <USBD_Get_USB_Status>
 800a342:	4603      	mov	r3, r0
 800a344:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a346:	7dbb      	ldrb	r3, [r7, #22]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3718      	adds	r7, #24
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b086      	sub	sp, #24
 800a354:	af00      	add	r7, sp, #0
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	607a      	str	r2, [r7, #4]
 800a35a:	603b      	str	r3, [r7, #0]
 800a35c:	460b      	mov	r3, r1
 800a35e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a360:	2300      	movs	r3, #0
 800a362:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a36e:	7af9      	ldrb	r1, [r7, #11]
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	f7f9 f8a5 	bl	80034c2 <HAL_PCD_EP_Receive>
 800a378:	4603      	mov	r3, r0
 800a37a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a37c:	7dfb      	ldrb	r3, [r7, #23]
 800a37e:	4618      	mov	r0, r3
 800a380:	f000 f832 	bl	800a3e8 <USBD_Get_USB_Status>
 800a384:	4603      	mov	r3, r0
 800a386:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a388:	7dbb      	ldrb	r3, [r7, #22]
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3718      	adds	r7, #24
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}

0800a392 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a392:	b580      	push	{r7, lr}
 800a394:	b082      	sub	sp, #8
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]
 800a39a:	460b      	mov	r3, r1
 800a39c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3a4:	78fa      	ldrb	r2, [r7, #3]
 800a3a6:	4611      	mov	r1, r2
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f7f9 f8c5 	bl	8003538 <HAL_PCD_EP_GetRxCount>
 800a3ae:	4603      	mov	r3, r0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a3c0:	4b03      	ldr	r3, [pc, #12]	@ (800a3d0 <USBD_static_malloc+0x18>)
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	370c      	adds	r7, #12
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr
 800a3ce:	bf00      	nop
 800a3d0:	20001d30 	.word	0x20001d30

0800a3d4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]

}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b085      	sub	sp, #20
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a3f6:	79fb      	ldrb	r3, [r7, #7]
 800a3f8:	2b03      	cmp	r3, #3
 800a3fa:	d817      	bhi.n	800a42c <USBD_Get_USB_Status+0x44>
 800a3fc:	a201      	add	r2, pc, #4	@ (adr r2, 800a404 <USBD_Get_USB_Status+0x1c>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a415 	.word	0x0800a415
 800a408:	0800a41b 	.word	0x0800a41b
 800a40c:	0800a421 	.word	0x0800a421
 800a410:	0800a427 	.word	0x0800a427
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a414:	2300      	movs	r3, #0
 800a416:	73fb      	strb	r3, [r7, #15]
    break;
 800a418:	e00b      	b.n	800a432 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a41a:	2303      	movs	r3, #3
 800a41c:	73fb      	strb	r3, [r7, #15]
    break;
 800a41e:	e008      	b.n	800a432 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a420:	2301      	movs	r3, #1
 800a422:	73fb      	strb	r3, [r7, #15]
    break;
 800a424:	e005      	b.n	800a432 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a426:	2303      	movs	r3, #3
 800a428:	73fb      	strb	r3, [r7, #15]
    break;
 800a42a:	e002      	b.n	800a432 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a42c:	2303      	movs	r3, #3
 800a42e:	73fb      	strb	r3, [r7, #15]
    break;
 800a430:	bf00      	nop
  }
  return usb_status;
 800a432:	7bfb      	ldrb	r3, [r7, #15]
}
 800a434:	4618      	mov	r0, r3
 800a436:	3714      	adds	r7, #20
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <memset>:
 800a440:	4402      	add	r2, r0
 800a442:	4603      	mov	r3, r0
 800a444:	4293      	cmp	r3, r2
 800a446:	d100      	bne.n	800a44a <memset+0xa>
 800a448:	4770      	bx	lr
 800a44a:	f803 1b01 	strb.w	r1, [r3], #1
 800a44e:	e7f9      	b.n	800a444 <memset+0x4>

0800a450 <__libc_init_array>:
 800a450:	b570      	push	{r4, r5, r6, lr}
 800a452:	4d0d      	ldr	r5, [pc, #52]	@ (800a488 <__libc_init_array+0x38>)
 800a454:	4c0d      	ldr	r4, [pc, #52]	@ (800a48c <__libc_init_array+0x3c>)
 800a456:	1b64      	subs	r4, r4, r5
 800a458:	10a4      	asrs	r4, r4, #2
 800a45a:	2600      	movs	r6, #0
 800a45c:	42a6      	cmp	r6, r4
 800a45e:	d109      	bne.n	800a474 <__libc_init_array+0x24>
 800a460:	4d0b      	ldr	r5, [pc, #44]	@ (800a490 <__libc_init_array+0x40>)
 800a462:	4c0c      	ldr	r4, [pc, #48]	@ (800a494 <__libc_init_array+0x44>)
 800a464:	f000 f818 	bl	800a498 <_init>
 800a468:	1b64      	subs	r4, r4, r5
 800a46a:	10a4      	asrs	r4, r4, #2
 800a46c:	2600      	movs	r6, #0
 800a46e:	42a6      	cmp	r6, r4
 800a470:	d105      	bne.n	800a47e <__libc_init_array+0x2e>
 800a472:	bd70      	pop	{r4, r5, r6, pc}
 800a474:	f855 3b04 	ldr.w	r3, [r5], #4
 800a478:	4798      	blx	r3
 800a47a:	3601      	adds	r6, #1
 800a47c:	e7ee      	b.n	800a45c <__libc_init_array+0xc>
 800a47e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a482:	4798      	blx	r3
 800a484:	3601      	adds	r6, #1
 800a486:	e7f2      	b.n	800a46e <__libc_init_array+0x1e>
 800a488:	0800a518 	.word	0x0800a518
 800a48c:	0800a518 	.word	0x0800a518
 800a490:	0800a518 	.word	0x0800a518
 800a494:	0800a51c 	.word	0x0800a51c

0800a498 <_init>:
 800a498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49a:	bf00      	nop
 800a49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a49e:	bc08      	pop	{r3}
 800a4a0:	469e      	mov	lr, r3
 800a4a2:	4770      	bx	lr

0800a4a4 <_fini>:
 800a4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4a6:	bf00      	nop
 800a4a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4aa:	bc08      	pop	{r3}
 800a4ac:	469e      	mov	lr, r3
 800a4ae:	4770      	bx	lr
