
RP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d54  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08005e64  08005e64  00006e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ec8  08005ec8  00007018  2**0
                  CONTENTS
  4 .ARM          00000000  08005ec8  08005ec8  00007018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005ec8  08005ec8  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ec8  08005ec8  00006ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ecc  08005ecc  00006ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08005ed0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000463c  20000018  08005ee8  00007018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004654  08005ee8  00007654  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb4a  00000000  00000000  00007041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003008  00000000  00000000  00016b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00019b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c40  00000000  00000000  0001aba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af51  00000000  00000000  0001b7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014295  00000000  00000000  00036731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009be88  00000000  00000000  0004a9c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e684e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004108  00000000  00000000  000e6894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000ea99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000018 	.word	0x20000018
 800012c:	00000000 	.word	0x00000000
 8000130:	08005e4c 	.word	0x08005e4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000001c 	.word	0x2000001c
 800014c:	08005e4c 	.word	0x08005e4c

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001a2:	2afd      	cmp	r2, #253	@ 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	@ 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_frsub>:
 80002b8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002bc:	e002      	b.n	80002c4 <__addsf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_fsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002c4 <__addsf3>:
 80002c4:	0042      	lsls	r2, r0, #1
 80002c6:	bf1f      	itttt	ne
 80002c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002cc:	ea92 0f03 	teqne	r2, r3
 80002d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d8:	d06a      	beq.n	80003b0 <__addsf3+0xec>
 80002da:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002e2:	bfc1      	itttt	gt
 80002e4:	18d2      	addgt	r2, r2, r3
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	4048      	eorgt	r0, r1
 80002ea:	4041      	eorgt	r1, r0
 80002ec:	bfb8      	it	lt
 80002ee:	425b      	neglt	r3, r3
 80002f0:	2b19      	cmp	r3, #25
 80002f2:	bf88      	it	hi
 80002f4:	4770      	bxhi	lr
 80002f6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80002fa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002fe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000302:	bf18      	it	ne
 8000304:	4240      	negne	r0, r0
 8000306:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800030a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800030e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000312:	bf18      	it	ne
 8000314:	4249      	negne	r1, r1
 8000316:	ea92 0f03 	teq	r2, r3
 800031a:	d03f      	beq.n	800039c <__addsf3+0xd8>
 800031c:	f1a2 0201 	sub.w	r2, r2, #1
 8000320:	fa41 fc03 	asr.w	ip, r1, r3
 8000324:	eb10 000c 	adds.w	r0, r0, ip
 8000328:	f1c3 0320 	rsb	r3, r3, #32
 800032c:	fa01 f103 	lsl.w	r1, r1, r3
 8000330:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000334:	d502      	bpl.n	800033c <__addsf3+0x78>
 8000336:	4249      	negs	r1, r1
 8000338:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800033c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000340:	d313      	bcc.n	800036a <__addsf3+0xa6>
 8000342:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000346:	d306      	bcc.n	8000356 <__addsf3+0x92>
 8000348:	0840      	lsrs	r0, r0, #1
 800034a:	ea4f 0131 	mov.w	r1, r1, rrx
 800034e:	f102 0201 	add.w	r2, r2, #1
 8000352:	2afe      	cmp	r2, #254	@ 0xfe
 8000354:	d251      	bcs.n	80003fa <__addsf3+0x136>
 8000356:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800035a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035e:	bf08      	it	eq
 8000360:	f020 0001 	biceq.w	r0, r0, #1
 8000364:	ea40 0003 	orr.w	r0, r0, r3
 8000368:	4770      	bx	lr
 800036a:	0049      	lsls	r1, r1, #1
 800036c:	eb40 0000 	adc.w	r0, r0, r0
 8000370:	3a01      	subs	r2, #1
 8000372:	bf28      	it	cs
 8000374:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000378:	d2ed      	bcs.n	8000356 <__addsf3+0x92>
 800037a:	fab0 fc80 	clz	ip, r0
 800037e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000382:	ebb2 020c 	subs.w	r2, r2, ip
 8000386:	fa00 f00c 	lsl.w	r0, r0, ip
 800038a:	bfaa      	itet	ge
 800038c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000390:	4252      	neglt	r2, r2
 8000392:	4318      	orrge	r0, r3
 8000394:	bfbc      	itt	lt
 8000396:	40d0      	lsrlt	r0, r2
 8000398:	4318      	orrlt	r0, r3
 800039a:	4770      	bx	lr
 800039c:	f092 0f00 	teq	r2, #0
 80003a0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003a4:	bf06      	itte	eq
 80003a6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003aa:	3201      	addeq	r2, #1
 80003ac:	3b01      	subne	r3, #1
 80003ae:	e7b5      	b.n	800031c <__addsf3+0x58>
 80003b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b8:	bf18      	it	ne
 80003ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003be:	d021      	beq.n	8000404 <__addsf3+0x140>
 80003c0:	ea92 0f03 	teq	r2, r3
 80003c4:	d004      	beq.n	80003d0 <__addsf3+0x10c>
 80003c6:	f092 0f00 	teq	r2, #0
 80003ca:	bf08      	it	eq
 80003cc:	4608      	moveq	r0, r1
 80003ce:	4770      	bx	lr
 80003d0:	ea90 0f01 	teq	r0, r1
 80003d4:	bf1c      	itt	ne
 80003d6:	2000      	movne	r0, #0
 80003d8:	4770      	bxne	lr
 80003da:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80003de:	d104      	bne.n	80003ea <__addsf3+0x126>
 80003e0:	0040      	lsls	r0, r0, #1
 80003e2:	bf28      	it	cs
 80003e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80003e8:	4770      	bx	lr
 80003ea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80003ee:	bf3c      	itt	cc
 80003f0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80003f4:	4770      	bxcc	lr
 80003f6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80003fa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80003fe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000402:	4770      	bx	lr
 8000404:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000408:	bf16      	itet	ne
 800040a:	4608      	movne	r0, r1
 800040c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000410:	4601      	movne	r1, r0
 8000412:	0242      	lsls	r2, r0, #9
 8000414:	bf06      	itte	eq
 8000416:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800041a:	ea90 0f01 	teqeq	r0, r1
 800041e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000422:	4770      	bx	lr

08000424 <__aeabi_ui2f>:
 8000424:	f04f 0300 	mov.w	r3, #0
 8000428:	e004      	b.n	8000434 <__aeabi_i2f+0x8>
 800042a:	bf00      	nop

0800042c <__aeabi_i2f>:
 800042c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	ea5f 0c00 	movs.w	ip, r0
 8000438:	bf08      	it	eq
 800043a:	4770      	bxeq	lr
 800043c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000440:	4601      	mov	r1, r0
 8000442:	f04f 0000 	mov.w	r0, #0
 8000446:	e01c      	b.n	8000482 <__aeabi_l2f+0x2a>

08000448 <__aeabi_ul2f>:
 8000448:	ea50 0201 	orrs.w	r2, r0, r1
 800044c:	bf08      	it	eq
 800044e:	4770      	bxeq	lr
 8000450:	f04f 0300 	mov.w	r3, #0
 8000454:	e00a      	b.n	800046c <__aeabi_l2f+0x14>
 8000456:	bf00      	nop

08000458 <__aeabi_l2f>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000464:	d502      	bpl.n	800046c <__aeabi_l2f+0x14>
 8000466:	4240      	negs	r0, r0
 8000468:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800046c:	ea5f 0c01 	movs.w	ip, r1
 8000470:	bf02      	ittt	eq
 8000472:	4684      	moveq	ip, r0
 8000474:	4601      	moveq	r1, r0
 8000476:	2000      	moveq	r0, #0
 8000478:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800047c:	bf08      	it	eq
 800047e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000482:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000486:	fabc f28c 	clz	r2, ip
 800048a:	3a08      	subs	r2, #8
 800048c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000490:	db10      	blt.n	80004b4 <__aeabi_l2f+0x5c>
 8000492:	fa01 fc02 	lsl.w	ip, r1, r2
 8000496:	4463      	add	r3, ip
 8000498:	fa00 fc02 	lsl.w	ip, r0, r2
 800049c:	f1c2 0220 	rsb	r2, r2, #32
 80004a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004a4:	fa20 f202 	lsr.w	r2, r0, r2
 80004a8:	eb43 0002 	adc.w	r0, r3, r2
 80004ac:	bf08      	it	eq
 80004ae:	f020 0001 	biceq.w	r0, r0, #1
 80004b2:	4770      	bx	lr
 80004b4:	f102 0220 	add.w	r2, r2, #32
 80004b8:	fa01 fc02 	lsl.w	ip, r1, r2
 80004bc:	f1c2 0220 	rsb	r2, r2, #32
 80004c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c4:	fa21 f202 	lsr.w	r2, r1, r2
 80004c8:	eb43 0002 	adc.w	r0, r3, r2
 80004cc:	bf08      	it	eq
 80004ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_f2uiz>:
 80004d4:	0042      	lsls	r2, r0, #1
 80004d6:	d20e      	bcs.n	80004f6 <__aeabi_f2uiz+0x22>
 80004d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80004dc:	d30b      	bcc.n	80004f6 <__aeabi_f2uiz+0x22>
 80004de:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80004e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e6:	d409      	bmi.n	80004fc <__aeabi_f2uiz+0x28>
 80004e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004ec:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80004f0:	fa23 f002 	lsr.w	r0, r3, r2
 80004f4:	4770      	bx	lr
 80004f6:	f04f 0000 	mov.w	r0, #0
 80004fa:	4770      	bx	lr
 80004fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000500:	d101      	bne.n	8000506 <__aeabi_f2uiz+0x32>
 8000502:	0242      	lsls	r2, r0, #9
 8000504:	d102      	bne.n	800050c <__aeabi_f2uiz+0x38>
 8000506:	f04f 30ff 	mov.w	r0, #4294967295
 800050a:	4770      	bx	lr
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <InterruptsSetPriority>:
 * @brief Настройка приоритетов прерываний\n
 * (прерывания включаются при генерации\n
 * кода STM32CubeIDE, здесь только настройка)
 */
void InterruptsSetPriority(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000518:	2003      	movs	r0, #3
 800051a:	f001 fa1f 	bl	800195c <HAL_NVIC_SetPriorityGrouping>
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, DMA1_Channel1_INTERRUPT_PRIORITY, 0);
 800051e:	2200      	movs	r2, #0
 8000520:	210a      	movs	r1, #10
 8000522:	200b      	movs	r0, #11
 8000524:	f001 fa25 	bl	8001972 <HAL_NVIC_SetPriority>
}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}

0800052c <CreateAll>:

/**
 * @brief Создание всех задач, семафоров
 */
void CreateAll(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
	// Создание всех задач
	TasksCreation();
 8000530:	f000 f806 	bl	8000540 <TasksCreation>

	// Создание всех семафоров
	SemaphoresCreation();
 8000534:	f000 f836 	bl	80005a4 <SemaphoresCreation>

	// Создание всех очередей
	QueuesCreation();
 8000538:	f000 f848 	bl	80005cc <QueuesCreation>
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}

08000540 <TasksCreation>:

/**
 * @brief Создание всех задач
 */
void TasksCreation(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af02      	add	r7, sp, #8
	BaseType_t xTaskCreationResult;

	// Задача для сбора данных с АЦП (DMA)
	xTaskCreationResult = xTaskCreate(vGetAdcDataTask, "Get ADC data task", 128, NULL, 1, &vGetAdcDataTaskHandle);
 8000546:	4b11      	ldr	r3, [pc, #68]	@ (800058c <TasksCreation+0x4c>)
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	2300      	movs	r3, #0
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	490f      	ldr	r1, [pc, #60]	@ (8000590 <TasksCreation+0x50>)
 8000554:	480f      	ldr	r0, [pc, #60]	@ (8000594 <TasksCreation+0x54>)
 8000556:	f004 f88a 	bl	800466e <xTaskCreate>
 800055a:	6078      	str	r0, [r7, #4]

	// Проверка того, что задача успешно создана
	while (xTaskCreationResult != pdPASS);
 800055c:	bf00      	nop
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d1fc      	bne.n	800055e <TasksCreation+0x1e>

	// Задача управления электродвигателем
	xTaskCreationResult = xTaskCreate(vMotorControlTask, "Motor control task", 128, NULL, 1, &vMotorControlTaskHandle);
 8000564:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <TasksCreation+0x58>)
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	2301      	movs	r3, #1
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	2300      	movs	r3, #0
 800056e:	2280      	movs	r2, #128	@ 0x80
 8000570:	490a      	ldr	r1, [pc, #40]	@ (800059c <TasksCreation+0x5c>)
 8000572:	480b      	ldr	r0, [pc, #44]	@ (80005a0 <TasksCreation+0x60>)
 8000574:	f004 f87b 	bl	800466e <xTaskCreate>
 8000578:	6078      	str	r0, [r7, #4]

	// Проверка того, что задача успешно создана
	while (xTaskCreationResult != pdPASS);
 800057a:	bf00      	nop
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b01      	cmp	r3, #1
 8000580:	d1fc      	bne.n	800057c <TasksCreation+0x3c>
}
 8000582:	bf00      	nop
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000034 	.word	0x20000034
 8000590:	08005e64 	.word	0x08005e64
 8000594:	080005f5 	.word	0x080005f5
 8000598:	20000038 	.word	0x20000038
 800059c:	08005e78 	.word	0x08005e78
 80005a0:	08000659 	.word	0x08000659

080005a4 <SemaphoresCreation>:

/**
 * @brief Создание всех семафоров
 */
void SemaphoresCreation(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	// Бинарный семафор для синхронизации
	// прерывания DMA и задачи по сбору данных с АЦП (DMA)
	xAdcSemaphore = xSemaphoreCreateBinary();
 80005a8:	2203      	movs	r2, #3
 80005aa:	2100      	movs	r1, #0
 80005ac:	2001      	movs	r0, #1
 80005ae:	f003 facd 	bl	8003b4c <xQueueGenericCreate>
 80005b2:	4603      	mov	r3, r0
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <SemaphoresCreation+0x24>)
 80005b6:	6013      	str	r3, [r2, #0]

	// Проверка того, что семафор был успешно создан
	while (xAdcSemaphore == NULL);
 80005b8:	bf00      	nop
 80005ba:	4b03      	ldr	r3, [pc, #12]	@ (80005c8 <SemaphoresCreation+0x24>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0fb      	beq.n	80005ba <SemaphoresCreation+0x16>
}
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	2000003c 	.word	0x2000003c

080005cc <QueuesCreation>:

/**
 * @brief Создание всех очередей
 */
void QueuesCreation(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	// Очередь для передачи значений АЦП
	// (потенциометр) в задачу для обработки
	xAdcQueue = xQueueCreate(1, sizeof(uint16_t));
 80005d0:	2200      	movs	r2, #0
 80005d2:	2102      	movs	r1, #2
 80005d4:	2001      	movs	r0, #1
 80005d6:	f003 fab9 	bl	8003b4c <xQueueGenericCreate>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a04      	ldr	r2, [pc, #16]	@ (80005f0 <QueuesCreation+0x24>)
 80005de:	6013      	str	r3, [r2, #0]

	// Проверка того, что очередь была успешно создана
	while (xAdcQueue == NULL);
 80005e0:	bf00      	nop
 80005e2:	4b03      	ldr	r3, [pc, #12]	@ (80005f0 <QueuesCreation+0x24>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0fb      	beq.n	80005e2 <QueuesCreation+0x16>
}
 80005ea:	bf00      	nop
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000040 	.word	0x20000040

080005f4 <vGetAdcDataTask>:
/**
 * @brief Задача сбора данных,\n
 * полученных от АЦП (DMA), в массив
 */
void vGetAdcDataTask(void* pvParameters)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	// Переменная, хранящая значение
	// текущего преобразования АЦП
	uint16_t adc_value = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	81fb      	strh	r3, [r7, #14]

	// Запуск АЦП
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adc_value, 1);
 8000600:	f107 030e 	add.w	r3, r7, #14
 8000604:	2201      	movs	r2, #1
 8000606:	4619      	mov	r1, r3
 8000608:	4810      	ldr	r0, [pc, #64]	@ (800064c <vGetAdcDataTask+0x58>)
 800060a:	f000 fdbd 	bl	8001188 <HAL_ADC_Start_DMA>

	for (;;)
	{
		// Ожидание выдачи семафора
		if (xSemaphoreTake(xAdcSemaphore, portMAX_DELAY) == pdTRUE)
 800060e:	4b10      	ldr	r3, [pc, #64]	@ (8000650 <vGetAdcDataTask+0x5c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f04f 31ff 	mov.w	r1, #4294967295
 8000616:	4618      	mov	r0, r3
 8000618:	f003 fd92 	bl	8004140 <xQueueSemaphoreTake>
 800061c:	4603      	mov	r3, r0
 800061e:	2b01      	cmp	r3, #1
 8000620:	d1f5      	bne.n	800060e <vGetAdcDataTask+0x1a>
		{
			// Остановка АЦП
			HAL_ADC_Stop_DMA(&hadc1);
 8000622:	480a      	ldr	r0, [pc, #40]	@ (800064c <vGetAdcDataTask+0x58>)
 8000624:	f000 fe8e 	bl	8001344 <HAL_ADC_Stop_DMA>

			// Отправка значения текущего преобразования АЦП в очередь
			xQueueSend(xAdcQueue, &adc_value, pdMS_TO_TICKS(1000));
 8000628:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <vGetAdcDataTask+0x60>)
 800062a:	6818      	ldr	r0, [r3, #0]
 800062c:	f107 010e 	add.w	r1, r7, #14
 8000630:	2300      	movs	r3, #0
 8000632:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000636:	f003 faf7 	bl	8003c28 <xQueueGenericSend>

			// Запуск АЦП
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adc_value, 1);
 800063a:	f107 030e 	add.w	r3, r7, #14
 800063e:	2201      	movs	r2, #1
 8000640:	4619      	mov	r1, r3
 8000642:	4802      	ldr	r0, [pc, #8]	@ (800064c <vGetAdcDataTask+0x58>)
 8000644:	f000 fda0 	bl	8001188 <HAL_ADC_Start_DMA>
		if (xSemaphoreTake(xAdcSemaphore, portMAX_DELAY) == pdTRUE)
 8000648:	e7e1      	b.n	800060e <vGetAdcDataTask+0x1a>
 800064a:	bf00      	nop
 800064c:	2000005c 	.word	0x2000005c
 8000650:	2000003c 	.word	0x2000003c
 8000654:	20000040 	.word	0x20000040

08000658 <vMotorControlTask>:

/**
 * @brief Задача управления электродвигателем
 */
void vMotorControlTask(void* pvParameters)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
	// Коэффициент преобразования
	// значений АЦП в скважность ШИМ
	float coef = 0.0;
 8000660:	f04f 0300 	mov.w	r3, #0
 8000664:	617b      	str	r3, [r7, #20]
	// Принятое из очереди значение
	// текущего преобразования АЦП
	static uint16_t value = 0;

	// Усреднённое значение АЦП
	uint16_t adc_mean = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	81bb      	strh	r3, [r7, #12]

	// Сумма значений АЦП (для расчёта среднего значения)
	uint32_t adc_sum = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	613b      	str	r3, [r7, #16]
	// (допустимые значения от 20 до 99,
	//  при значении меньше 20 возникают просадки по питанию)
	static uint8_t pwm_value = 20;

	// Начальное состояние мотора - выключен
	motor_status motor_cond = OFF_MOTOR;
 800066e:	2301      	movs	r3, #1
 8000670:	73fb      	strb	r3, [r7, #15]

	// Массив для хранения данных АЦП (потенциометр)
	static uint16_t adc_poten[adc_buffer_size];

	static uint8_t i = 0;
	uint8_t j = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	73bb      	strb	r3, [r7, #14]


	// Очистка массива
	memset((void*) &adc_poten, 0, sizeof(adc_poten));
 8000676:	2214      	movs	r2, #20
 8000678:	2100      	movs	r1, #0
 800067a:	484e      	ldr	r0, [pc, #312]	@ (80007b4 <vMotorControlTask+0x15c>)
 800067c:	f005 fbac 	bl	8005dd8 <memset>

	// Установка конфигурации портов
	// для выключения двигателя
	MotorPortsConfig(motor_cond);
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f8ac 	bl	80007e0 <MotorPortsConfig>

	for (;;)
	{
		// Если значение текущего преобразования АЦП успешно получено
		if (xQueueReceive(xAdcQueue, &value, pdMS_TO_TICKS(1000)) == pdPASS)
 8000688:	4b4b      	ldr	r3, [pc, #300]	@ (80007b8 <vMotorControlTask+0x160>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000690:	494a      	ldr	r1, [pc, #296]	@ (80007bc <vMotorControlTask+0x164>)
 8000692:	4618      	mov	r0, r3
 8000694:	f003 fc72 	bl	8003f7c <xQueueReceive>
 8000698:	4603      	mov	r3, r0
 800069a:	2b01      	cmp	r3, #1
 800069c:	d119      	bne.n	80006d2 <vMotorControlTask+0x7a>
		{
			// Сохранение значения в массив
			adc_poten[i++] = value;
 800069e:	4b48      	ldr	r3, [pc, #288]	@ (80007c0 <vMotorControlTask+0x168>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	1c5a      	adds	r2, r3, #1
 80006a4:	b2d1      	uxtb	r1, r2
 80006a6:	4a46      	ldr	r2, [pc, #280]	@ (80007c0 <vMotorControlTask+0x168>)
 80006a8:	7011      	strb	r1, [r2, #0]
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b43      	ldr	r3, [pc, #268]	@ (80007bc <vMotorControlTask+0x164>)
 80006ae:	8819      	ldrh	r1, [r3, #0]
 80006b0:	4b40      	ldr	r3, [pc, #256]	@ (80007b4 <vMotorControlTask+0x15c>)
 80006b2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			if (i == adc_buffer_size)
 80006b6:	4b42      	ldr	r3, [pc, #264]	@ (80007c0 <vMotorControlTask+0x168>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b0a      	cmp	r3, #10
 80006bc:	d109      	bne.n	80006d2 <vMotorControlTask+0x7a>
			{
				i = 0;
 80006be:	4b40      	ldr	r3, [pc, #256]	@ (80007c0 <vMotorControlTask+0x168>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]

				// Однократная установка флага
				// "массив adc_poten заполнен"
				if (!fArrayIsFull)
 80006c4:	4b3f      	ldr	r3, [pc, #252]	@ (80007c4 <vMotorControlTask+0x16c>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d102      	bne.n	80006d2 <vMotorControlTask+0x7a>
					fArrayIsFull = 1;
 80006cc:	4b3d      	ldr	r3, [pc, #244]	@ (80007c4 <vMotorControlTask+0x16c>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	701a      	strb	r2, [r3, #0]
			}
		}

		// Если массив adc_poten заполнен
		if (fArrayIsFull)
 80006d2:	4b3c      	ldr	r3, [pc, #240]	@ (80007c4 <vMotorControlTask+0x16c>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d0d6      	beq.n	8000688 <vMotorControlTask+0x30>
		{
			// Сброс значений
			adc_mean = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	81bb      	strh	r3, [r7, #12]
			adc_sum = 0;
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]

			// Расчёт среднего значения АЦП
			for (j = 0; j < adc_buffer_size; j++)
 80006e2:	2300      	movs	r3, #0
 80006e4:	73bb      	strb	r3, [r7, #14]
 80006e6:	e00a      	b.n	80006fe <vMotorControlTask+0xa6>
				adc_sum += adc_poten[j];
 80006e8:	7bbb      	ldrb	r3, [r7, #14]
 80006ea:	4a32      	ldr	r2, [pc, #200]	@ (80007b4 <vMotorControlTask+0x15c>)
 80006ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006f0:	461a      	mov	r2, r3
 80006f2:	693b      	ldr	r3, [r7, #16]
 80006f4:	4413      	add	r3, r2
 80006f6:	613b      	str	r3, [r7, #16]
			for (j = 0; j < adc_buffer_size; j++)
 80006f8:	7bbb      	ldrb	r3, [r7, #14]
 80006fa:	3301      	adds	r3, #1
 80006fc:	73bb      	strb	r3, [r7, #14]
 80006fe:	7bbb      	ldrb	r3, [r7, #14]
 8000700:	2b09      	cmp	r3, #9
 8000702:	d9f1      	bls.n	80006e8 <vMotorControlTask+0x90>

			adc_mean = (uint16_t) (adc_sum / adc_buffer_size);
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	4a30      	ldr	r2, [pc, #192]	@ (80007c8 <vMotorControlTask+0x170>)
 8000708:	fba2 2303 	umull	r2, r3, r2, r3
 800070c:	08db      	lsrs	r3, r3, #3
 800070e:	81bb      	strh	r3, [r7, #12]

			// Определение требуемого направления вращения электродвигателя
			// и установка соответствующего коэффициента
			if ((adc_mean >= 0) && (adc_mean <= 2047))
 8000710:	89bb      	ldrh	r3, [r7, #12]
 8000712:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000716:	d204      	bcs.n	8000722 <vMotorControlTask+0xca>
			{
				coef = -0.03857;
 8000718:	4b2c      	ldr	r3, [pc, #176]	@ (80007cc <vMotorControlTask+0x174>)
 800071a:	617b      	str	r3, [r7, #20]

				// Двигатель вращается
				// по часовой стрелке
				motor_cond = ROTATES_CLOCKWISE;
 800071c:	2302      	movs	r3, #2
 800071e:	73fb      	strb	r3, [r7, #15]
 8000720:	e00b      	b.n	800073a <vMotorControlTask+0xe2>
			}

			else
			if ((adc_mean >= 2048) && (adc_mean <= 4095))
 8000722:	89bb      	ldrh	r3, [r7, #12]
 8000724:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000728:	d307      	bcc.n	800073a <vMotorControlTask+0xe2>
 800072a:	89bb      	ldrh	r3, [r7, #12]
 800072c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000730:	d203      	bcs.n	800073a <vMotorControlTask+0xe2>
			{
				coef = 0.03857;
 8000732:	4b27      	ldr	r3, [pc, #156]	@ (80007d0 <vMotorControlTask+0x178>)
 8000734:	617b      	str	r3, [r7, #20]

				// Двигатель вращается
				// против часовой стрелки
				motor_cond = ROTATES_COUNTERCLOCKWISE;
 8000736:	2303      	movs	r3, #3
 8000738:	73fb      	strb	r3, [r7, #15]
			}

			// Установка конфигурации портов
			// для управления двигателем и включение ШИМ
			MotorPortsConfig(motor_cond);
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	4618      	mov	r0, r3
 800073e:	f000 f84f 	bl	80007e0 <MotorPortsConfig>
			  	0.03857 = 79(99-20)/2048(4095/2) - коэффициент преобразования;
			  	20 - минимально допустимый процент скважности ШИМ;
			  	2048 - смещение для установки нулевого положения,
			  	соответствует центральному положению ручки потенциометра.
			*/
			pwm_value = (uint8_t) (coef * (adc_mean - 2048) + 20);
 8000742:	89bb      	ldrh	r3, [r7, #12]
 8000744:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff fe6f 	bl	800042c <__aeabi_i2f>
 800074e:	4603      	mov	r3, r0
 8000750:	6979      	ldr	r1, [r7, #20]
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff fcfc 	bl	8000150 <__aeabi_fmul>
 8000758:	4603      	mov	r3, r0
 800075a:	491e      	ldr	r1, [pc, #120]	@ (80007d4 <vMotorControlTask+0x17c>)
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff fdb1 	bl	80002c4 <__addsf3>
 8000762:	4603      	mov	r3, r0
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff feb5 	bl	80004d4 <__aeabi_f2uiz>
 800076a:	4603      	mov	r3, r0
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <vMotorControlTask+0x180>)
 8000770:	701a      	strb	r2, [r3, #0]

			// Ограничение процента скважности ШИМ
			if (pwm_value < 20)
 8000772:	4b19      	ldr	r3, [pc, #100]	@ (80007d8 <vMotorControlTask+0x180>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b13      	cmp	r3, #19
 8000778:	d803      	bhi.n	8000782 <vMotorControlTask+0x12a>
				pwm_value = 20;
 800077a:	4b17      	ldr	r3, [pc, #92]	@ (80007d8 <vMotorControlTask+0x180>)
 800077c:	2214      	movs	r2, #20
 800077e:	701a      	strb	r2, [r3, #0]
 8000780:	e006      	b.n	8000790 <vMotorControlTask+0x138>
			else
			if (pwm_value > 99)
 8000782:	4b15      	ldr	r3, [pc, #84]	@ (80007d8 <vMotorControlTask+0x180>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b63      	cmp	r3, #99	@ 0x63
 8000788:	d902      	bls.n	8000790 <vMotorControlTask+0x138>
				pwm_value = 99;
 800078a:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <vMotorControlTask+0x180>)
 800078c:	2263      	movs	r2, #99	@ 0x63
 800078e:	701a      	strb	r2, [r3, #0]

			// Установка процента скважности ШИМ
			// по соответствующему направлению вращения
			// каналу таймера 3
			if (motor_cond == ROTATES_CLOCKWISE)
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	2b02      	cmp	r3, #2
 8000794:	d104      	bne.n	80007a0 <vMotorControlTask+0x148>
				TIM3->CCR2 = pwm_value;
 8000796:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <vMotorControlTask+0x180>)
 8000798:	781a      	ldrb	r2, [r3, #0]
 800079a:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <vMotorControlTask+0x184>)
 800079c:	639a      	str	r2, [r3, #56]	@ 0x38
 800079e:	e773      	b.n	8000688 <vMotorControlTask+0x30>
			else
			if (motor_cond == ROTATES_COUNTERCLOCKWISE)
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	f47f af70 	bne.w	8000688 <vMotorControlTask+0x30>
				TIM3->CCR1 = pwm_value;
 80007a8:	4b0b      	ldr	r3, [pc, #44]	@ (80007d8 <vMotorControlTask+0x180>)
 80007aa:	781a      	ldrb	r2, [r3, #0]
 80007ac:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <vMotorControlTask+0x184>)
 80007ae:	635a      	str	r2, [r3, #52]	@ 0x34
		if (xQueueReceive(xAdcQueue, &value, pdMS_TO_TICKS(1000)) == pdPASS)
 80007b0:	e76a      	b.n	8000688 <vMotorControlTask+0x30>
 80007b2:	bf00      	nop
 80007b4:	20000044 	.word	0x20000044
 80007b8:	20000040 	.word	0x20000040
 80007bc:	20000058 	.word	0x20000058
 80007c0:	2000005a 	.word	0x2000005a
 80007c4:	2000005b 	.word	0x2000005b
 80007c8:	cccccccd 	.word	0xcccccccd
 80007cc:	bd1dfb94 	.word	0xbd1dfb94
 80007d0:	3d1dfb94 	.word	0x3d1dfb94
 80007d4:	41a00000 	.word	0x41a00000
 80007d8:	20000000 	.word	0x20000000
 80007dc:	40000400 	.word	0x40000400

080007e0 <MotorPortsConfig>:
/**
 * @brief Настройка портов для управления электродвигателем
 * @param [in] номер_конфигурации
 */
void MotorPortsConfig(uint8_t num_config)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
	// Включение тактирования портов A
	RCC->APB2ENR |= 0x04;
 80007ea:	4b88      	ldr	r3, [pc, #544]	@ (8000a0c <MotorPortsConfig+0x22c>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	4a87      	ldr	r2, [pc, #540]	@ (8000a0c <MotorPortsConfig+0x22c>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	6193      	str	r3, [r2, #24]

	switch(num_config)
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b03      	cmp	r3, #3
 80007fa:	f000 8094 	beq.w	8000926 <MotorPortsConfig+0x146>
 80007fe:	2b03      	cmp	r3, #3
 8000800:	f300 80fe 	bgt.w	8000a00 <MotorPortsConfig+0x220>
 8000804:	2b01      	cmp	r3, #1
 8000806:	d002      	beq.n	800080e <MotorPortsConfig+0x2e>
 8000808:	2b02      	cmp	r3, #2
 800080a:	d01f      	beq.n	800084c <MotorPortsConfig+0x6c>

		break;


		default:
		break;
 800080c:	e0f8      	b.n	8000a00 <MotorPortsConfig+0x220>
			TIM3->CR1 &= ~0x01;
 800080e:	4b80      	ldr	r3, [pc, #512]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a7f      	ldr	r2, [pc, #508]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000814:	f023 0301 	bic.w	r3, r3, #1
 8000818:	6013      	str	r3, [r2, #0]
			RCC->APB1ENR &= ~0x02;
 800081a:	4b7c      	ldr	r3, [pc, #496]	@ (8000a0c <MotorPortsConfig+0x22c>)
 800081c:	69db      	ldr	r3, [r3, #28]
 800081e:	4a7b      	ldr	r2, [pc, #492]	@ (8000a0c <MotorPortsConfig+0x22c>)
 8000820:	f023 0302 	bic.w	r3, r3, #2
 8000824:	61d3      	str	r3, [r2, #28]
			GPIOA->CRL &= ~0xFF000000;
 8000826:	4b7b      	ldr	r3, [pc, #492]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a7a      	ldr	r2, [pc, #488]	@ (8000a14 <MotorPortsConfig+0x234>)
 800082c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000830:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= 0x33000000;
 8000832:	4b78      	ldr	r3, [pc, #480]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4a77      	ldr	r2, [pc, #476]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000838:	f043 534c 	orr.w	r3, r3, #855638016	@ 0x33000000
 800083c:	6013      	str	r3, [r2, #0]
			GPIOA->BSRR |= 0xC00000;
 800083e:	4b75      	ldr	r3, [pc, #468]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000840:	691b      	ldr	r3, [r3, #16]
 8000842:	4a74      	ldr	r2, [pc, #464]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000844:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8000848:	6113      	str	r3, [r2, #16]
		break;
 800084a:	e0da      	b.n	8000a02 <MotorPortsConfig+0x222>
			GPIOA->CRL &= ~0xFF000000;
 800084c:	4b71      	ldr	r3, [pc, #452]	@ (8000a14 <MotorPortsConfig+0x234>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a70      	ldr	r2, [pc, #448]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000852:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000856:	6013      	str	r3, [r2, #0]
			GPIOA->BSRR |= 0xC00000;
 8000858:	4b6e      	ldr	r3, [pc, #440]	@ (8000a14 <MotorPortsConfig+0x234>)
 800085a:	691b      	ldr	r3, [r3, #16]
 800085c:	4a6d      	ldr	r2, [pc, #436]	@ (8000a14 <MotorPortsConfig+0x234>)
 800085e:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8000862:	6113      	str	r3, [r2, #16]
			TIM3->CCMR1 = 0;
 8000864:	4b6a      	ldr	r3, [pc, #424]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
			TIM3->CCER = 0;
 800086a:	4b69      	ldr	r3, [pc, #420]	@ (8000a10 <MotorPortsConfig+0x230>)
 800086c:	2200      	movs	r2, #0
 800086e:	621a      	str	r2, [r3, #32]
			TIM3->CCR1 = 0;
 8000870:	4b67      	ldr	r3, [pc, #412]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000872:	2200      	movs	r2, #0
 8000874:	635a      	str	r2, [r3, #52]	@ 0x34
			GPIOA->CRL &= ~0xF000000;
 8000876:	4b67      	ldr	r3, [pc, #412]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a66      	ldr	r2, [pc, #408]	@ (8000a14 <MotorPortsConfig+0x234>)
 800087c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000880:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= 0x3000000;
 8000882:	4b64      	ldr	r3, [pc, #400]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4a63      	ldr	r2, [pc, #396]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000888:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 800088c:	6013      	str	r3, [r2, #0]
			GPIOA->BSRR |= 0x400000;
 800088e:	4b61      	ldr	r3, [pc, #388]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000890:	691b      	ldr	r3, [r3, #16]
 8000892:	4a60      	ldr	r2, [pc, #384]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000894:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000898:	6113      	str	r3, [r2, #16]
			GPIOA->CRL &= ~0xF0000000;
 800089a:	4b5e      	ldr	r3, [pc, #376]	@ (8000a14 <MotorPortsConfig+0x234>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a5d      	ldr	r2, [pc, #372]	@ (8000a14 <MotorPortsConfig+0x234>)
 80008a0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80008a4:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= 0xB0000000;
 80008a6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a14 <MotorPortsConfig+0x234>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a5a      	ldr	r2, [pc, #360]	@ (8000a14 <MotorPortsConfig+0x234>)
 80008ac:	f043 4330 	orr.w	r3, r3, #2952790016	@ 0xb0000000
 80008b0:	6013      	str	r3, [r2, #0]
			RCC->APB1ENR |= 0x02;
 80008b2:	4b56      	ldr	r3, [pc, #344]	@ (8000a0c <MotorPortsConfig+0x22c>)
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	4a55      	ldr	r2, [pc, #340]	@ (8000a0c <MotorPortsConfig+0x22c>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	61d3      	str	r3, [r2, #28]
			TIM3->PSC = 71;
 80008be:	4b54      	ldr	r3, [pc, #336]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008c0:	2247      	movs	r2, #71	@ 0x47
 80008c2:	629a      	str	r2, [r3, #40]	@ 0x28
			TIM3->ARR = 99;
 80008c4:	4b52      	ldr	r3, [pc, #328]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008c6:	2263      	movs	r2, #99	@ 0x63
 80008c8:	62da      	str	r2, [r3, #44]	@ 0x2c
			TIM3->CCMR1 &= ~0x300;
 80008ca:	4b51      	ldr	r3, [pc, #324]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008cc:	699b      	ldr	r3, [r3, #24]
 80008ce:	4a50      	ldr	r2, [pc, #320]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80008d4:	6193      	str	r3, [r2, #24]
			TIM3->CCMR1 |= 0x6800;
 80008d6:	4b4e      	ldr	r3, [pc, #312]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008d8:	699b      	ldr	r3, [r3, #24]
 80008da:	4a4d      	ldr	r2, [pc, #308]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008dc:	f443 43d0 	orr.w	r3, r3, #26624	@ 0x6800
 80008e0:	6193      	str	r3, [r2, #24]
			TIM3->CR1 |= 0x80;
 80008e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a4a      	ldr	r2, [pc, #296]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008ec:	6013      	str	r3, [r2, #0]
			TIM3->EGR |= 0x01;
 80008ee:	4b48      	ldr	r3, [pc, #288]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008f0:	695b      	ldr	r3, [r3, #20]
 80008f2:	4a47      	ldr	r2, [pc, #284]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6153      	str	r3, [r2, #20]
			TIM3->CCER &= ~0x20;
 80008fa:	4b45      	ldr	r3, [pc, #276]	@ (8000a10 <MotorPortsConfig+0x230>)
 80008fc:	6a1b      	ldr	r3, [r3, #32]
 80008fe:	4a44      	ldr	r2, [pc, #272]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000900:	f023 0320 	bic.w	r3, r3, #32
 8000904:	6213      	str	r3, [r2, #32]
			TIM3->CCER |= 0x10;
 8000906:	4b42      	ldr	r3, [pc, #264]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000908:	6a1b      	ldr	r3, [r3, #32]
 800090a:	4a41      	ldr	r2, [pc, #260]	@ (8000a10 <MotorPortsConfig+0x230>)
 800090c:	f043 0310 	orr.w	r3, r3, #16
 8000910:	6213      	str	r3, [r2, #32]
			TIM3->CCR2 = 20;
 8000912:	4b3f      	ldr	r3, [pc, #252]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000914:	2214      	movs	r2, #20
 8000916:	639a      	str	r2, [r3, #56]	@ 0x38
			TIM3->CR1 |= 0x01;
 8000918:	4b3d      	ldr	r3, [pc, #244]	@ (8000a10 <MotorPortsConfig+0x230>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a10 <MotorPortsConfig+0x230>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	6013      	str	r3, [r2, #0]
		break;
 8000924:	e06d      	b.n	8000a02 <MotorPortsConfig+0x222>
			GPIOA->CRL &= ~0xFF000000;
 8000926:	4b3b      	ldr	r3, [pc, #236]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a14 <MotorPortsConfig+0x234>)
 800092c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000930:	6013      	str	r3, [r2, #0]
			GPIOA->BSRR |= 0xC00000;
 8000932:	4b38      	ldr	r3, [pc, #224]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000934:	691b      	ldr	r3, [r3, #16]
 8000936:	4a37      	ldr	r2, [pc, #220]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000938:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 800093c:	6113      	str	r3, [r2, #16]
			TIM3->CCMR1 = 0;
 800093e:	4b34      	ldr	r3, [pc, #208]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
			TIM3->CCER = 0;
 8000944:	4b32      	ldr	r3, [pc, #200]	@ (8000a10 <MotorPortsConfig+0x230>)
 8000946:	2200      	movs	r2, #0
 8000948:	621a      	str	r2, [r3, #32]
			TIM3->CCR2 = 0;
 800094a:	4b31      	ldr	r3, [pc, #196]	@ (8000a10 <MotorPortsConfig+0x230>)
 800094c:	2200      	movs	r2, #0
 800094e:	639a      	str	r2, [r3, #56]	@ 0x38
			GPIOA->CRL &= ~0xF0000000;
 8000950:	4b30      	ldr	r3, [pc, #192]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a2f      	ldr	r2, [pc, #188]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000956:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800095a:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= 0x30000000;
 800095c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a14 <MotorPortsConfig+0x234>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a2c      	ldr	r2, [pc, #176]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000962:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 8000966:	6013      	str	r3, [r2, #0]
			GPIOA->BSRR |= 0x800000;
 8000968:	4b2a      	ldr	r3, [pc, #168]	@ (8000a14 <MotorPortsConfig+0x234>)
 800096a:	691b      	ldr	r3, [r3, #16]
 800096c:	4a29      	ldr	r2, [pc, #164]	@ (8000a14 <MotorPortsConfig+0x234>)
 800096e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000972:	6113      	str	r3, [r2, #16]
			GPIOA->CRL &= ~0xF000000;
 8000974:	4b27      	ldr	r3, [pc, #156]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a26      	ldr	r2, [pc, #152]	@ (8000a14 <MotorPortsConfig+0x234>)
 800097a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800097e:	6013      	str	r3, [r2, #0]
			GPIOA->CRL |= 0xB000000;
 8000980:	4b24      	ldr	r3, [pc, #144]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <MotorPortsConfig+0x234>)
 8000986:	f043 6330 	orr.w	r3, r3, #184549376	@ 0xb000000
 800098a:	6013      	str	r3, [r2, #0]
			RCC->APB1ENR |= 0x02;
 800098c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a0c <MotorPortsConfig+0x22c>)
 800098e:	69db      	ldr	r3, [r3, #28]
 8000990:	4a1e      	ldr	r2, [pc, #120]	@ (8000a0c <MotorPortsConfig+0x22c>)
 8000992:	f043 0302 	orr.w	r3, r3, #2
 8000996:	61d3      	str	r3, [r2, #28]
			TIM3->PSC = 71;
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MotorPortsConfig+0x230>)
 800099a:	2247      	movs	r2, #71	@ 0x47
 800099c:	629a      	str	r2, [r3, #40]	@ 0x28
			TIM3->ARR = 99;
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009a0:	2263      	movs	r2, #99	@ 0x63
 80009a2:	62da      	str	r2, [r3, #44]	@ 0x2c
			TIM3->CCMR1 &= ~0x03;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	4a19      	ldr	r2, [pc, #100]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009aa:	f023 0303 	bic.w	r3, r3, #3
 80009ae:	6193      	str	r3, [r2, #24]
			TIM3->CCMR1 |= 0x68;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009b2:	699b      	ldr	r3, [r3, #24]
 80009b4:	4a16      	ldr	r2, [pc, #88]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009b6:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 80009ba:	6193      	str	r3, [r2, #24]
			TIM3->CR1 |= 0x80;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a13      	ldr	r2, [pc, #76]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009c6:	6013      	str	r3, [r2, #0]
			TIM3->EGR |= 0x01;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009ca:	695b      	ldr	r3, [r3, #20]
 80009cc:	4a10      	ldr	r2, [pc, #64]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	6153      	str	r3, [r2, #20]
			TIM3->CCER &= ~0x02;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009da:	f023 0302 	bic.w	r3, r3, #2
 80009de:	6213      	str	r3, [r2, #32]
			TIM3->CCER |= 0x01;
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009e2:	6a1b      	ldr	r3, [r3, #32]
 80009e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	6213      	str	r3, [r2, #32]
			TIM3->CCR1 = 20;
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009ee:	2214      	movs	r2, #20
 80009f0:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM3->CR1 |= 0x01;
 80009f2:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a06      	ldr	r2, [pc, #24]	@ (8000a10 <MotorPortsConfig+0x230>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6013      	str	r3, [r2, #0]
		break;
 80009fe:	e000      	b.n	8000a02 <MotorPortsConfig+0x222>
		break;
 8000a00:	bf00      	nop
	}
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	40000400 	.word	0x40000400
 8000a14:	40010800 	.word	0x40010800

08000a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a1c:	f000 faaa 	bl	8000f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a20:	f000 f80e 	bl	8000a40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a24:	f000 f8c4 	bl	8000bb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a28:	f000 f8a4 	bl	8000b74 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a2c:	f000 f864 	bl	8000af8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Настройка приоритетов прерываний
  InterruptsSetPriority();
 8000a30:	f7ff fd70 	bl	8000514 <InterruptsSetPriority>

  // Создание всех задач, семафоров
  CreateAll();
 8000a34:	f7ff fd7a 	bl	800052c <CreateAll>

  // Запуск планировщика задач
  vTaskStartScheduler();
 8000a38:	f003 ffa2 	bl	8004980 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <main+0x24>

08000a40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b094      	sub	sp, #80	@ 0x50
 8000a44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a4a:	2228      	movs	r2, #40	@ 0x28
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f005 f9c2 	bl	8005dd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a70:	2301      	movs	r3, #1
 8000a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a82:	2302      	movs	r3, #2
 8000a84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a8c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a96:	4618      	mov	r0, r3
 8000a98:	f001 fb5c 	bl	8002154 <HAL_RCC_OscConfig>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000aa2:	f000 f8d5 	bl	8000c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa6:	230f      	movs	r3, #15
 8000aa8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ab2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ab6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 fdc8 	bl	8002658 <HAL_RCC_ClockConfig>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000ace:	f000 f8bf 	bl	8000c50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ada:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 ff64 	bl	80029ac <HAL_RCCEx_PeriphCLKConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000aea:	f000 f8b1 	bl	8000c50 <Error_Handler>
  }
}
 8000aee:	bf00      	nop
 8000af0:	3750      	adds	r7, #80	@ 0x50
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b08:	4b18      	ldr	r3, [pc, #96]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b0a:	4a19      	ldr	r2, [pc, #100]	@ (8000b70 <MX_ADC1_Init+0x78>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b0e:	4b17      	ldr	r3, [pc, #92]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b14:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b1a:	4b14      	ldr	r3, [pc, #80]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b20:	4b12      	ldr	r3, [pc, #72]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b22:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000b26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b28:	4b10      	ldr	r3, [pc, #64]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b34:	480d      	ldr	r0, [pc, #52]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b36:	f000 fa4f 	bl	8000fd8 <HAL_ADC_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b40:	f000 f886 	bl	8000c50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	4619      	mov	r1, r3
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_ADC1_Init+0x74>)
 8000b56:	f000 fc5d 	bl	8001414 <HAL_ADC_ConfigChannel>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000b60:	f000 f876 	bl	8000c50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	2000005c 	.word	0x2000005c
 8000b70:	40012400 	.word	0x40012400

08000b74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b7c:	695b      	ldr	r3, [r3, #20]
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b80:	f043 0301 	orr.w	r3, r3, #1
 8000b84:	6153      	str	r3, [r2, #20]
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b88:	695b      	ldr	r3, [r3, #20]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2100      	movs	r1, #0
 8000b96:	200b      	movs	r0, #11
 8000b98:	f000 feeb 	bl	8001972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b9c:	200b      	movs	r0, #11
 8000b9e:	f000 ff04 	bl	80019aa <HAL_NVIC_EnableIRQ>

}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40021000 	.word	0x40021000

08000bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	f107 0308 	add.w	r3, r7, #8
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bc4:	4b17      	ldr	r3, [pc, #92]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a16      	ldr	r2, [pc, #88]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000bca:	f043 0320 	orr.w	r3, r3, #32
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f003 0320 	and.w	r3, r3, #32
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	4a10      	ldr	r2, [pc, #64]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000be2:	f043 0304 	orr.w	r3, r3, #4
 8000be6:	6193      	str	r3, [r2, #24]
 8000be8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <MX_GPIO_Init+0x74>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	f003 0304 	and.w	r3, r3, #4
 8000bf0:	603b      	str	r3, [r7, #0]
 8000bf2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MotorOut1_Pin|MotorOut2_Pin, GPIO_PIN_RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	21c0      	movs	r1, #192	@ 0xc0
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <MX_GPIO_Init+0x78>)
 8000bfa:	f001 fa93 	bl	8002124 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MotorOut1_Pin MotorOut2_Pin */
  GPIO_InitStruct.Pin = MotorOut1_Pin|MotorOut2_Pin;
 8000bfe:	23c0      	movs	r3, #192	@ 0xc0
 8000c00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c02:	2301      	movs	r3, #1
 8000c04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0308 	add.w	r3, r7, #8
 8000c12:	4619      	mov	r1, r3
 8000c14:	4804      	ldr	r0, [pc, #16]	@ (8000c28 <MX_GPIO_Init+0x78>)
 8000c16:	f001 f901 	bl	8001e1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010800 	.word	0x40010800

08000c2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d101      	bne.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c3e:	f000 f9af 	bl	8000fa0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40000800 	.word	0x40000800

08000c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c54:	b672      	cpsid	i
}
 8000c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <Error_Handler+0x8>

08000c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c62:	4b15      	ldr	r3, [pc, #84]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	4a14      	ldr	r2, [pc, #80]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c68:	f043 0301 	orr.w	r3, r3, #1
 8000c6c:	6193      	str	r3, [r2, #24]
 8000c6e:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c70:	699b      	ldr	r3, [r3, #24]
 8000c72:	f003 0301 	and.w	r3, r3, #1
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c7c:	69db      	ldr	r3, [r3, #28]
 8000c7e:	4a0e      	ldr	r2, [pc, #56]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c84:	61d3      	str	r3, [r2, #28]
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <HAL_MspInit+0x5c>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_MspInit+0x60>)
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <HAL_MspInit+0x60>)
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	40010000 	.word	0x40010000

08000cc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a28      	ldr	r2, [pc, #160]	@ (8000d7c <HAL_ADC_MspInit+0xbc>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d149      	bne.n	8000d74 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ce0:	4b27      	ldr	r3, [pc, #156]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	4a26      	ldr	r2, [pc, #152]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000ce6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cea:	6193      	str	r3, [r2, #24]
 8000cec:	4b24      	ldr	r3, [pc, #144]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a20      	ldr	r2, [pc, #128]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000cfe:	f043 0304 	orr.w	r3, r3, #4
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b1e      	ldr	r3, [pc, #120]	@ (8000d80 <HAL_ADC_MspInit+0xc0>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f003 0304 	and.w	r3, r3, #4
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Potentiometer_Pin;
 8000d10:	2301      	movs	r3, #1
 8000d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d14:	2303      	movs	r3, #3
 8000d16:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Potentiometer_GPIO_Port, &GPIO_InitStruct);
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4819      	ldr	r0, [pc, #100]	@ (8000d84 <HAL_ADC_MspInit+0xc4>)
 8000d20:	f001 f87c 	bl	8001e1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d24:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d26:	4a19      	ldr	r2, [pc, #100]	@ (8000d8c <HAL_ADC_MspInit+0xcc>)
 8000d28:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d2a:	4b17      	ldr	r3, [pc, #92]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d30:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d36:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d38:	2280      	movs	r2, #128	@ 0x80
 8000d3a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d42:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d44:	4b10      	ldr	r3, [pc, #64]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d4a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d52:	4b0d      	ldr	r3, [pc, #52]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d58:	480b      	ldr	r0, [pc, #44]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d5a:	f000 fe35 	bl	80019c8 <HAL_DMA_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000d64:	f7ff ff74 	bl	8000c50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a07      	ldr	r2, [pc, #28]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d6c:	621a      	str	r2, [r3, #32]
 8000d6e:	4a06      	ldr	r2, [pc, #24]	@ (8000d88 <HAL_ADC_MspInit+0xc8>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d74:	bf00      	nop
 8000d76:	3720      	adds	r7, #32
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40012400 	.word	0x40012400
 8000d80:	40021000 	.word	0x40021000
 8000d84:	40010800 	.word	0x40010800
 8000d88:	2000008c 	.word	0x2000008c
 8000d8c:	40020008 	.word	0x40020008

08000d90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08e      	sub	sp, #56	@ 0x38
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000da6:	4b34      	ldr	r3, [pc, #208]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	4a33      	ldr	r2, [pc, #204]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	61d3      	str	r3, [r2, #28]
 8000db2:	4b31      	ldr	r3, [pc, #196]	@ (8000e78 <HAL_InitTick+0xe8>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000dbe:	f107 0210 	add.w	r2, r7, #16
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4611      	mov	r1, r2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 fda1 	bl	8002910 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000dce:	6a3b      	ldr	r3, [r7, #32]
 8000dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d103      	bne.n	8000de0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dd8:	f001 fd86 	bl	80028e8 <HAL_RCC_GetPCLK1Freq>
 8000ddc:	6378      	str	r0, [r7, #52]	@ 0x34
 8000dde:	e004      	b.n	8000dea <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000de0:	f001 fd82 	bl	80028e8 <HAL_RCC_GetPCLK1Freq>
 8000de4:	4603      	mov	r3, r0
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dec:	4a23      	ldr	r2, [pc, #140]	@ (8000e7c <HAL_InitTick+0xec>)
 8000dee:	fba2 2303 	umull	r2, r3, r2, r3
 8000df2:	0c9b      	lsrs	r3, r3, #18
 8000df4:	3b01      	subs	r3, #1
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000df8:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000dfa:	4a22      	ldr	r2, [pc, #136]	@ (8000e84 <HAL_InitTick+0xf4>)
 8000dfc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000dfe:	4b20      	ldr	r3, [pc, #128]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e00:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e04:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e0a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e12:	4b1b      	ldr	r3, [pc, #108]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e18:	4b19      	ldr	r3, [pc, #100]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000e1e:	4818      	ldr	r0, [pc, #96]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e20:	f001 fe7a 	bl	8002b18 <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000e2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d11b      	bne.n	8000e6a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000e32:	4813      	ldr	r0, [pc, #76]	@ (8000e80 <HAL_InitTick+0xf0>)
 8000e34:	f001 fec8 	bl	8002bc8 <HAL_TIM_Base_Start_IT>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000e3e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d111      	bne.n	8000e6a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000e46:	201e      	movs	r0, #30
 8000e48:	f000 fdaf 	bl	80019aa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2b0f      	cmp	r3, #15
 8000e50:	d808      	bhi.n	8000e64 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000e52:	2200      	movs	r2, #0
 8000e54:	6879      	ldr	r1, [r7, #4]
 8000e56:	201e      	movs	r0, #30
 8000e58:	f000 fd8b 	bl	8001972 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <HAL_InitTick+0xf8>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	e002      	b.n	8000e6a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e6a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3738      	adds	r7, #56	@ 0x38
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	431bde83 	.word	0x431bde83
 8000e80:	200000d0 	.word	0x200000d0
 8000e84:	40000800 	.word	0x40000800
 8000e88:	20000008 	.word	0x20000008

08000e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <NMI_Handler+0x4>

08000e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e98:	bf00      	nop
 8000e9a:	e7fd      	b.n	8000e98 <HardFault_Handler+0x4>

08000e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <MemManage_Handler+0x4>

08000ea4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000ec4:	4802      	ldr	r0, [pc, #8]	@ (8000ed0 <TIM4_IRQHandler+0x10>)
 8000ec6:	f001 fed1 	bl	8002c6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000d0 	.word	0x200000d0

08000ed4 <DMA1_Channel1_IRQHandler>:

/* USER CODE BEGIN 1 */
void DMA1_Channel1_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0

  // Переменная для переключения задач
  BaseType_t xHigherPriorityTaskWoken;

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000eda:	480d      	ldr	r0, [pc, #52]	@ (8000f10 <DMA1_Channel1_IRQHandler+0x3c>)
 8000edc:	f000 fe6a 	bl	8001bb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  xHigherPriorityTaskWoken = pdFALSE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	607b      	str	r3, [r7, #4]

  // Выдача бинарного семафора
  // задаче по сбору данных с АЦП
  xSemaphoreGiveFromISR(xAdcSemaphore, &xHigherPriorityTaskWoken);
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <DMA1_Channel1_IRQHandler+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	1d3a      	adds	r2, r7, #4
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f002 ff9d 	bl	8003e2c <xQueueGiveFromISR>

  // Переключение на более приоритетную задачу
  // (при xHigherPriorityTaskWoken != 0)
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d007      	beq.n	8000f08 <DMA1_Channel1_IRQHandler+0x34>
 8000ef8:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <DMA1_Channel1_IRQHandler+0x44>)
 8000efa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	f3bf 8f4f 	dsb	sy
 8000f04:	f3bf 8f6f 	isb	sy

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000008c 	.word	0x2000008c
 8000f14:	2000003c 	.word	0x2000003c
 8000f18:	e000ed04 	.word	0xe000ed04

08000f1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr

08000f28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f28:	f7ff fff8 	bl	8000f1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f2c:	480b      	ldr	r0, [pc, #44]	@ (8000f5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f2e:	490c      	ldr	r1, [pc, #48]	@ (8000f60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f30:	4a0c      	ldr	r2, [pc, #48]	@ (8000f64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f34:	e002      	b.n	8000f3c <LoopCopyDataInit>

08000f36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f3a:	3304      	adds	r3, #4

08000f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f40:	d3f9      	bcc.n	8000f36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f42:	4a09      	ldr	r2, [pc, #36]	@ (8000f68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f44:	4c09      	ldr	r4, [pc, #36]	@ (8000f6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f48:	e001      	b.n	8000f4e <LoopFillZerobss>

08000f4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f4c:	3204      	adds	r2, #4

08000f4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f50:	d3fb      	bcc.n	8000f4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f52:	f004 ff49 	bl	8005de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f56:	f7ff fd5f 	bl	8000a18 <main>
  bx lr
 8000f5a:	4770      	bx	lr
  ldr r0, =_sdata
 8000f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f60:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000f64:	08005ed0 	.word	0x08005ed0
  ldr r2, =_sbss
 8000f68:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000f6c:	20004654 	.word	0x20004654

08000f70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f70:	e7fe      	b.n	8000f70 <ADC1_2_IRQHandler>
	...

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_Init+0x28>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a07      	ldr	r2, [pc, #28]	@ (8000f9c <HAL_Init+0x28>)
 8000f7e:	f043 0310 	orr.w	r3, r3, #16
 8000f82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f84:	2003      	movs	r0, #3
 8000f86:	f000 fce9 	bl	800195c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8a:	200f      	movs	r0, #15
 8000f8c:	f7ff ff00 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f90:	f7ff fe64 	bl	8000c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40022000 	.word	0x40022000

08000fa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa4:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <HAL_IncTick+0x1c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4413      	add	r3, r2
 8000fb0:	4a03      	ldr	r2, [pc, #12]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fb2:	6013      	str	r3, [r2, #0]
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr
 8000fbc:	2000000c 	.word	0x2000000c
 8000fc0:	20000118 	.word	0x20000118

08000fc4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc8:	4b02      	ldr	r3, [pc, #8]	@ (8000fd4 <HAL_GetTick+0x10>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr
 8000fd4:	20000118 	.word	0x20000118

08000fd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e0be      	b.n	8001178 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001004:	2b00      	cmp	r3, #0
 8001006:	d109      	bne.n	800101c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff fe52 	bl	8000cc0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f000 fb4b 	bl	80016b8 <ADC_ConversionStop_Disable>
 8001022:	4603      	mov	r3, r0
 8001024:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800102a:	f003 0310 	and.w	r3, r3, #16
 800102e:	2b00      	cmp	r3, #0
 8001030:	f040 8099 	bne.w	8001166 <HAL_ADC_Init+0x18e>
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	2b00      	cmp	r3, #0
 8001038:	f040 8095 	bne.w	8001166 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001040:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001044:	f023 0302 	bic.w	r3, r3, #2
 8001048:	f043 0202 	orr.w	r2, r3, #2
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001058:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7b1b      	ldrb	r3, [r3, #12]
 800105e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001060:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	4313      	orrs	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001070:	d003      	beq.n	800107a <HAL_ADC_Init+0xa2>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d102      	bne.n	8001080 <HAL_ADC_Init+0xa8>
 800107a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800107e:	e000      	b.n	8001082 <HAL_ADC_Init+0xaa>
 8001080:	2300      	movs	r3, #0
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7d1b      	ldrb	r3, [r3, #20]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d119      	bne.n	80010c4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	7b1b      	ldrb	r3, [r3, #12]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d109      	bne.n	80010ac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	3b01      	subs	r3, #1
 800109e:	035a      	lsls	r2, r3, #13
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	e00b      	b.n	80010c4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b0:	f043 0220 	orr.w	r2, r3, #32
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010bc:	f043 0201 	orr.w	r2, r3, #1
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	430a      	orrs	r2, r1
 80010d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	689a      	ldr	r2, [r3, #8]
 80010de:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <HAL_ADC_Init+0x1a8>)
 80010e0:	4013      	ands	r3, r2
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	6812      	ldr	r2, [r2, #0]
 80010e6:	68b9      	ldr	r1, [r7, #8]
 80010e8:	430b      	orrs	r3, r1
 80010ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010f4:	d003      	beq.n	80010fe <HAL_ADC_Init+0x126>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d104      	bne.n	8001108 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	3b01      	subs	r3, #1
 8001104:	051b      	lsls	r3, r3, #20
 8001106:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800110e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	430a      	orrs	r2, r1
 800111a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <HAL_ADC_Init+0x1ac>)
 8001124:	4013      	ands	r3, r2
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	429a      	cmp	r2, r3
 800112a:	d10b      	bne.n	8001144 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001136:	f023 0303 	bic.w	r3, r3, #3
 800113a:	f043 0201 	orr.w	r2, r3, #1
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001142:	e018      	b.n	8001176 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001148:	f023 0312 	bic.w	r3, r3, #18
 800114c:	f043 0210 	orr.w	r2, r3, #16
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001158:	f043 0201 	orr.w	r2, r3, #1
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001164:	e007      	b.n	8001176 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800116a:	f043 0210 	orr.w	r2, r3, #16
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001176:	7dfb      	ldrb	r3, [r7, #23]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	ffe1f7fd 	.word	0xffe1f7fd
 8001184:	ff1f0efe 	.word	0xff1f0efe

08001188 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a64      	ldr	r2, [pc, #400]	@ (8001330 <HAL_ADC_Start_DMA+0x1a8>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d004      	beq.n	80011ac <HAL_ADC_Start_DMA+0x24>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a63      	ldr	r2, [pc, #396]	@ (8001334 <HAL_ADC_Start_DMA+0x1ac>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d106      	bne.n	80011ba <HAL_ADC_Start_DMA+0x32>
 80011ac:	4b60      	ldr	r3, [pc, #384]	@ (8001330 <HAL_ADC_Start_DMA+0x1a8>)
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	f040 80b3 	bne.w	8001320 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d101      	bne.n	80011c8 <HAL_ADC_Start_DMA+0x40>
 80011c4:	2302      	movs	r3, #2
 80011c6:	e0ae      	b.n	8001326 <HAL_ADC_Start_DMA+0x19e>
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	2201      	movs	r2, #1
 80011cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f000 fa17 	bl	8001604 <ADC_Enable>
 80011d6:	4603      	mov	r3, r0
 80011d8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	f040 809a 	bne.w	8001316 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80011ea:	f023 0301 	bic.w	r3, r3, #1
 80011ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a4e      	ldr	r2, [pc, #312]	@ (8001334 <HAL_ADC_Start_DMA+0x1ac>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d105      	bne.n	800120c <HAL_ADC_Start_DMA+0x84>
 8001200:	4b4b      	ldr	r3, [pc, #300]	@ (8001330 <HAL_ADC_Start_DMA+0x1a8>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001208:	2b00      	cmp	r3, #0
 800120a:	d115      	bne.n	8001238 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001210:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001222:	2b00      	cmp	r3, #0
 8001224:	d026      	beq.n	8001274 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800122e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001236:	e01d      	b.n	8001274 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800123c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a39      	ldr	r2, [pc, #228]	@ (8001330 <HAL_ADC_Start_DMA+0x1a8>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d004      	beq.n	8001258 <HAL_ADC_Start_DMA+0xd0>
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a38      	ldr	r2, [pc, #224]	@ (8001334 <HAL_ADC_Start_DMA+0x1ac>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d10d      	bne.n	8001274 <HAL_ADC_Start_DMA+0xec>
 8001258:	4b35      	ldr	r3, [pc, #212]	@ (8001330 <HAL_ADC_Start_DMA+0x1a8>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001260:	2b00      	cmp	r3, #0
 8001262:	d007      	beq.n	8001274 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001268:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800126c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d006      	beq.n	800128e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001284:	f023 0206 	bic.w	r2, r3, #6
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800128c:	e002      	b.n	8001294 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2200      	movs	r2, #0
 8001292:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2200      	movs	r2, #0
 8001298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <HAL_ADC_Start_DMA+0x1b0>)
 80012a2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	4a24      	ldr	r2, [pc, #144]	@ (800133c <HAL_ADC_Start_DMA+0x1b4>)
 80012aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	4a23      	ldr	r2, [pc, #140]	@ (8001340 <HAL_ADC_Start_DMA+0x1b8>)
 80012b2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f06f 0202 	mvn.w	r2, #2
 80012bc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012cc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6a18      	ldr	r0, [r3, #32]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	334c      	adds	r3, #76	@ 0x4c
 80012d8:	4619      	mov	r1, r3
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f000 fbcd 	bl	8001a7c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80012ec:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80012f0:	d108      	bne.n	8001304 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001300:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001302:	e00f      	b.n	8001324 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001312:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001314:	e006      	b.n	8001324 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800131e:	e001      	b.n	8001324 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001324:	7dfb      	ldrb	r3, [r7, #23]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40012400 	.word	0x40012400
 8001334:	40012800 	.word	0x40012800
 8001338:	0800173b 	.word	0x0800173b
 800133c:	080017b7 	.word	0x080017b7
 8001340:	080017d3 	.word	0x080017d3

08001344 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001356:	2b01      	cmp	r3, #1
 8001358:	d101      	bne.n	800135e <HAL_ADC_Stop_DMA+0x1a>
 800135a:	2302      	movs	r3, #2
 800135c:	e03a      	b.n	80013d4 <HAL_ADC_Stop_DMA+0x90>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f9a6 	bl	80016b8 <ADC_ConversionStop_Disable>
 800136c:	4603      	mov	r3, r0
 800136e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d129      	bne.n	80013ca <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	689a      	ldr	r2, [r3, #8]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001384:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d11a      	bne.n	80013ca <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 fbcf 	bl	8001b3c <HAL_DMA_Abort>
 800139e:	4603      	mov	r3, r0
 80013a0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d10a      	bne.n	80013be <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013b0:	f023 0301 	bic.w	r3, r3, #1
 80013b4:	f043 0201 	orr.w	r2, r3, #1
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80013bc:	e005      	b.n	80013ca <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
	...

08001414 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800141e:	2300      	movs	r3, #0
 8001420:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001422:	2300      	movs	r3, #0
 8001424:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800142c:	2b01      	cmp	r3, #1
 800142e:	d101      	bne.n	8001434 <HAL_ADC_ConfigChannel+0x20>
 8001430:	2302      	movs	r3, #2
 8001432:	e0dc      	b.n	80015ee <HAL_ADC_ConfigChannel+0x1da>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b06      	cmp	r3, #6
 8001442:	d81c      	bhi.n	800147e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	4613      	mov	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4413      	add	r3, r2
 8001454:	3b05      	subs	r3, #5
 8001456:	221f      	movs	r2, #31
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	43db      	mvns	r3, r3
 800145e:	4019      	ands	r1, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	6818      	ldr	r0, [r3, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	3b05      	subs	r3, #5
 8001470:	fa00 f203 	lsl.w	r2, r0, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
 800147c:	e03c      	b.n	80014f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2b0c      	cmp	r3, #12
 8001484:	d81c      	bhi.n	80014c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	3b23      	subs	r3, #35	@ 0x23
 8001498:	221f      	movs	r2, #31
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	43db      	mvns	r3, r3
 80014a0:	4019      	ands	r1, r3
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	6818      	ldr	r0, [r3, #0]
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	3b23      	subs	r3, #35	@ 0x23
 80014b2:	fa00 f203 	lsl.w	r2, r0, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	430a      	orrs	r2, r1
 80014bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80014be:	e01b      	b.n	80014f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685a      	ldr	r2, [r3, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	3b41      	subs	r3, #65	@ 0x41
 80014d2:	221f      	movs	r2, #31
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	43db      	mvns	r3, r3
 80014da:	4019      	ands	r1, r3
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	4613      	mov	r3, r2
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	3b41      	subs	r3, #65	@ 0x41
 80014ec:	fa00 f203 	lsl.w	r2, r0, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b09      	cmp	r3, #9
 80014fe:	d91c      	bls.n	800153a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	68d9      	ldr	r1, [r3, #12]
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4613      	mov	r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4413      	add	r3, r2
 8001510:	3b1e      	subs	r3, #30
 8001512:	2207      	movs	r2, #7
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	4019      	ands	r1, r3
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6898      	ldr	r0, [r3, #8]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4613      	mov	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	3b1e      	subs	r3, #30
 800152c:	fa00 f203 	lsl.w	r2, r0, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	e019      	b.n	800156e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6919      	ldr	r1, [r3, #16]
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4613      	mov	r3, r2
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	4413      	add	r3, r2
 800154a:	2207      	movs	r2, #7
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	43db      	mvns	r3, r3
 8001552:	4019      	ands	r1, r3
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	6898      	ldr	r0, [r3, #8]
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4613      	mov	r3, r2
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	fa00 f203 	lsl.w	r2, r0, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	430a      	orrs	r2, r1
 800156c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b10      	cmp	r3, #16
 8001574:	d003      	beq.n	800157e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800157a:	2b11      	cmp	r3, #17
 800157c:	d132      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a1d      	ldr	r2, [pc, #116]	@ (80015f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d125      	bne.n	80015d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d126      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80015a4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b10      	cmp	r3, #16
 80015ac:	d11a      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015ae:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <HAL_ADC_ConfigChannel+0x1e8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <HAL_ADC_ConfigChannel+0x1ec>)
 80015b4:	fba2 2303 	umull	r2, r3, r2, r3
 80015b8:	0c9a      	lsrs	r2, r3, #18
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	005b      	lsls	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015c4:	e002      	b.n	80015cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1f9      	bne.n	80015c6 <HAL_ADC_ConfigChannel+0x1b2>
 80015d2:	e007      	b.n	80015e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d8:	f043 0220 	orr.w	r2, r3, #32
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	40012400 	.word	0x40012400
 80015fc:	20000004 	.word	0x20000004
 8001600:	431bde83 	.word	0x431bde83

08001604 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800160c:	2300      	movs	r3, #0
 800160e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001610:	2300      	movs	r3, #0
 8001612:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	2b01      	cmp	r3, #1
 8001620:	d040      	beq.n	80016a4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f042 0201 	orr.w	r2, r2, #1
 8001630:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001632:	4b1f      	ldr	r3, [pc, #124]	@ (80016b0 <ADC_Enable+0xac>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a1f      	ldr	r2, [pc, #124]	@ (80016b4 <ADC_Enable+0xb0>)
 8001638:	fba2 2303 	umull	r2, r3, r2, r3
 800163c:	0c9b      	lsrs	r3, r3, #18
 800163e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001640:	e002      	b.n	8001648 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	3b01      	subs	r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f9      	bne.n	8001642 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800164e:	f7ff fcb9 	bl	8000fc4 <HAL_GetTick>
 8001652:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001654:	e01f      	b.n	8001696 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001656:	f7ff fcb5 	bl	8000fc4 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d918      	bls.n	8001696 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b01      	cmp	r3, #1
 8001670:	d011      	beq.n	8001696 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001676:	f043 0210 	orr.w	r2, r3, #16
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001682:	f043 0201 	orr.w	r2, r3, #1
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e007      	b.n	80016a6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d1d8      	bne.n	8001656 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000004 	.word	0x20000004
 80016b4:	431bde83 	.word	0x431bde83

080016b8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d12e      	bne.n	8001730 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f022 0201 	bic.w	r2, r2, #1
 80016e0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016e2:	f7ff fc6f 	bl	8000fc4 <HAL_GetTick>
 80016e6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016e8:	e01b      	b.n	8001722 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80016ea:	f7ff fc6b 	bl	8000fc4 <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d914      	bls.n	8001722 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b01      	cmp	r3, #1
 8001704:	d10d      	bne.n	8001722 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170a:	f043 0210 	orr.w	r2, r3, #16
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001716:	f043 0201 	orr.w	r2, r3, #1
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e007      	b.n	8001732 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	2b01      	cmp	r3, #1
 800172e:	d0dc      	beq.n	80016ea <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001750:	2b00      	cmp	r3, #0
 8001752:	d127      	bne.n	80017a4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001758:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800176a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800176e:	d115      	bne.n	800179c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001774:	2b00      	cmp	r3, #0
 8001776:	d111      	bne.n	800179c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800177c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001788:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d105      	bne.n	800179c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001794:	f043 0201 	orr.w	r2, r3, #1
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800179c:	68f8      	ldr	r0, [r7, #12]
 800179e:	f7ff fe1d 	bl	80013dc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80017a2:	e004      	b.n	80017ae <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	4798      	blx	r3
}
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b084      	sub	sp, #16
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80017c4:	68f8      	ldr	r0, [r7, #12]
 80017c6:	f7ff fe12 	bl	80013ee <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017ca:	bf00      	nop
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017de:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f0:	f043 0204 	orr.w	r2, r3, #4
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7ff fe01 	bl	8001400 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001818:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800181e:	68ba      	ldr	r2, [r7, #8]
 8001820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001824:	4013      	ands	r3, r2
 8001826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800183a:	4a04      	ldr	r2, [pc, #16]	@ (800184c <__NVIC_SetPriorityGrouping+0x44>)
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	60d3      	str	r3, [r2, #12]
}
 8001840:	bf00      	nop
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001854:	4b04      	ldr	r3, [pc, #16]	@ (8001868 <__NVIC_GetPriorityGrouping+0x18>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	f003 0307 	and.w	r3, r3, #7
}
 800185e:	4618      	mov	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187a:	2b00      	cmp	r3, #0
 800187c:	db0b      	blt.n	8001896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	f003 021f 	and.w	r2, r3, #31
 8001884:	4906      	ldr	r1, [pc, #24]	@ (80018a0 <__NVIC_EnableIRQ+0x34>)
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	2001      	movs	r0, #1
 800188e:	fa00 f202 	lsl.w	r2, r0, r2
 8001892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001896:	bf00      	nop
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	e000e100 	.word	0xe000e100

080018a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	6039      	str	r1, [r7, #0]
 80018ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	db0a      	blt.n	80018ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	490c      	ldr	r1, [pc, #48]	@ (80018f0 <__NVIC_SetPriority+0x4c>)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	0112      	lsls	r2, r2, #4
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	440b      	add	r3, r1
 80018c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018cc:	e00a      	b.n	80018e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4908      	ldr	r1, [pc, #32]	@ (80018f4 <__NVIC_SetPriority+0x50>)
 80018d4:	79fb      	ldrb	r3, [r7, #7]
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	3b04      	subs	r3, #4
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	440b      	add	r3, r1
 80018e2:	761a      	strb	r2, [r3, #24]
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000e100 	.word	0xe000e100
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b089      	sub	sp, #36	@ 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	f1c3 0307 	rsb	r3, r3, #7
 8001912:	2b04      	cmp	r3, #4
 8001914:	bf28      	it	cs
 8001916:	2304      	movcs	r3, #4
 8001918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3304      	adds	r3, #4
 800191e:	2b06      	cmp	r3, #6
 8001920:	d902      	bls.n	8001928 <NVIC_EncodePriority+0x30>
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	3b03      	subs	r3, #3
 8001926:	e000      	b.n	800192a <NVIC_EncodePriority+0x32>
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	f04f 32ff 	mov.w	r2, #4294967295
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43da      	mvns	r2, r3
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	401a      	ands	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001940:	f04f 31ff 	mov.w	r1, #4294967295
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa01 f303 	lsl.w	r3, r1, r3
 800194a:	43d9      	mvns	r1, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	4313      	orrs	r3, r2
         );
}
 8001952:	4618      	mov	r0, r3
 8001954:	3724      	adds	r7, #36	@ 0x24
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff ff4f 	bl	8001808 <__NVIC_SetPriorityGrouping>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001972:	b580      	push	{r7, lr}
 8001974:	b086      	sub	sp, #24
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001984:	f7ff ff64 	bl	8001850 <__NVIC_GetPriorityGrouping>
 8001988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	68b9      	ldr	r1, [r7, #8]
 800198e:	6978      	ldr	r0, [r7, #20]
 8001990:	f7ff ffb2 	bl	80018f8 <NVIC_EncodePriority>
 8001994:	4602      	mov	r2, r0
 8001996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199a:	4611      	mov	r1, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff81 	bl	80018a4 <__NVIC_SetPriority>
}
 80019a2:	bf00      	nop
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff57 	bl	800186c <__NVIC_EnableIRQ>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e043      	b.n	8001a66 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <HAL_DMA_Init+0xa8>)
 80019e6:	4413      	add	r3, r2
 80019e8:	4a22      	ldr	r2, [pc, #136]	@ (8001a74 <HAL_DMA_Init+0xac>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	091b      	lsrs	r3, r3, #4
 80019f0:	009a      	lsls	r2, r3, #2
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a1f      	ldr	r2, [pc, #124]	@ (8001a78 <HAL_DMA_Init+0xb0>)
 80019fa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2202      	movs	r2, #2
 8001a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001a12:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001a16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a40:	68fa      	ldr	r2, [r7, #12]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	bffdfff8 	.word	0xbffdfff8
 8001a74:	cccccccd 	.word	0xcccccccd
 8001a78:	40020000 	.word	0x40020000

08001a7c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
 8001a88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d101      	bne.n	8001a9c <HAL_DMA_Start_IT+0x20>
 8001a98:	2302      	movs	r3, #2
 8001a9a:	e04b      	b.n	8001b34 <HAL_DMA_Start_IT+0xb8>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d13a      	bne.n	8001b26 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2200      	movs	r2, #0
 8001abc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0201 	bic.w	r2, r2, #1
 8001acc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f000 f973 	bl	8001dc0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d008      	beq.n	8001af4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f042 020e 	orr.w	r2, r2, #14
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e00f      	b.n	8001b14 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f022 0204 	bic.w	r2, r2, #4
 8001b02:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 020a 	orr.w	r2, r2, #10
 8001b12:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f042 0201 	orr.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	e005      	b.n	8001b32 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d008      	beq.n	8001b66 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2204      	movs	r2, #4
 8001b58:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e020      	b.n	8001ba8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 020e 	bic.w	r2, r2, #14
 8001b74:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0201 	bic.w	r2, r2, #1
 8001b84:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b8e:	2101      	movs	r1, #1
 8001b90:	fa01 f202 	lsl.w	r2, r1, r2
 8001b94:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd0:	2204      	movs	r2, #4
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d04f      	beq.n	8001c7c <HAL_DMA_IRQHandler+0xc8>
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d04a      	beq.n	8001c7c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0320 	and.w	r3, r3, #32
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d107      	bne.n	8001c04 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f022 0204 	bic.w	r2, r2, #4
 8001c02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a66      	ldr	r2, [pc, #408]	@ (8001da4 <HAL_DMA_IRQHandler+0x1f0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d029      	beq.n	8001c62 <HAL_DMA_IRQHandler+0xae>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a65      	ldr	r2, [pc, #404]	@ (8001da8 <HAL_DMA_IRQHandler+0x1f4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d022      	beq.n	8001c5e <HAL_DMA_IRQHandler+0xaa>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a63      	ldr	r2, [pc, #396]	@ (8001dac <HAL_DMA_IRQHandler+0x1f8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d01a      	beq.n	8001c58 <HAL_DMA_IRQHandler+0xa4>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a62      	ldr	r2, [pc, #392]	@ (8001db0 <HAL_DMA_IRQHandler+0x1fc>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d012      	beq.n	8001c52 <HAL_DMA_IRQHandler+0x9e>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a60      	ldr	r2, [pc, #384]	@ (8001db4 <HAL_DMA_IRQHandler+0x200>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d00a      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x98>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a5f      	ldr	r2, [pc, #380]	@ (8001db8 <HAL_DMA_IRQHandler+0x204>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d102      	bne.n	8001c46 <HAL_DMA_IRQHandler+0x92>
 8001c40:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c44:	e00e      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001c4a:	e00b      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c4c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001c50:	e008      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c52:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c56:	e005      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c5c:	e002      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c5e:	2340      	movs	r3, #64	@ 0x40
 8001c60:	e000      	b.n	8001c64 <HAL_DMA_IRQHandler+0xb0>
 8001c62:	2304      	movs	r3, #4
 8001c64:	4a55      	ldr	r2, [pc, #340]	@ (8001dbc <HAL_DMA_IRQHandler+0x208>)
 8001c66:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 8094 	beq.w	8001d9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c7a:	e08e      	b.n	8001d9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c80:	2202      	movs	r2, #2
 8001c82:	409a      	lsls	r2, r3
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d056      	beq.n	8001d3a <HAL_DMA_IRQHandler+0x186>
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d051      	beq.n	8001d3a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0320 	and.w	r3, r3, #32
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d10b      	bne.n	8001cbc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 020a 	bic.w	r2, r2, #10
 8001cb2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a38      	ldr	r2, [pc, #224]	@ (8001da4 <HAL_DMA_IRQHandler+0x1f0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d029      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x166>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a37      	ldr	r2, [pc, #220]	@ (8001da8 <HAL_DMA_IRQHandler+0x1f4>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d022      	beq.n	8001d16 <HAL_DMA_IRQHandler+0x162>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a35      	ldr	r2, [pc, #212]	@ (8001dac <HAL_DMA_IRQHandler+0x1f8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d01a      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x15c>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a34      	ldr	r2, [pc, #208]	@ (8001db0 <HAL_DMA_IRQHandler+0x1fc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d012      	beq.n	8001d0a <HAL_DMA_IRQHandler+0x156>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a32      	ldr	r2, [pc, #200]	@ (8001db4 <HAL_DMA_IRQHandler+0x200>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d00a      	beq.n	8001d04 <HAL_DMA_IRQHandler+0x150>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a31      	ldr	r2, [pc, #196]	@ (8001db8 <HAL_DMA_IRQHandler+0x204>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d102      	bne.n	8001cfe <HAL_DMA_IRQHandler+0x14a>
 8001cf8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001cfc:	e00e      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001cfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d02:	e00b      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001d04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d08:	e008      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d0e:	e005      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001d10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d14:	e002      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001d16:	2320      	movs	r3, #32
 8001d18:	e000      	b.n	8001d1c <HAL_DMA_IRQHandler+0x168>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	4a27      	ldr	r2, [pc, #156]	@ (8001dbc <HAL_DMA_IRQHandler+0x208>)
 8001d1e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d034      	beq.n	8001d9a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d38:	e02f      	b.n	8001d9a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	2208      	movs	r2, #8
 8001d40:	409a      	lsls	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d028      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x1e8>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d023      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f022 020e 	bic.w	r2, r2, #14
 8001d62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2201      	movs	r2, #1
 8001d78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d004      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	4798      	blx	r3
    }
  }
  return;
 8001d9a:	bf00      	nop
 8001d9c:	bf00      	nop
}
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40020008 	.word	0x40020008
 8001da8:	4002001c 	.word	0x4002001c
 8001dac:	40020030 	.word	0x40020030
 8001db0:	40020044 	.word	0x40020044
 8001db4:	40020058 	.word	0x40020058
 8001db8:	4002006c 	.word	0x4002006c
 8001dbc:	40020000 	.word	0x40020000

08001dc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
 8001dcc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ddc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b10      	cmp	r3, #16
 8001dec:	d108      	bne.n	8001e00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68ba      	ldr	r2, [r7, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001dfe:	e007      	b.n	8001e10 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	60da      	str	r2, [r3, #12]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
	...

08001e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b08b      	sub	sp, #44	@ 0x2c
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e26:	2300      	movs	r3, #0
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e2e:	e169      	b.n	8002104 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e30:	2201      	movs	r2, #1
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	69fa      	ldr	r2, [r7, #28]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	f040 8158 	bne.w	80020fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4a9a      	ldr	r2, [pc, #616]	@ (80020bc <HAL_GPIO_Init+0x2a0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d05e      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
 8001e58:	4a98      	ldr	r2, [pc, #608]	@ (80020bc <HAL_GPIO_Init+0x2a0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d875      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e5e:	4a98      	ldr	r2, [pc, #608]	@ (80020c0 <HAL_GPIO_Init+0x2a4>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d058      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
 8001e64:	4a96      	ldr	r2, [pc, #600]	@ (80020c0 <HAL_GPIO_Init+0x2a4>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d86f      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e6a:	4a96      	ldr	r2, [pc, #600]	@ (80020c4 <HAL_GPIO_Init+0x2a8>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d052      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
 8001e70:	4a94      	ldr	r2, [pc, #592]	@ (80020c4 <HAL_GPIO_Init+0x2a8>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d869      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e76:	4a94      	ldr	r2, [pc, #592]	@ (80020c8 <HAL_GPIO_Init+0x2ac>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d04c      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
 8001e7c:	4a92      	ldr	r2, [pc, #584]	@ (80020c8 <HAL_GPIO_Init+0x2ac>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d863      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e82:	4a92      	ldr	r2, [pc, #584]	@ (80020cc <HAL_GPIO_Init+0x2b0>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d046      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
 8001e88:	4a90      	ldr	r2, [pc, #576]	@ (80020cc <HAL_GPIO_Init+0x2b0>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d85d      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e8e:	2b12      	cmp	r3, #18
 8001e90:	d82a      	bhi.n	8001ee8 <HAL_GPIO_Init+0xcc>
 8001e92:	2b12      	cmp	r3, #18
 8001e94:	d859      	bhi.n	8001f4a <HAL_GPIO_Init+0x12e>
 8001e96:	a201      	add	r2, pc, #4	@ (adr r2, 8001e9c <HAL_GPIO_Init+0x80>)
 8001e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9c:	08001f17 	.word	0x08001f17
 8001ea0:	08001ef1 	.word	0x08001ef1
 8001ea4:	08001f03 	.word	0x08001f03
 8001ea8:	08001f45 	.word	0x08001f45
 8001eac:	08001f4b 	.word	0x08001f4b
 8001eb0:	08001f4b 	.word	0x08001f4b
 8001eb4:	08001f4b 	.word	0x08001f4b
 8001eb8:	08001f4b 	.word	0x08001f4b
 8001ebc:	08001f4b 	.word	0x08001f4b
 8001ec0:	08001f4b 	.word	0x08001f4b
 8001ec4:	08001f4b 	.word	0x08001f4b
 8001ec8:	08001f4b 	.word	0x08001f4b
 8001ecc:	08001f4b 	.word	0x08001f4b
 8001ed0:	08001f4b 	.word	0x08001f4b
 8001ed4:	08001f4b 	.word	0x08001f4b
 8001ed8:	08001f4b 	.word	0x08001f4b
 8001edc:	08001f4b 	.word	0x08001f4b
 8001ee0:	08001ef9 	.word	0x08001ef9
 8001ee4:	08001f0d 	.word	0x08001f0d
 8001ee8:	4a79      	ldr	r2, [pc, #484]	@ (80020d0 <HAL_GPIO_Init+0x2b4>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d013      	beq.n	8001f16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eee:	e02c      	b.n	8001f4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	623b      	str	r3, [r7, #32]
          break;
 8001ef6:	e029      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	3304      	adds	r3, #4
 8001efe:	623b      	str	r3, [r7, #32]
          break;
 8001f00:	e024      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	3308      	adds	r3, #8
 8001f08:	623b      	str	r3, [r7, #32]
          break;
 8001f0a:	e01f      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	330c      	adds	r3, #12
 8001f12:	623b      	str	r3, [r7, #32]
          break;
 8001f14:	e01a      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d102      	bne.n	8001f24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f1e:	2304      	movs	r3, #4
 8001f20:	623b      	str	r3, [r7, #32]
          break;
 8001f22:	e013      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d105      	bne.n	8001f38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f2c:	2308      	movs	r3, #8
 8001f2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	611a      	str	r2, [r3, #16]
          break;
 8001f36:	e009      	b.n	8001f4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f38:	2308      	movs	r3, #8
 8001f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69fa      	ldr	r2, [r7, #28]
 8001f40:	615a      	str	r2, [r3, #20]
          break;
 8001f42:	e003      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f44:	2300      	movs	r3, #0
 8001f46:	623b      	str	r3, [r7, #32]
          break;
 8001f48:	e000      	b.n	8001f4c <HAL_GPIO_Init+0x130>
          break;
 8001f4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	2bff      	cmp	r3, #255	@ 0xff
 8001f50:	d801      	bhi.n	8001f56 <HAL_GPIO_Init+0x13a>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	e001      	b.n	8001f5a <HAL_GPIO_Init+0x13e>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	2bff      	cmp	r3, #255	@ 0xff
 8001f60:	d802      	bhi.n	8001f68 <HAL_GPIO_Init+0x14c>
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	e002      	b.n	8001f6e <HAL_GPIO_Init+0x152>
 8001f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6a:	3b08      	subs	r3, #8
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	210f      	movs	r1, #15
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	401a      	ands	r2, r3
 8001f80:	6a39      	ldr	r1, [r7, #32]
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f000 80b1 	beq.w	80020fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80020d4 <HAL_GPIO_Init+0x2b8>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	4a4c      	ldr	r2, [pc, #304]	@ (80020d4 <HAL_GPIO_Init+0x2b8>)
 8001fa2:	f043 0301 	orr.w	r3, r3, #1
 8001fa6:	6193      	str	r3, [r2, #24]
 8001fa8:	4b4a      	ldr	r3, [pc, #296]	@ (80020d4 <HAL_GPIO_Init+0x2b8>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fb4:	4a48      	ldr	r2, [pc, #288]	@ (80020d8 <HAL_GPIO_Init+0x2bc>)
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	089b      	lsrs	r3, r3, #2
 8001fba:	3302      	adds	r3, #2
 8001fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	220f      	movs	r2, #15
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a40      	ldr	r2, [pc, #256]	@ (80020dc <HAL_GPIO_Init+0x2c0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d013      	beq.n	8002008 <HAL_GPIO_Init+0x1ec>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a3f      	ldr	r2, [pc, #252]	@ (80020e0 <HAL_GPIO_Init+0x2c4>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d00d      	beq.n	8002004 <HAL_GPIO_Init+0x1e8>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a3e      	ldr	r2, [pc, #248]	@ (80020e4 <HAL_GPIO_Init+0x2c8>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d007      	beq.n	8002000 <HAL_GPIO_Init+0x1e4>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a3d      	ldr	r2, [pc, #244]	@ (80020e8 <HAL_GPIO_Init+0x2cc>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d101      	bne.n	8001ffc <HAL_GPIO_Init+0x1e0>
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e006      	b.n	800200a <HAL_GPIO_Init+0x1ee>
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	e004      	b.n	800200a <HAL_GPIO_Init+0x1ee>
 8002000:	2302      	movs	r3, #2
 8002002:	e002      	b.n	800200a <HAL_GPIO_Init+0x1ee>
 8002004:	2301      	movs	r3, #1
 8002006:	e000      	b.n	800200a <HAL_GPIO_Init+0x1ee>
 8002008:	2300      	movs	r3, #0
 800200a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800200c:	f002 0203 	and.w	r2, r2, #3
 8002010:	0092      	lsls	r2, r2, #2
 8002012:	4093      	lsls	r3, r2
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4313      	orrs	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800201a:	492f      	ldr	r1, [pc, #188]	@ (80020d8 <HAL_GPIO_Init+0x2bc>)
 800201c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201e:	089b      	lsrs	r3, r3, #2
 8002020:	3302      	adds	r3, #2
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d006      	beq.n	8002042 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002034:	4b2d      	ldr	r3, [pc, #180]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	492c      	ldr	r1, [pc, #176]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	4313      	orrs	r3, r2
 800203e:	608b      	str	r3, [r1, #8]
 8002040:	e006      	b.n	8002050 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002042:	4b2a      	ldr	r3, [pc, #168]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	43db      	mvns	r3, r3
 800204a:	4928      	ldr	r1, [pc, #160]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800204c:	4013      	ands	r3, r2
 800204e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d006      	beq.n	800206a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800205c:	4b23      	ldr	r3, [pc, #140]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800205e:	68da      	ldr	r2, [r3, #12]
 8002060:	4922      	ldr	r1, [pc, #136]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	4313      	orrs	r3, r2
 8002066:	60cb      	str	r3, [r1, #12]
 8002068:	e006      	b.n	8002078 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800206a:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	43db      	mvns	r3, r3
 8002072:	491e      	ldr	r1, [pc, #120]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002074:	4013      	ands	r3, r2
 8002076:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d006      	beq.n	8002092 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002084:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002086:	685a      	ldr	r2, [r3, #4]
 8002088:	4918      	ldr	r1, [pc, #96]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
 8002090:	e006      	b.n	80020a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002092:	4b16      	ldr	r3, [pc, #88]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	43db      	mvns	r3, r3
 800209a:	4914      	ldr	r1, [pc, #80]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 800209c:	4013      	ands	r3, r2
 800209e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d021      	beq.n	80020f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020ac:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	490e      	ldr	r1, [pc, #56]	@ (80020ec <HAL_GPIO_Init+0x2d0>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	600b      	str	r3, [r1, #0]
 80020b8:	e021      	b.n	80020fe <HAL_GPIO_Init+0x2e2>
 80020ba:	bf00      	nop
 80020bc:	10320000 	.word	0x10320000
 80020c0:	10310000 	.word	0x10310000
 80020c4:	10220000 	.word	0x10220000
 80020c8:	10210000 	.word	0x10210000
 80020cc:	10120000 	.word	0x10120000
 80020d0:	10110000 	.word	0x10110000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010000 	.word	0x40010000
 80020dc:	40010800 	.word	0x40010800
 80020e0:	40010c00 	.word	0x40010c00
 80020e4:	40011000 	.word	0x40011000
 80020e8:	40011400 	.word	0x40011400
 80020ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002120 <HAL_GPIO_Init+0x304>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	4909      	ldr	r1, [pc, #36]	@ (8002120 <HAL_GPIO_Init+0x304>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002100:	3301      	adds	r3, #1
 8002102:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210a:	fa22 f303 	lsr.w	r3, r2, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	f47f ae8e 	bne.w	8001e30 <HAL_GPIO_Init+0x14>
  }
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	372c      	adds	r7, #44	@ 0x2c
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	40010400 	.word	0x40010400

08002124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	460b      	mov	r3, r1
 800212e:	807b      	strh	r3, [r7, #2]
 8002130:	4613      	mov	r3, r2
 8002132:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002134:	787b      	ldrb	r3, [r7, #1]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800213a:	887a      	ldrh	r2, [r7, #2]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002140:	e003      	b.n	800214a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002142:	887b      	ldrh	r3, [r7, #2]
 8002144:	041a      	lsls	r2, r3, #16
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	611a      	str	r2, [r3, #16]
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e272      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 8087 	beq.w	8002282 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002174:	4b92      	ldr	r3, [pc, #584]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f003 030c 	and.w	r3, r3, #12
 800217c:	2b04      	cmp	r3, #4
 800217e:	d00c      	beq.n	800219a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002180:	4b8f      	ldr	r3, [pc, #572]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 030c 	and.w	r3, r3, #12
 8002188:	2b08      	cmp	r3, #8
 800218a:	d112      	bne.n	80021b2 <HAL_RCC_OscConfig+0x5e>
 800218c:	4b8c      	ldr	r3, [pc, #560]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002198:	d10b      	bne.n	80021b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219a:	4b89      	ldr	r3, [pc, #548]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d06c      	beq.n	8002280 <HAL_RCC_OscConfig+0x12c>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d168      	bne.n	8002280 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e24c      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x76>
 80021bc:	4b80      	ldr	r3, [pc, #512]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a7f      	ldr	r2, [pc, #508]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	e02e      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10c      	bne.n	80021ec <HAL_RCC_OscConfig+0x98>
 80021d2:	4b7b      	ldr	r3, [pc, #492]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a7a      	ldr	r2, [pc, #488]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	4b78      	ldr	r3, [pc, #480]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a77      	ldr	r2, [pc, #476]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	e01d      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0xbc>
 80021f6:	4b72      	ldr	r3, [pc, #456]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a71      	ldr	r2, [pc, #452]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	4b6f      	ldr	r3, [pc, #444]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a6e      	ldr	r2, [pc, #440]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e00b      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 8002210:	4b6b      	ldr	r3, [pc, #428]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a6a      	ldr	r2, [pc, #424]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	4b68      	ldr	r3, [pc, #416]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a67      	ldr	r2, [pc, #412]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002222:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002226:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d013      	beq.n	8002258 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7fe fec8 	bl	8000fc4 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002238:	f7fe fec4 	bl	8000fc4 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b64      	cmp	r3, #100	@ 0x64
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e200      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224a:	4b5d      	ldr	r3, [pc, #372]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0f0      	beq.n	8002238 <HAL_RCC_OscConfig+0xe4>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002258:	f7fe feb4 	bl	8000fc4 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7fe feb0 	bl	8000fc4 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	@ 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e1ec      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002272:	4b53      	ldr	r3, [pc, #332]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x10c>
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d063      	beq.n	8002356 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800228e:	4b4c      	ldr	r3, [pc, #304]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 030c 	and.w	r3, r3, #12
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00b      	beq.n	80022b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800229a:	4b49      	ldr	r3, [pc, #292]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d11c      	bne.n	80022e0 <HAL_RCC_OscConfig+0x18c>
 80022a6:	4b46      	ldr	r3, [pc, #280]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d116      	bne.n	80022e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	4b43      	ldr	r3, [pc, #268]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d005      	beq.n	80022ca <HAL_RCC_OscConfig+0x176>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d001      	beq.n	80022ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e1c0      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ca:	4b3d      	ldr	r3, [pc, #244]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	4939      	ldr	r1, [pc, #228]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022de:	e03a      	b.n	8002356 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d020      	beq.n	800232a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e8:	4b36      	ldr	r3, [pc, #216]	@ (80023c4 <HAL_RCC_OscConfig+0x270>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7fe fe69 	bl	8000fc4 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	e008      	b.n	8002308 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f6:	f7fe fe65 	bl	8000fc4 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e1a1      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002308:	4b2d      	ldr	r3, [pc, #180]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0f0      	beq.n	80022f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002314:	4b2a      	ldr	r3, [pc, #168]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	4927      	ldr	r1, [pc, #156]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002324:	4313      	orrs	r3, r2
 8002326:	600b      	str	r3, [r1, #0]
 8002328:	e015      	b.n	8002356 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800232a:	4b26      	ldr	r3, [pc, #152]	@ (80023c4 <HAL_RCC_OscConfig+0x270>)
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7fe fe48 	bl	8000fc4 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002338:	f7fe fe44 	bl	8000fc4 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e180      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234a:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	2b00      	cmp	r3, #0
 8002360:	d03a      	beq.n	80023d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d019      	beq.n	800239e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800236a:	4b17      	ldr	r3, [pc, #92]	@ (80023c8 <HAL_RCC_OscConfig+0x274>)
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002370:	f7fe fe28 	bl	8000fc4 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002378:	f7fe fe24 	bl	8000fc4 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e160      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238a:	4b0d      	ldr	r3, [pc, #52]	@ (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800238c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002396:	2001      	movs	r0, #1
 8002398:	f000 faea 	bl	8002970 <RCC_Delay>
 800239c:	e01c      	b.n	80023d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800239e:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <HAL_RCC_OscConfig+0x274>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a4:	f7fe fe0e 	bl	8000fc4 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023aa:	e00f      	b.n	80023cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ac:	f7fe fe0a 	bl	8000fc4 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d908      	bls.n	80023cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e146      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000
 80023c4:	42420000 	.word	0x42420000
 80023c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023cc:	4b92      	ldr	r3, [pc, #584]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e9      	bne.n	80023ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 80a6 	beq.w	8002532 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e6:	2300      	movs	r3, #0
 80023e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b8b      	ldr	r3, [pc, #556]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10d      	bne.n	8002412 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b88      	ldr	r3, [pc, #544]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a87      	ldr	r2, [pc, #540]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002400:	61d3      	str	r3, [r2, #28]
 8002402:	4b85      	ldr	r3, [pc, #532]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800240e:	2301      	movs	r3, #1
 8002410:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002412:	4b82      	ldr	r3, [pc, #520]	@ (800261c <HAL_RCC_OscConfig+0x4c8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d118      	bne.n	8002450 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800241e:	4b7f      	ldr	r3, [pc, #508]	@ (800261c <HAL_RCC_OscConfig+0x4c8>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a7e      	ldr	r2, [pc, #504]	@ (800261c <HAL_RCC_OscConfig+0x4c8>)
 8002424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242a:	f7fe fdcb 	bl	8000fc4 <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002430:	e008      	b.n	8002444 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002432:	f7fe fdc7 	bl	8000fc4 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b64      	cmp	r3, #100	@ 0x64
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e103      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002444:	4b75      	ldr	r3, [pc, #468]	@ (800261c <HAL_RCC_OscConfig+0x4c8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244c:	2b00      	cmp	r3, #0
 800244e:	d0f0      	beq.n	8002432 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d106      	bne.n	8002466 <HAL_RCC_OscConfig+0x312>
 8002458:	4b6f      	ldr	r3, [pc, #444]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4a6e      	ldr	r2, [pc, #440]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6213      	str	r3, [r2, #32]
 8002464:	e02d      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10c      	bne.n	8002488 <HAL_RCC_OscConfig+0x334>
 800246e:	4b6a      	ldr	r3, [pc, #424]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	4a69      	ldr	r2, [pc, #420]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002474:	f023 0301 	bic.w	r3, r3, #1
 8002478:	6213      	str	r3, [r2, #32]
 800247a:	4b67      	ldr	r3, [pc, #412]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	4a66      	ldr	r2, [pc, #408]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002480:	f023 0304 	bic.w	r3, r3, #4
 8002484:	6213      	str	r3, [r2, #32]
 8002486:	e01c      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	2b05      	cmp	r3, #5
 800248e:	d10c      	bne.n	80024aa <HAL_RCC_OscConfig+0x356>
 8002490:	4b61      	ldr	r3, [pc, #388]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	4a60      	ldr	r2, [pc, #384]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	f043 0304 	orr.w	r3, r3, #4
 800249a:	6213      	str	r3, [r2, #32]
 800249c:	4b5e      	ldr	r3, [pc, #376]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	4a5d      	ldr	r2, [pc, #372]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6213      	str	r3, [r2, #32]
 80024a8:	e00b      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 80024aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	4a5a      	ldr	r2, [pc, #360]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	6213      	str	r3, [r2, #32]
 80024b6:	4b58      	ldr	r3, [pc, #352]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	4a57      	ldr	r2, [pc, #348]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024bc:	f023 0304 	bic.w	r3, r3, #4
 80024c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d015      	beq.n	80024f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7fe fd7b 	bl	8000fc4 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d0:	e00a      	b.n	80024e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d2:	f7fe fd77 	bl	8000fc4 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e0b1      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0ee      	beq.n	80024d2 <HAL_RCC_OscConfig+0x37e>
 80024f4:	e014      	b.n	8002520 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f6:	f7fe fd65 	bl	8000fc4 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fc:	e00a      	b.n	8002514 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fe:	f7fe fd61 	bl	8000fc4 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f241 3288 	movw	r2, #5000	@ 0x1388
 800250c:	4293      	cmp	r3, r2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e09b      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002514:	4b40      	ldr	r3, [pc, #256]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1ee      	bne.n	80024fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002520:	7dfb      	ldrb	r3, [r7, #23]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d105      	bne.n	8002532 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002526:	4b3c      	ldr	r3, [pc, #240]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4a3b      	ldr	r2, [pc, #236]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800252c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002530:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 8087 	beq.w	800264a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800253c:	4b36      	ldr	r3, [pc, #216]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b08      	cmp	r3, #8
 8002546:	d061      	beq.n	800260c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d146      	bne.n	80025de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <HAL_RCC_OscConfig+0x4cc>)
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002556:	f7fe fd35 	bl	8000fc4 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255e:	f7fe fd31 	bl	8000fc4 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e06d      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002570:	4b29      	ldr	r3, [pc, #164]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f0      	bne.n	800255e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002584:	d108      	bne.n	8002598 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002586:	4b24      	ldr	r3, [pc, #144]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	4921      	ldr	r1, [pc, #132]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002598:	4b1f      	ldr	r3, [pc, #124]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a19      	ldr	r1, [r3, #32]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	430b      	orrs	r3, r1
 80025aa:	491b      	ldr	r1, [pc, #108]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002620 <HAL_RCC_OscConfig+0x4cc>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b6:	f7fe fd05 	bl	8000fc4 <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025be:	f7fe fd01 	bl	8000fc4 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e03d      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d0:	4b11      	ldr	r3, [pc, #68]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0f0      	beq.n	80025be <HAL_RCC_OscConfig+0x46a>
 80025dc:	e035      	b.n	800264a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <HAL_RCC_OscConfig+0x4cc>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e4:	f7fe fcee 	bl	8000fc4 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ec:	f7fe fcea 	bl	8000fc4 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e026      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025fe:	4b06      	ldr	r3, [pc, #24]	@ (8002618 <HAL_RCC_OscConfig+0x4c4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x498>
 800260a:	e01e      	b.n	800264a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d107      	bne.n	8002624 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e019      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
 8002618:	40021000 	.word	0x40021000
 800261c:	40007000 	.word	0x40007000
 8002620:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002624:	4b0b      	ldr	r3, [pc, #44]	@ (8002654 <HAL_RCC_OscConfig+0x500>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	429a      	cmp	r2, r3
 8002636:	d106      	bne.n	8002646 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002642:	429a      	cmp	r2, r3
 8002644:	d001      	beq.n	800264a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40021000 	.word	0x40021000

08002658 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e0d0      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800266c:	4b6a      	ldr	r3, [pc, #424]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0307 	and.w	r3, r3, #7
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d910      	bls.n	800269c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4b67      	ldr	r3, [pc, #412]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 0207 	bic.w	r2, r3, #7
 8002682:	4965      	ldr	r1, [pc, #404]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268a:	4b63      	ldr	r3, [pc, #396]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0307 	and.w	r3, r3, #7
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0b8      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b4:	4b59      	ldr	r3, [pc, #356]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4a58      	ldr	r2, [pc, #352]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80026be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026cc:	4b53      	ldr	r3, [pc, #332]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4a52      	ldr	r2, [pc, #328]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80026d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d8:	4b50      	ldr	r3, [pc, #320]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	494d      	ldr	r1, [pc, #308]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d040      	beq.n	8002778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b47      	ldr	r3, [pc, #284]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d115      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e07f      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d107      	bne.n	8002726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002716:	4b41      	ldr	r3, [pc, #260]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d109      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e073      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002726:	4b3d      	ldr	r3, [pc, #244]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e06b      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002736:	4b39      	ldr	r3, [pc, #228]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f023 0203 	bic.w	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4936      	ldr	r1, [pc, #216]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	4313      	orrs	r3, r2
 8002746:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002748:	f7fe fc3c 	bl	8000fc4 <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274e:	e00a      	b.n	8002766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002750:	f7fe fc38 	bl	8000fc4 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e053      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002766:	4b2d      	ldr	r3, [pc, #180]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 020c 	and.w	r2, r3, #12
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	429a      	cmp	r2, r3
 8002776:	d1eb      	bne.n	8002750 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002778:	4b27      	ldr	r3, [pc, #156]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d210      	bcs.n	80027a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002786:	4b24      	ldr	r3, [pc, #144]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 0207 	bic.w	r2, r3, #7
 800278e:	4922      	ldr	r1, [pc, #136]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	4313      	orrs	r3, r2
 8002794:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e032      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b4:	4b19      	ldr	r3, [pc, #100]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4916      	ldr	r1, [pc, #88]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027d2:	4b12      	ldr	r3, [pc, #72]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	490e      	ldr	r1, [pc, #56]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027e6:	f000 f821 	bl	800282c <HAL_RCC_GetSysClockFreq>
 80027ea:	4602      	mov	r2, r0
 80027ec:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	490a      	ldr	r1, [pc, #40]	@ (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027f8:	5ccb      	ldrb	r3, [r1, r3]
 80027fa:	fa22 f303 	lsr.w	r3, r2, r3
 80027fe:	4a09      	ldr	r2, [pc, #36]	@ (8002824 <HAL_RCC_ClockConfig+0x1cc>)
 8002800:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002802:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <HAL_RCC_ClockConfig+0x1d0>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fac2 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40022000 	.word	0x40022000
 800281c:	40021000 	.word	0x40021000
 8002820:	08005e9c 	.word	0x08005e9c
 8002824:	20000004 	.word	0x20000004
 8002828:	20000008 	.word	0x20000008

0800282c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800282c:	b480      	push	{r7}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	2300      	movs	r3, #0
 8002838:	60bb      	str	r3, [r7, #8]
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002842:	2300      	movs	r3, #0
 8002844:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002846:	4b1e      	ldr	r3, [pc, #120]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f003 030c 	and.w	r3, r3, #12
 8002852:	2b04      	cmp	r3, #4
 8002854:	d002      	beq.n	800285c <HAL_RCC_GetSysClockFreq+0x30>
 8002856:	2b08      	cmp	r3, #8
 8002858:	d003      	beq.n	8002862 <HAL_RCC_GetSysClockFreq+0x36>
 800285a:	e027      	b.n	80028ac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800285c:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800285e:	613b      	str	r3, [r7, #16]
      break;
 8002860:	e027      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	0c9b      	lsrs	r3, r3, #18
 8002866:	f003 030f 	and.w	r3, r3, #15
 800286a:	4a17      	ldr	r2, [pc, #92]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800286c:	5cd3      	ldrb	r3, [r2, r3]
 800286e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d010      	beq.n	800289c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x94>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	0c5b      	lsrs	r3, r3, #17
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	4a11      	ldr	r2, [pc, #68]	@ (80028cc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002886:	5cd3      	ldrb	r3, [r2, r3]
 8002888:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a0d      	ldr	r2, [pc, #52]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800288e:	fb03 f202 	mul.w	r2, r3, r2
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	fbb2 f3f3 	udiv	r3, r2, r3
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	e004      	b.n	80028a6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a0c      	ldr	r2, [pc, #48]	@ (80028d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028a0:	fb02 f303 	mul.w	r3, r2, r3
 80028a4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	613b      	str	r3, [r7, #16]
      break;
 80028aa:	e002      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028ac:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ae:	613b      	str	r3, [r7, #16]
      break;
 80028b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028b2:	693b      	ldr	r3, [r7, #16]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	371c      	adds	r7, #28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bc80      	pop	{r7}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40021000 	.word	0x40021000
 80028c4:	007a1200 	.word	0x007a1200
 80028c8:	08005eb4 	.word	0x08005eb4
 80028cc:	08005ec4 	.word	0x08005ec4
 80028d0:	003d0900 	.word	0x003d0900

080028d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d8:	4b02      	ldr	r3, [pc, #8]	@ (80028e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80028da:	681b      	ldr	r3, [r3, #0]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr
 80028e4:	20000004 	.word	0x20000004

080028e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028ec:	f7ff fff2 	bl	80028d4 <HAL_RCC_GetHCLKFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	0a1b      	lsrs	r3, r3, #8
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	4903      	ldr	r1, [pc, #12]	@ (800290c <HAL_RCC_GetPCLK1Freq+0x24>)
 80028fe:	5ccb      	ldrb	r3, [r1, r3]
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002904:	4618      	mov	r0, r3
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40021000 	.word	0x40021000
 800290c:	08005eac 	.word	0x08005eac

08002910 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	220f      	movs	r2, #15
 800291e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002920:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <HAL_RCC_GetClockConfig+0x58>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0203 	and.w	r2, r3, #3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800292c:	4b0e      	ldr	r3, [pc, #56]	@ (8002968 <HAL_RCC_GetClockConfig+0x58>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002938:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <HAL_RCC_GetClockConfig+0x58>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002944:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <HAL_RCC_GetClockConfig+0x58>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	08db      	lsrs	r3, r3, #3
 800294a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002952:	4b06      	ldr	r3, [pc, #24]	@ (800296c <HAL_RCC_GetClockConfig+0x5c>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0207 	and.w	r2, r3, #7
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr
 8002968:	40021000 	.word	0x40021000
 800296c:	40022000 	.word	0x40022000

08002970 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002978:	4b0a      	ldr	r3, [pc, #40]	@ (80029a4 <RCC_Delay+0x34>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0a      	ldr	r2, [pc, #40]	@ (80029a8 <RCC_Delay+0x38>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	0a5b      	lsrs	r3, r3, #9
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	fb02 f303 	mul.w	r3, r2, r3
 800298a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800298c:	bf00      	nop
  }
  while (Delay --);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1e5a      	subs	r2, r3, #1
 8002992:	60fa      	str	r2, [r7, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d1f9      	bne.n	800298c <RCC_Delay+0x1c>
}
 8002998:	bf00      	nop
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	20000004 	.word	0x20000004
 80029a8:	10624dd3 	.word	0x10624dd3

080029ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d07d      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80029c8:	2300      	movs	r3, #0
 80029ca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029cc:	4b4f      	ldr	r3, [pc, #316]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10d      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d8:	4b4c      	ldr	r3, [pc, #304]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029da:	69db      	ldr	r3, [r3, #28]
 80029dc:	4a4b      	ldr	r2, [pc, #300]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029e2:	61d3      	str	r3, [r2, #28]
 80029e4:	4b49      	ldr	r3, [pc, #292]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029e6:	69db      	ldr	r3, [r3, #28]
 80029e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029f0:	2301      	movs	r3, #1
 80029f2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f4:	4b46      	ldr	r3, [pc, #280]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d118      	bne.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a00:	4b43      	ldr	r3, [pc, #268]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a42      	ldr	r2, [pc, #264]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a0c:	f7fe fada 	bl	8000fc4 <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a12:	e008      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a14:	f7fe fad6 	bl	8000fc4 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b64      	cmp	r3, #100	@ 0x64
 8002a20:	d901      	bls.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e06d      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a26:	4b3a      	ldr	r3, [pc, #232]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0f0      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a32:	4b36      	ldr	r3, [pc, #216]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a3a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d02e      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d027      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a50:	4b2e      	ldr	r3, [pc, #184]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a58:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a5a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a60:	4b2c      	ldr	r3, [pc, #176]	@ (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a66:	4a29      	ldr	r2, [pc, #164]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d014      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a76:	f7fe faa5 	bl	8000fc4 <HAL_GetTick>
 8002a7a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a7c:	e00a      	b.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7e:	f7fe faa1 	bl	8000fc4 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e036      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a94:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0ee      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	4917      	ldr	r1, [pc, #92]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ab2:	7dfb      	ldrb	r3, [r7, #23]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d105      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab8:	4b14      	ldr	r3, [pc, #80]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	4a13      	ldr	r2, [pc, #76]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002abe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ac2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	490b      	ldr	r1, [pc, #44]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d008      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002aee:	4b07      	ldr	r3, [pc, #28]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	4904      	ldr	r1, [pc, #16]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3718      	adds	r7, #24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40007000 	.word	0x40007000
 8002b14:	42420440 	.word	0x42420440

08002b18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e041      	b.n	8002bae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d106      	bne.n	8002b44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f839 	bl	8002bb6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2202      	movs	r2, #2
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3304      	adds	r3, #4
 8002b54:	4619      	mov	r1, r3
 8002b56:	4610      	mov	r0, r2
 8002b58:	f000 f99c 	bl	8002e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d001      	beq.n	8002be0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e03a      	b.n	8002c56 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2202      	movs	r2, #2
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68da      	ldr	r2, [r3, #12]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a18      	ldr	r2, [pc, #96]	@ (8002c60 <HAL_TIM_Base_Start_IT+0x98>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00e      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x58>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c0a:	d009      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x58>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a14      	ldr	r2, [pc, #80]	@ (8002c64 <HAL_TIM_Base_Start_IT+0x9c>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d004      	beq.n	8002c20 <HAL_TIM_Base_Start_IT+0x58>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a13      	ldr	r2, [pc, #76]	@ (8002c68 <HAL_TIM_Base_Start_IT+0xa0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d111      	bne.n	8002c44 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2b06      	cmp	r3, #6
 8002c30:	d010      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0201 	orr.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c42:	e007      	b.n	8002c54 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	40000400 	.word	0x40000400
 8002c68:	40000800 	.word	0x40000800

08002c6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d020      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01b      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0202 	mvn.w	r2, #2
 8002ca0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f8d1 	bl	8002e5e <HAL_TIM_IC_CaptureCallback>
 8002cbc:	e005      	b.n	8002cca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f8c4 	bl	8002e4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f8d3 	bl	8002e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0304 	and.w	r3, r3, #4
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d020      	beq.n	8002d1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d01b      	beq.n	8002d1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0204 	mvn.w	r2, #4
 8002cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f8ab 	bl	8002e5e <HAL_TIM_IC_CaptureCallback>
 8002d08:	e005      	b.n	8002d16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f89e 	bl	8002e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f8ad 	bl	8002e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f003 0308 	and.w	r3, r3, #8
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d020      	beq.n	8002d68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d01b      	beq.n	8002d68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0208 	mvn.w	r2, #8
 8002d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2204      	movs	r2, #4
 8002d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f885 	bl	8002e5e <HAL_TIM_IC_CaptureCallback>
 8002d54:	e005      	b.n	8002d62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f878 	bl	8002e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f887 	bl	8002e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d020      	beq.n	8002db4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d01b      	beq.n	8002db4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0210 	mvn.w	r2, #16
 8002d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2208      	movs	r2, #8
 8002d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 f85f 	bl	8002e5e <HAL_TIM_IC_CaptureCallback>
 8002da0:	e005      	b.n	8002dae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f852 	bl	8002e4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f861 	bl	8002e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00c      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f06f 0201 	mvn.w	r2, #1
 8002dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7fd ff2a 	bl	8000c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00c      	beq.n	8002dfc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d007      	beq.n	8002dfc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f8c3 	bl	8002f82 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00c      	beq.n	8002e20 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d007      	beq.n	8002e20 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f831 	bl	8002e82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f003 0320 	and.w	r3, r3, #32
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00c      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d007      	beq.n	8002e44 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f06f 0220 	mvn.w	r2, #32
 8002e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 f896 	bl	8002f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e44:	bf00      	nop
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr

08002e82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8002f64 <TIM_Base_SetConfig+0xd0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d00b      	beq.n	8002ec4 <TIM_Base_SetConfig+0x30>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002eb2:	d007      	beq.n	8002ec4 <TIM_Base_SetConfig+0x30>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8002f68 <TIM_Base_SetConfig+0xd4>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d003      	beq.n	8002ec4 <TIM_Base_SetConfig+0x30>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a2b      	ldr	r2, [pc, #172]	@ (8002f6c <TIM_Base_SetConfig+0xd8>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d108      	bne.n	8002ed6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a22      	ldr	r2, [pc, #136]	@ (8002f64 <TIM_Base_SetConfig+0xd0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d00b      	beq.n	8002ef6 <TIM_Base_SetConfig+0x62>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ee4:	d007      	beq.n	8002ef6 <TIM_Base_SetConfig+0x62>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f68 <TIM_Base_SetConfig+0xd4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d003      	beq.n	8002ef6 <TIM_Base_SetConfig+0x62>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8002f6c <TIM_Base_SetConfig+0xd8>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d108      	bne.n	8002f08 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	68fa      	ldr	r2, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8002f64 <TIM_Base_SetConfig+0xd0>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d103      	bne.n	8002f3c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	691a      	ldr	r2, [r3, #16]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f023 0201 	bic.w	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	611a      	str	r2, [r3, #16]
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	3714      	adds	r7, #20
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40000400 	.word	0x40000400
 8002f6c:	40000800 	.word	0x40000800

08002f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr

08002f82 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	3b04      	subs	r3, #4
 8002fa4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002fac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b04      	subs	r3, #4
 8002fb2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	f023 0201 	bic.w	r2, r3, #1
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	3b04      	subs	r3, #4
 8002fc2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002fc4:	4a08      	ldr	r2, [pc, #32]	@ (8002fe8 <pxPortInitialiseStack+0x54>)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3b14      	subs	r3, #20
 8002fce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	3b20      	subs	r3, #32
 8002fda:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr
 8002fe8:	08002fed 	.word	0x08002fed

08002fec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002ff6:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <prvTaskExitError+0x54>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ffe:	d00b      	beq.n	8003018 <prvTaskExitError+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003004:	f383 8811 	msr	BASEPRI, r3
 8003008:	f3bf 8f6f 	isb	sy
 800300c:	f3bf 8f4f 	dsb	sy
 8003010:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003012:	bf00      	nop
 8003014:	bf00      	nop
 8003016:	e7fd      	b.n	8003014 <prvTaskExitError+0x28>
    __asm volatile
 8003018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800301c:	f383 8811 	msr	BASEPRI, r3
 8003020:	f3bf 8f6f 	isb	sy
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	60bb      	str	r3, [r7, #8]
}
 800302a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800302c:	bf00      	nop
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0fc      	beq.n	800302e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003034:	bf00      	nop
 8003036:	bf00      	nop
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr
 8003040:	20000010 	.word	0x20000010
	...

08003050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003050:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <pxCurrentTCBConst2>)
 8003052:	6819      	ldr	r1, [r3, #0]
 8003054:	6808      	ldr	r0, [r1, #0]
 8003056:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800305a:	f380 8809 	msr	PSP, r0
 800305e:	f3bf 8f6f 	isb	sy
 8003062:	f04f 0000 	mov.w	r0, #0
 8003066:	f380 8811 	msr	BASEPRI, r0
 800306a:	f04e 0e0d 	orr.w	lr, lr, #13
 800306e:	4770      	bx	lr

08003070 <pxCurrentTCBConst2>:
 8003070:	20004540 	.word	0x20004540
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8003074:	bf00      	nop
 8003076:	bf00      	nop

08003078 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8003078:	4806      	ldr	r0, [pc, #24]	@ (8003094 <prvPortStartFirstTask+0x1c>)
 800307a:	6800      	ldr	r0, [r0, #0]
 800307c:	6800      	ldr	r0, [r0, #0]
 800307e:	f380 8808 	msr	MSP, r0
 8003082:	b662      	cpsie	i
 8003084:	b661      	cpsie	f
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	f3bf 8f6f 	isb	sy
 800308e:	df00      	svc	0
 8003090:	bf00      	nop
 8003092:	0000      	.short	0x0000
 8003094:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8003098:	bf00      	nop
 800309a:	bf00      	nop

0800309c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b08a      	sub	sp, #40	@ 0x28
 80030a0:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80030a2:	4b54      	ldr	r3, [pc, #336]	@ (80031f4 <xPortStartScheduler+0x158>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80030a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030aa:	332c      	adds	r3, #44	@ 0x2c
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a52      	ldr	r2, [pc, #328]	@ (80031f8 <xPortStartScheduler+0x15c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d00b      	beq.n	80030cc <xPortStartScheduler+0x30>
    __asm volatile
 80030b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b8:	f383 8811 	msr	BASEPRI, r3
 80030bc:	f3bf 8f6f 	isb	sy
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	61fb      	str	r3, [r7, #28]
}
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <xPortStartScheduler+0x2c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	3338      	adds	r3, #56	@ 0x38
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a4a      	ldr	r2, [pc, #296]	@ (80031fc <xPortStartScheduler+0x160>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00b      	beq.n	80030f0 <xPortStartScheduler+0x54>
    __asm volatile
 80030d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030dc:	f383 8811 	msr	BASEPRI, r3
 80030e0:	f3bf 8f6f 	isb	sy
 80030e4:	f3bf 8f4f 	dsb	sy
 80030e8:	61bb      	str	r3, [r7, #24]
}
 80030ea:	bf00      	nop
 80030ec:	bf00      	nop
 80030ee:	e7fd      	b.n	80030ec <xPortStartScheduler+0x50>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80030f4:	4b42      	ldr	r3, [pc, #264]	@ (8003200 <xPortStartScheduler+0x164>)
 80030f6:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	22ff      	movs	r2, #255	@ 0xff
 8003104:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003116:	b2da      	uxtb	r2, r3
 8003118:	4b3a      	ldr	r3, [pc, #232]	@ (8003204 <xPortStartScheduler+0x168>)
 800311a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800311c:	4b39      	ldr	r3, [pc, #228]	@ (8003204 <xPortStartScheduler+0x168>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d10b      	bne.n	800313c <xPortStartScheduler+0xa0>
    __asm volatile
 8003124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003128:	f383 8811 	msr	BASEPRI, r3
 800312c:	f3bf 8f6f 	isb	sy
 8003130:	f3bf 8f4f 	dsb	sy
 8003134:	617b      	str	r3, [r7, #20]
}
 8003136:	bf00      	nop
 8003138:	bf00      	nop
 800313a:	e7fd      	b.n	8003138 <xPortStartScheduler+0x9c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	b2db      	uxtb	r3, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003146:	2b00      	cmp	r3, #0
 8003148:	d013      	beq.n	8003172 <xPortStartScheduler+0xd6>
    __asm volatile
 800314a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800314e:	f383 8811 	msr	BASEPRI, r3
 8003152:	f3bf 8f6f 	isb	sy
 8003156:	f3bf 8f4f 	dsb	sy
 800315a:	613b      	str	r3, [r7, #16]
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	e7fd      	b.n	800315e <xPortStartScheduler+0xc2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	3301      	adds	r3, #1
 8003166:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003168:	79fb      	ldrb	r3, [r7, #7]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	b2db      	uxtb	r3, r3
 8003170:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800317a:	2b80      	cmp	r3, #128	@ 0x80
 800317c:	d0f1      	beq.n	8003162 <xPortStartScheduler+0xc6>
        }

        if( ulImplementedPrioBits == 8 )
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	2b08      	cmp	r3, #8
 8003182:	d103      	bne.n	800318c <xPortStartScheduler+0xf0>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8003184:	4b20      	ldr	r3, [pc, #128]	@ (8003208 <xPortStartScheduler+0x16c>)
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	e004      	b.n	8003196 <xPortStartScheduler+0xfa>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f1c3 0307 	rsb	r3, r3, #7
 8003192:	4a1d      	ldr	r2, [pc, #116]	@ (8003208 <xPortStartScheduler+0x16c>)
 8003194:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003196:	4b1c      	ldr	r3, [pc, #112]	@ (8003208 <xPortStartScheduler+0x16c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	021b      	lsls	r3, r3, #8
 800319c:	4a1a      	ldr	r2, [pc, #104]	@ (8003208 <xPortStartScheduler+0x16c>)
 800319e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80031a0:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <xPortStartScheduler+0x16c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031a8:	4a17      	ldr	r2, [pc, #92]	@ (8003208 <xPortStartScheduler+0x16c>)
 80031aa:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	6a3b      	ldr	r3, [r7, #32]
 80031b2:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80031b4:	4b15      	ldr	r3, [pc, #84]	@ (800320c <xPortStartScheduler+0x170>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a14      	ldr	r2, [pc, #80]	@ (800320c <xPortStartScheduler+0x170>)
 80031ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031be:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80031c0:	4b12      	ldr	r3, [pc, #72]	@ (800320c <xPortStartScheduler+0x170>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a11      	ldr	r2, [pc, #68]	@ (800320c <xPortStartScheduler+0x170>)
 80031c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031ca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80031cc:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <xPortStartScheduler+0x174>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80031d2:	f000 f8c3 	bl	800335c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80031d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003214 <xPortStartScheduler+0x178>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80031dc:	f7ff ff4c 	bl	8003078 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80031e0:	f001 fe5a 	bl	8004e98 <vTaskSwitchContext>
    prvTaskExitError();
 80031e4:	f7ff ff02 	bl	8002fec <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3728      	adds	r7, #40	@ 0x28
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	e000ed08 	.word	0xe000ed08
 80031f8:	08003051 	.word	0x08003051
 80031fc:	080032d1 	.word	0x080032d1
 8003200:	e000e400 	.word	0xe000e400
 8003204:	2000011c 	.word	0x2000011c
 8003208:	20000120 	.word	0x20000120
 800320c:	e000ed20 	.word	0xe000ed20
 8003210:	e000ed1c 	.word	0xe000ed1c
 8003214:	20000010 	.word	0x20000010

08003218 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
    __asm volatile
 800321e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003222:	f383 8811 	msr	BASEPRI, r3
 8003226:	f3bf 8f6f 	isb	sy
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	607b      	str	r3, [r7, #4]
}
 8003230:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003232:	4b0f      	ldr	r3, [pc, #60]	@ (8003270 <vPortEnterCritical+0x58>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	3301      	adds	r3, #1
 8003238:	4a0d      	ldr	r2, [pc, #52]	@ (8003270 <vPortEnterCritical+0x58>)
 800323a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800323c:	4b0c      	ldr	r3, [pc, #48]	@ (8003270 <vPortEnterCritical+0x58>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d110      	bne.n	8003266 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003244:	4b0b      	ldr	r3, [pc, #44]	@ (8003274 <vPortEnterCritical+0x5c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00b      	beq.n	8003266 <vPortEnterCritical+0x4e>
    __asm volatile
 800324e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003252:	f383 8811 	msr	BASEPRI, r3
 8003256:	f3bf 8f6f 	isb	sy
 800325a:	f3bf 8f4f 	dsb	sy
 800325e:	603b      	str	r3, [r7, #0]
}
 8003260:	bf00      	nop
 8003262:	bf00      	nop
 8003264:	e7fd      	b.n	8003262 <vPortEnterCritical+0x4a>
    }
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr
 8003270:	20000010 	.word	0x20000010
 8003274:	e000ed04 	.word	0xe000ed04

08003278 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800327e:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <vPortExitCritical+0x50>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10b      	bne.n	800329e <vPortExitCritical+0x26>
    __asm volatile
 8003286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800328a:	f383 8811 	msr	BASEPRI, r3
 800328e:	f3bf 8f6f 	isb	sy
 8003292:	f3bf 8f4f 	dsb	sy
 8003296:	607b      	str	r3, [r7, #4]
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	e7fd      	b.n	800329a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800329e:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <vPortExitCritical+0x50>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	3b01      	subs	r3, #1
 80032a4:	4a08      	ldr	r2, [pc, #32]	@ (80032c8 <vPortExitCritical+0x50>)
 80032a6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80032a8:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <vPortExitCritical+0x50>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <vPortExitCritical+0x44>
 80032b0:	2300      	movs	r3, #0
 80032b2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80032ba:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	20000010 	.word	0x20000010
 80032cc:	00000000 	.word	0x00000000

080032d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80032d0:	f3ef 8009 	mrs	r0, PSP
 80032d4:	f3bf 8f6f 	isb	sy
 80032d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003310 <pxCurrentTCBConst>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80032e0:	6010      	str	r0, [r2, #0]
 80032e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80032e6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80032ea:	f380 8811 	msr	BASEPRI, r0
 80032ee:	f001 fdd3 	bl	8004e98 <vTaskSwitchContext>
 80032f2:	f04f 0000 	mov.w	r0, #0
 80032f6:	f380 8811 	msr	BASEPRI, r0
 80032fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80032fe:	6819      	ldr	r1, [r3, #0]
 8003300:	6808      	ldr	r0, [r1, #0]
 8003302:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003306:	f380 8809 	msr	PSP, r0
 800330a:	f3bf 8f6f 	isb	sy
 800330e:	4770      	bx	lr

08003310 <pxCurrentTCBConst>:
 8003310:	20004540 	.word	0x20004540
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003314:	bf00      	nop
 8003316:	bf00      	nop

08003318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
    __asm volatile
 800331e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003322:	f383 8811 	msr	BASEPRI, r3
 8003326:	f3bf 8f6f 	isb	sy
 800332a:	f3bf 8f4f 	dsb	sy
 800332e:	607b      	str	r3, [r7, #4]
}
 8003330:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003332:	f001 fc97 	bl	8004c64 <xTaskIncrementTick>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d003      	beq.n	8003344 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800333c:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <SysTick_Handler+0x40>)
 800333e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	603b      	str	r3, [r7, #0]
    __asm volatile
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	f383 8811 	msr	BASEPRI, r3
}
 800334e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	e000ed04 	.word	0xe000ed04

0800335c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003360:	4b07      	ldr	r3, [pc, #28]	@ (8003380 <vPortSetupTimerInterrupt+0x24>)
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003366:	4b07      	ldr	r3, [pc, #28]	@ (8003384 <vPortSetupTimerInterrupt+0x28>)
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800336c:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <vPortSetupTimerInterrupt+0x2c>)
 800336e:	4a07      	ldr	r2, [pc, #28]	@ (800338c <vPortSetupTimerInterrupt+0x30>)
 8003370:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003372:	4b03      	ldr	r3, [pc, #12]	@ (8003380 <vPortSetupTimerInterrupt+0x24>)
 8003374:	2207      	movs	r2, #7
 8003376:	601a      	str	r2, [r3, #0]
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr
 8003380:	e000e010 	.word	0xe000e010
 8003384:	e000e018 	.word	0xe000e018
 8003388:	e000e014 	.word	0xe000e014
 800338c:	0001193f 	.word	0x0001193f

08003390 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003396:	f3ef 8305 	mrs	r3, IPSR
 800339a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2b0f      	cmp	r3, #15
 80033a0:	d915      	bls.n	80033ce <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80033a2:	4a17      	ldr	r2, [pc, #92]	@ (8003400 <vPortValidateInterruptPriority+0x70>)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4413      	add	r3, r2
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80033ac:	4b15      	ldr	r3, [pc, #84]	@ (8003404 <vPortValidateInterruptPriority+0x74>)
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	7afa      	ldrb	r2, [r7, #11]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d20b      	bcs.n	80033ce <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80033b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033ba:	f383 8811 	msr	BASEPRI, r3
 80033be:	f3bf 8f6f 	isb	sy
 80033c2:	f3bf 8f4f 	dsb	sy
 80033c6:	607b      	str	r3, [r7, #4]
}
 80033c8:	bf00      	nop
 80033ca:	bf00      	nop
 80033cc:	e7fd      	b.n	80033ca <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80033ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003408 <vPortValidateInterruptPriority+0x78>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80033d6:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <vPortValidateInterruptPriority+0x7c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d90b      	bls.n	80033f6 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 80033de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e2:	f383 8811 	msr	BASEPRI, r3
 80033e6:	f3bf 8f6f 	isb	sy
 80033ea:	f3bf 8f4f 	dsb	sy
 80033ee:	603b      	str	r3, [r7, #0]
}
 80033f0:	bf00      	nop
 80033f2:	bf00      	nop
 80033f4:	e7fd      	b.n	80033f2 <vPortValidateInterruptPriority+0x62>
    }
 80033f6:	bf00      	nop
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr
 8003400:	e000e3f0 	.word	0xe000e3f0
 8003404:	2000011c 	.word	0x2000011c
 8003408:	e000ed0c 	.word	0xe000ed0c
 800340c:	20000120 	.word	0x20000120

08003410 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08e      	sub	sp, #56	@ 0x38
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003418:	2300      	movs	r3, #0
 800341a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d022      	beq.n	8003468 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8003422:	2308      	movs	r3, #8
 8003424:	43db      	mvns	r3, r3
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	429a      	cmp	r2, r3
 800342a:	d81b      	bhi.n	8003464 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800342c:	2208      	movs	r2, #8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	2b00      	cmp	r3, #0
 800343c:	d014      	beq.n	8003468 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	f1c3 0308 	rsb	r3, r3, #8
 8003448:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800344a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344c:	43db      	mvns	r3, r3
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	429a      	cmp	r2, r3
 8003452:	d804      	bhi.n	800345e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003458:	4413      	add	r3, r2
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	e004      	b.n	8003468 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	607b      	str	r3, [r7, #4]
 8003462:	e001      	b.n	8003468 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8003464:	2300      	movs	r3, #0
 8003466:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8003468:	f001 face 	bl	8004a08 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800346c:	4b7a      	ldr	r3, [pc, #488]	@ (8003658 <pvPortMalloc+0x248>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8003474:	f000 f978 	bl	8003768 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f2c0 80d3 	blt.w	8003626 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 80cf 	beq.w	8003626 <pvPortMalloc+0x216>
 8003488:	4b74      	ldr	r3, [pc, #464]	@ (800365c <pvPortMalloc+0x24c>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	429a      	cmp	r2, r3
 8003490:	f200 80c9 	bhi.w	8003626 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003494:	4b72      	ldr	r3, [pc, #456]	@ (8003660 <pvPortMalloc+0x250>)
 8003496:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8003498:	4b71      	ldr	r3, [pc, #452]	@ (8003660 <pvPortMalloc+0x250>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800349e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034a0:	4a70      	ldr	r2, [pc, #448]	@ (8003664 <pvPortMalloc+0x254>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d305      	bcc.n	80034b2 <pvPortMalloc+0xa2>
 80034a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034a8:	4a6f      	ldr	r2, [pc, #444]	@ (8003668 <pvPortMalloc+0x258>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d801      	bhi.n	80034b2 <pvPortMalloc+0xa2>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <pvPortMalloc+0xa4>
 80034b2:	2300      	movs	r3, #0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d129      	bne.n	800350c <pvPortMalloc+0xfc>
    __asm volatile
 80034b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034bc:	f383 8811 	msr	BASEPRI, r3
 80034c0:	f3bf 8f6f 	isb	sy
 80034c4:	f3bf 8f4f 	dsb	sy
 80034c8:	623b      	str	r3, [r7, #32]
}
 80034ca:	bf00      	nop
 80034cc:	bf00      	nop
 80034ce:	e7fd      	b.n	80034cc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80034d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80034d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80034da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034dc:	4a61      	ldr	r2, [pc, #388]	@ (8003664 <pvPortMalloc+0x254>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d305      	bcc.n	80034ee <pvPortMalloc+0xde>
 80034e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e4:	4a60      	ldr	r2, [pc, #384]	@ (8003668 <pvPortMalloc+0x258>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d801      	bhi.n	80034ee <pvPortMalloc+0xde>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <pvPortMalloc+0xe0>
 80034ee:	2300      	movs	r3, #0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <pvPortMalloc+0xfc>
    __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	61fb      	str	r3, [r7, #28]
}
 8003506:	bf00      	nop
 8003508:	bf00      	nop
 800350a:	e7fd      	b.n	8003508 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800350c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	429a      	cmp	r2, r3
 8003514:	d903      	bls.n	800351e <pvPortMalloc+0x10e>
 8003516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1d8      	bne.n	80034d0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800351e:	4b4e      	ldr	r3, [pc, #312]	@ (8003658 <pvPortMalloc+0x248>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003524:	429a      	cmp	r2, r3
 8003526:	d07e      	beq.n	8003626 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2208      	movs	r2, #8
 800352e:	4413      	add	r3, r2
 8003530:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8003532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003534:	4a4b      	ldr	r2, [pc, #300]	@ (8003664 <pvPortMalloc+0x254>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d305      	bcc.n	8003546 <pvPortMalloc+0x136>
 800353a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353c:	4a4a      	ldr	r2, [pc, #296]	@ (8003668 <pvPortMalloc+0x258>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d801      	bhi.n	8003546 <pvPortMalloc+0x136>
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <pvPortMalloc+0x138>
 8003546:	2300      	movs	r3, #0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <pvPortMalloc+0x154>
    __asm volatile
 800354c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003550:	f383 8811 	msr	BASEPRI, r3
 8003554:	f3bf 8f6f 	isb	sy
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	61bb      	str	r3, [r7, #24]
}
 800355e:	bf00      	nop
 8003560:	bf00      	nop
 8003562:	e7fd      	b.n	8003560 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800356c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	429a      	cmp	r2, r3
 8003574:	d90b      	bls.n	800358e <pvPortMalloc+0x17e>
    __asm volatile
 8003576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800357a:	f383 8811 	msr	BASEPRI, r3
 800357e:	f3bf 8f6f 	isb	sy
 8003582:	f3bf 8f4f 	dsb	sy
 8003586:	617b      	str	r3, [r7, #20]
}
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	e7fd      	b.n	800358a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800358e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	1ad2      	subs	r2, r2, r3
 8003596:	2308      	movs	r3, #8
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	429a      	cmp	r2, r3
 800359c:	d924      	bls.n	80035e8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800359e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4413      	add	r3, r2
 80035a4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80035a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00b      	beq.n	80035c8 <pvPortMalloc+0x1b8>
    __asm volatile
 80035b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035b4:	f383 8811 	msr	BASEPRI, r3
 80035b8:	f3bf 8f6f 	isb	sy
 80035bc:	f3bf 8f4f 	dsb	sy
 80035c0:	613b      	str	r3, [r7, #16]
}
 80035c2:	bf00      	nop
 80035c4:	bf00      	nop
 80035c6:	e7fd      	b.n	80035c4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80035c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	1ad2      	subs	r2, r2, r3
 80035d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80035d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80035da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80035e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80035e8:	4b1c      	ldr	r3, [pc, #112]	@ (800365c <pvPortMalloc+0x24c>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	4a1a      	ldr	r2, [pc, #104]	@ (800365c <pvPortMalloc+0x24c>)
 80035f4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80035f6:	4b19      	ldr	r3, [pc, #100]	@ (800365c <pvPortMalloc+0x24c>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	4b1c      	ldr	r3, [pc, #112]	@ (800366c <pvPortMalloc+0x25c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d203      	bcs.n	800360a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003602:	4b16      	ldr	r3, [pc, #88]	@ (800365c <pvPortMalloc+0x24c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a19      	ldr	r2, [pc, #100]	@ (800366c <pvPortMalloc+0x25c>)
 8003608:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800360a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003614:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800361c:	4b14      	ldr	r3, [pc, #80]	@ (8003670 <pvPortMalloc+0x260>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3301      	adds	r3, #1
 8003622:	4a13      	ldr	r2, [pc, #76]	@ (8003670 <pvPortMalloc+0x260>)
 8003624:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003626:	f001 f9fd 	bl	8004a24 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800362a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00b      	beq.n	800364c <pvPortMalloc+0x23c>
    __asm volatile
 8003634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003638:	f383 8811 	msr	BASEPRI, r3
 800363c:	f3bf 8f6f 	isb	sy
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	60fb      	str	r3, [r7, #12]
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <pvPortMalloc+0x238>
    return pvReturn;
 800364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800364e:	4618      	mov	r0, r3
 8003650:	3738      	adds	r7, #56	@ 0x38
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	2000452c 	.word	0x2000452c
 800365c:	20004530 	.word	0x20004530
 8003660:	20004524 	.word	0x20004524
 8003664:	20000124 	.word	0x20000124
 8003668:	20004523 	.word	0x20004523
 800366c:	20004534 	.word	0x20004534
 8003670:	20004538 	.word	0x20004538

08003674 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d064      	beq.n	8003750 <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003686:	2308      	movs	r3, #8
 8003688:	425b      	negs	r3, r3
 800368a:	69fa      	ldr	r2, [r7, #28]
 800368c:	4413      	add	r3, r2
 800368e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	4a30      	ldr	r2, [pc, #192]	@ (8003758 <vPortFree+0xe4>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d305      	bcc.n	80036a8 <vPortFree+0x34>
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	4a2f      	ldr	r2, [pc, #188]	@ (800375c <vPortFree+0xe8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d801      	bhi.n	80036a8 <vPortFree+0x34>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <vPortFree+0x36>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10b      	bne.n	80036c6 <vPortFree+0x52>
    __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	617b      	str	r3, [r7, #20]
}
 80036c0:	bf00      	nop
 80036c2:	bf00      	nop
 80036c4:	e7fd      	b.n	80036c2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	db0b      	blt.n	80036e6 <vPortFree+0x72>
    __asm volatile
 80036ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036d2:	f383 8811 	msr	BASEPRI, r3
 80036d6:	f3bf 8f6f 	isb	sy
 80036da:	f3bf 8f4f 	dsb	sy
 80036de:	613b      	str	r3, [r7, #16]
}
 80036e0:	bf00      	nop
 80036e2:	bf00      	nop
 80036e4:	e7fd      	b.n	80036e2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <vPortFree+0x92>
    __asm volatile
 80036ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f2:	f383 8811 	msr	BASEPRI, r3
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	60fb      	str	r3, [r7, #12]
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	e7fd      	b.n	8003702 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	0fdb      	lsrs	r3, r3, #31
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d01c      	beq.n	8003750 <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d118      	bne.n	8003750 <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800372a:	f001 f96d 	bl	8004a08 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <vPortFree+0xec>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4413      	add	r3, r2
 8003738:	4a09      	ldr	r2, [pc, #36]	@ (8003760 <vPortFree+0xec>)
 800373a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800373c:	69b8      	ldr	r0, [r7, #24]
 800373e:	f000 f86d 	bl	800381c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003742:	4b08      	ldr	r3, [pc, #32]	@ (8003764 <vPortFree+0xf0>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	3301      	adds	r3, #1
 8003748:	4a06      	ldr	r2, [pc, #24]	@ (8003764 <vPortFree+0xf0>)
 800374a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800374c:	f001 f96a 	bl	8004a24 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003750:	bf00      	nop
 8003752:	3720      	adds	r7, #32
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	20000124 	.word	0x20000124
 800375c:	20004523 	.word	0x20004523
 8003760:	20004530 	.word	0x20004530
 8003764:	2000453c 	.word	0x2000453c

08003768 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800376e:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 8003772:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <prvHeapInit+0xa0>)
 8003776:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00c      	beq.n	800379c <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	3307      	adds	r3, #7
 8003786:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f023 0307 	bic.w	r3, r3, #7
 800378e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <prvHeapInit+0xa0>)
 8003798:	4413      	add	r3, r2
 800379a:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4a1b      	ldr	r2, [pc, #108]	@ (800380c <prvHeapInit+0xa4>)
 80037a0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <prvHeapInit+0xa4>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	4413      	add	r3, r2
 80037ae:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80037b0:	2208      	movs	r2, #8
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	1a9b      	subs	r3, r3, r2
 80037b6:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f023 0307 	bic.w	r3, r3, #7
 80037be:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a13      	ldr	r2, [pc, #76]	@ (8003810 <prvHeapInit+0xa8>)
 80037c4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80037c6:	4b12      	ldr	r3, [pc, #72]	@ (8003810 <prvHeapInit+0xa8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2200      	movs	r2, #0
 80037cc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80037ce:	4b10      	ldr	r3, [pc, #64]	@ (8003810 <prvHeapInit+0xa8>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	1ad2      	subs	r2, r2, r3
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80037e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003810 <prvHeapInit+0xa8>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4a08      	ldr	r2, [pc, #32]	@ (8003814 <prvHeapInit+0xac>)
 80037f2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	4a07      	ldr	r2, [pc, #28]	@ (8003818 <prvHeapInit+0xb0>)
 80037fa:	6013      	str	r3, [r2, #0]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000124 	.word	0x20000124
 800380c:	20004524 	.word	0x20004524
 8003810:	2000452c 	.word	0x2000452c
 8003814:	20004534 	.word	0x20004534
 8003818:	20004530 	.word	0x20004530

0800381c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800381c:	b480      	push	{r7}
 800381e:	b087      	sub	sp, #28
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8003824:	4b36      	ldr	r3, [pc, #216]	@ (8003900 <prvInsertBlockIntoFreeList+0xe4>)
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	e002      	b.n	8003830 <prvInsertBlockIntoFreeList+0x14>
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	429a      	cmp	r2, r3
 8003838:	d8f7      	bhi.n	800382a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	4a30      	ldr	r2, [pc, #192]	@ (8003900 <prvInsertBlockIntoFreeList+0xe4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d018      	beq.n	8003874 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4a2f      	ldr	r2, [pc, #188]	@ (8003904 <prvInsertBlockIntoFreeList+0xe8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d305      	bcc.n	8003856 <prvInsertBlockIntoFreeList+0x3a>
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	4a2e      	ldr	r2, [pc, #184]	@ (8003908 <prvInsertBlockIntoFreeList+0xec>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d801      	bhi.n	8003856 <prvInsertBlockIntoFreeList+0x3a>
 8003852:	2301      	movs	r3, #1
 8003854:	e000      	b.n	8003858 <prvInsertBlockIntoFreeList+0x3c>
 8003856:	2300      	movs	r3, #0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	60fb      	str	r3, [r7, #12]
}
 800386e:	bf00      	nop
 8003870:	bf00      	nop
 8003872:	e7fd      	b.n	8003870 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4413      	add	r3, r2
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	429a      	cmp	r2, r3
 8003884:	d108      	bne.n	8003898 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	441a      	add	r2, r3
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	441a      	add	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d118      	bne.n	80038de <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	4b16      	ldr	r3, [pc, #88]	@ (800390c <prvInsertBlockIntoFreeList+0xf0>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d00d      	beq.n	80038d4 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	441a      	add	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	e008      	b.n	80038e6 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80038d4:	4b0d      	ldr	r3, [pc, #52]	@ (800390c <prvInsertBlockIntoFreeList+0xf0>)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e003      	b.n	80038e6 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d002      	beq.n	80038f4 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80038f4:	bf00      	nop
 80038f6:	371c      	adds	r7, #28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	20004524 	.word	0x20004524
 8003904:	20000124 	.word	0x20000124
 8003908:	20004523 	.word	0x20004523
 800390c:	2000452c 	.word	0x2000452c

08003910 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f103 0208 	add.w	r2, r3, #8
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f04f 32ff 	mov.w	r2, #4294967295
 8003928:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f103 0208 	add.w	r2, r3, #8
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f103 0208 	add.w	r2, r3, #8
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr

0800394e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003966:	b480      	push	{r7}
 8003968:	b085      	sub	sp, #20
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
 800396e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397c:	d103      	bne.n	8003986 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	60fb      	str	r3, [r7, #12]
 8003984:	e00c      	b.n	80039a0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3308      	adds	r3, #8
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	e002      	b.n	8003994 <vListInsert+0x2e>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	429a      	cmp	r2, r3
 800399e:	d2f6      	bcs.n	800398e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	685a      	ldr	r2, [r3, #4]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	1c5a      	adds	r2, r3, #1
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 80039cc:	bf00      	nop
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr

080039d6 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80039d6:	b480      	push	{r7}
 80039d8:	b085      	sub	sp, #20
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6892      	ldr	r2, [r2, #8]
 80039ec:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6852      	ldr	r2, [r2, #4]
 80039f6:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d103      	bne.n	8003a0a <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	1e5a      	subs	r2, r3, #1
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3714      	adds	r7, #20
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bc80      	pop	{r7}
 8003a26:	4770      	bx	lr

08003a28 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
 8003a30:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003a32:	2301      	movs	r3, #1
 8003a34:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <xQueueGenericReset+0x30>
    __asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	60fb      	str	r3, [r7, #12]
}
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	e7fd      	b.n	8003a54 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d05d      	beq.n	8003b1a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d059      	beq.n	8003b1a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6e:	2100      	movs	r1, #0
 8003a70:	fba3 2302 	umull	r2, r3, r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d000      	beq.n	8003a7a <xQueueGenericReset+0x52>
 8003a78:	2101      	movs	r1, #1
 8003a7a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d14c      	bne.n	8003b1a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8003a80:	f7ff fbca 	bl	8003218 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8c:	6939      	ldr	r1, [r7, #16]
 8003a8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	441a      	add	r2, r3
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	6939      	ldr	r1, [r7, #16]
 8003ab4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003ab6:	fb01 f303 	mul.w	r3, r1, r3
 8003aba:	441a      	add	r2, r3
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	22ff      	movs	r2, #255	@ 0xff
 8003ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	22ff      	movs	r2, #255	@ 0xff
 8003acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d114      	bne.n	8003b00 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01a      	beq.n	8003b14 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	3310      	adds	r3, #16
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f001 faa0 	bl	8005028 <xTaskRemoveFromEventList>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d012      	beq.n	8003b14 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003aee:	4b16      	ldr	r3, [pc, #88]	@ (8003b48 <xQueueGenericReset+0x120>)
 8003af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	f3bf 8f6f 	isb	sy
 8003afe:	e009      	b.n	8003b14 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	3310      	adds	r3, #16
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff ff03 	bl	8003910 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	3324      	adds	r3, #36	@ 0x24
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fefe 	bl	8003910 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003b14:	f7ff fbb0 	bl	8003278 <vPortExitCritical>
 8003b18:	e001      	b.n	8003b1e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10b      	bne.n	8003b3c <xQueueGenericReset+0x114>
    __asm volatile
 8003b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b28:	f383 8811 	msr	BASEPRI, r3
 8003b2c:	f3bf 8f6f 	isb	sy
 8003b30:	f3bf 8f4f 	dsb	sy
 8003b34:	60bb      	str	r3, [r7, #8]
}
 8003b36:	bf00      	nop
 8003b38:	bf00      	nop
 8003b3a:	e7fd      	b.n	8003b38 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003b3c:	697b      	ldr	r3, [r7, #20]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	e000ed04 	.word	0xe000ed04

08003b4c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b08a      	sub	sp, #40	@ 0x28
 8003b50:	af02      	add	r7, sp, #8
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	4613      	mov	r3, r2
 8003b58:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d02e      	beq.n	8003bc2 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003b64:	2100      	movs	r1, #0
 8003b66:	68ba      	ldr	r2, [r7, #8]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d000      	beq.n	8003b74 <xQueueGenericCreate+0x28>
 8003b72:	2101      	movs	r1, #1
 8003b74:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d123      	bne.n	8003bc2 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003b82:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8003b86:	d81c      	bhi.n	8003bc2 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	fb02 f303 	mul.w	r3, r2, r3
 8003b90:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	3348      	adds	r3, #72	@ 0x48
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff fc3a 	bl	8003410 <pvPortMalloc>
 8003b9c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d01d      	beq.n	8003be0 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	3348      	adds	r3, #72	@ 0x48
 8003bac:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003bae:	79fa      	ldrb	r2, [r7, #7]
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f815 	bl	8003bea <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003bc0:	e00e      	b.n	8003be0 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10b      	bne.n	8003be0 <xQueueGenericCreate+0x94>
    __asm volatile
 8003bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bcc:	f383 8811 	msr	BASEPRI, r3
 8003bd0:	f3bf 8f6f 	isb	sy
 8003bd4:	f3bf 8f4f 	dsb	sy
 8003bd8:	613b      	str	r3, [r7, #16]
}
 8003bda:	bf00      	nop
 8003bdc:	bf00      	nop
 8003bde:	e7fd      	b.n	8003bdc <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8003be0:	69fb      	ldr	r3, [r7, #28]
    }
 8003be2:	4618      	mov	r0, r3
 8003be4:	3720      	adds	r7, #32
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b084      	sub	sp, #16
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	60f8      	str	r0, [r7, #12]
 8003bf2:	60b9      	str	r1, [r7, #8]
 8003bf4:	607a      	str	r2, [r7, #4]
 8003bf6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d103      	bne.n	8003c06 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	e002      	b.n	8003c0c <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c18:	2101      	movs	r1, #1
 8003c1a:	69b8      	ldr	r0, [r7, #24]
 8003c1c:	f7ff ff04 	bl	8003a28 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003c20:	bf00      	nop
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08e      	sub	sp, #56	@ 0x38
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
 8003c34:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003c36:	2300      	movs	r3, #0
 8003c38:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8003c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10b      	bne.n	8003c5c <xQueueGenericSend+0x34>
    __asm volatile
 8003c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c48:	f383 8811 	msr	BASEPRI, r3
 8003c4c:	f3bf 8f6f 	isb	sy
 8003c50:	f3bf 8f4f 	dsb	sy
 8003c54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c56:	bf00      	nop
 8003c58:	bf00      	nop
 8003c5a:	e7fd      	b.n	8003c58 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d103      	bne.n	8003c6a <xQueueGenericSend+0x42>
 8003c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <xQueueGenericSend+0x46>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e000      	b.n	8003c70 <xQueueGenericSend+0x48>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10b      	bne.n	8003c8c <xQueueGenericSend+0x64>
    __asm volatile
 8003c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c78:	f383 8811 	msr	BASEPRI, r3
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f3bf 8f4f 	dsb	sy
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c86:	bf00      	nop
 8003c88:	bf00      	nop
 8003c8a:	e7fd      	b.n	8003c88 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d103      	bne.n	8003c9a <xQueueGenericSend+0x72>
 8003c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d101      	bne.n	8003c9e <xQueueGenericSend+0x76>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <xQueueGenericSend+0x78>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10b      	bne.n	8003cbc <xQueueGenericSend+0x94>
    __asm volatile
 8003ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca8:	f383 8811 	msr	BASEPRI, r3
 8003cac:	f3bf 8f6f 	isb	sy
 8003cb0:	f3bf 8f4f 	dsb	sy
 8003cb4:	623b      	str	r3, [r7, #32]
}
 8003cb6:	bf00      	nop
 8003cb8:	bf00      	nop
 8003cba:	e7fd      	b.n	8003cb8 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003cbc:	f001 fb7c 	bl	80053b8 <xTaskGetSchedulerState>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <xQueueGenericSend+0xa4>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <xQueueGenericSend+0xa8>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e000      	b.n	8003cd2 <xQueueGenericSend+0xaa>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10b      	bne.n	8003cee <xQueueGenericSend+0xc6>
    __asm volatile
 8003cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cda:	f383 8811 	msr	BASEPRI, r3
 8003cde:	f3bf 8f6f 	isb	sy
 8003ce2:	f3bf 8f4f 	dsb	sy
 8003ce6:	61fb      	str	r3, [r7, #28]
}
 8003ce8:	bf00      	nop
 8003cea:	bf00      	nop
 8003cec:	e7fd      	b.n	8003cea <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003cee:	f7ff fa93 	bl	8003218 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d302      	bcc.n	8003d04 <xQueueGenericSend+0xdc>
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d129      	bne.n	8003d58 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d0a:	f000 fb30 	bl	800436e <prvCopyDataToQueue>
 8003d0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d010      	beq.n	8003d3a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1a:	3324      	adds	r3, #36	@ 0x24
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f001 f983 	bl	8005028 <xTaskRemoveFromEventList>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d013      	beq.n	8003d50 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003d28:	4b3f      	ldr	r3, [pc, #252]	@ (8003e28 <xQueueGenericSend+0x200>)
 8003d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	f3bf 8f4f 	dsb	sy
 8003d34:	f3bf 8f6f 	isb	sy
 8003d38:	e00a      	b.n	8003d50 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8003d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d007      	beq.n	8003d50 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8003d40:	4b39      	ldr	r3, [pc, #228]	@ (8003e28 <xQueueGenericSend+0x200>)
 8003d42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003d50:	f7ff fa92 	bl	8003278 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e063      	b.n	8003e20 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d103      	bne.n	8003d66 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003d5e:	f7ff fa8b 	bl	8003278 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8003d62:	2300      	movs	r3, #0
 8003d64:	e05c      	b.n	8003e20 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d106      	bne.n	8003d7a <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003d6c:	f107 0314 	add.w	r3, r7, #20
 8003d70:	4618      	mov	r0, r3
 8003d72:	f001 fa31 	bl	80051d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003d76:	2301      	movs	r3, #1
 8003d78:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003d7a:	f7ff fa7d 	bl	8003278 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003d7e:	f000 fe43 	bl	8004a08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003d82:	f7ff fa49 	bl	8003218 <vPortEnterCritical>
 8003d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d8c:	b25b      	sxtb	r3, r3
 8003d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d92:	d103      	bne.n	8003d9c <xQueueGenericSend+0x174>
 8003d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003da2:	b25b      	sxtb	r3, r3
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da8:	d103      	bne.n	8003db2 <xQueueGenericSend+0x18a>
 8003daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003db2:	f7ff fa61 	bl	8003278 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003db6:	1d3a      	adds	r2, r7, #4
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	4611      	mov	r1, r2
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f001 fa20 	bl	8005204 <xTaskCheckForTimeOut>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d124      	bne.n	8003e14 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003dca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dcc:	f000 fbc7 	bl	800455e <prvIsQueueFull>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d018      	beq.n	8003e08 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd8:	3310      	adds	r3, #16
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	4611      	mov	r1, r2
 8003dde:	4618      	mov	r0, r3
 8003de0:	f001 f8b6 	bl	8004f50 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003de4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003de6:	f000 fb52 	bl	800448e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003dea:	f000 fe1b 	bl	8004a24 <xTaskResumeAll>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f47f af7c 	bne.w	8003cee <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8003df6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e28 <xQueueGenericSend+0x200>)
 8003df8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	f3bf 8f4f 	dsb	sy
 8003e02:	f3bf 8f6f 	isb	sy
 8003e06:	e772      	b.n	8003cee <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003e08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e0a:	f000 fb40 	bl	800448e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e0e:	f000 fe09 	bl	8004a24 <xTaskResumeAll>
 8003e12:	e76c      	b.n	8003cee <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003e14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e16:	f000 fb3a 	bl	800448e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e1a:	f000 fe03 	bl	8004a24 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8003e1e:	2300      	movs	r3, #0
        }
    }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3738      	adds	r7, #56	@ 0x38
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	e000ed04 	.word	0xe000ed04

08003e2c <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b090      	sub	sp, #64	@ 0x40
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10b      	bne.n	8003e58 <xQueueGiveFromISR+0x2c>
    __asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	e7fd      	b.n	8003e54 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00b      	beq.n	8003e78 <xQueueGiveFromISR+0x4c>
    __asm volatile
 8003e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e64:	f383 8811 	msr	BASEPRI, r3
 8003e68:	f3bf 8f6f 	isb	sy
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	623b      	str	r3, [r7, #32]
}
 8003e72:	bf00      	nop
 8003e74:	bf00      	nop
 8003e76:	e7fd      	b.n	8003e74 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d103      	bne.n	8003e88 <xQueueGiveFromISR+0x5c>
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <xQueueGiveFromISR+0x60>
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e000      	b.n	8003e8e <xQueueGiveFromISR+0x62>
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10b      	bne.n	8003eaa <xQueueGiveFromISR+0x7e>
    __asm volatile
 8003e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	61fb      	str	r3, [r7, #28]
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop
 8003ea8:	e7fd      	b.n	8003ea6 <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003eaa:	f7ff fa71 	bl	8003390 <vPortValidateInterruptPriority>
    __asm volatile
 8003eae:	f3ef 8211 	mrs	r2, BASEPRI
 8003eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb6:	f383 8811 	msr	BASEPRI, r3
 8003eba:	f3bf 8f6f 	isb	sy
 8003ebe:	f3bf 8f4f 	dsb	sy
 8003ec2:	61ba      	str	r2, [r7, #24]
 8003ec4:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 8003ec6:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8003ec8:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d243      	bcs.n	8003f62 <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ee0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eea:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003eec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d112      	bne.n	8003f1c <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d02e      	beq.n	8003f5c <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f00:	3324      	adds	r3, #36	@ 0x24
 8003f02:	4618      	mov	r0, r3
 8003f04:	f001 f890 	bl	8005028 <xTaskRemoveFromEventList>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d026      	beq.n	8003f5c <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d023      	beq.n	8003f5c <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	2201      	movs	r2, #1
 8003f18:	601a      	str	r2, [r3, #0]
 8003f1a:	e01f      	b.n	8003f5c <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8003f1c:	f000 fe98 	bl	8004c50 <uxTaskGetNumberOfTasks>
 8003f20:	62b8      	str	r0, [r7, #40]	@ 0x28
 8003f22:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003f26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d917      	bls.n	8003f5c <xQueueGiveFromISR+0x130>
 8003f2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003f30:	2b7f      	cmp	r3, #127	@ 0x7f
 8003f32:	d10b      	bne.n	8003f4c <xQueueGiveFromISR+0x120>
    __asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	613b      	str	r3, [r7, #16]
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	e7fd      	b.n	8003f48 <xQueueGiveFromISR+0x11c>
 8003f4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003f50:	3301      	adds	r3, #1
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	b25a      	sxtb	r2, r3
 8003f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f60:	e001      	b.n	8003f66 <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f68:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f383 8811 	msr	BASEPRI, r3
}
 8003f70:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 8003f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3740      	adds	r7, #64	@ 0x40
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08c      	sub	sp, #48	@ 0x30
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10b      	bne.n	8003fae <xQueueReceive+0x32>
    __asm volatile
 8003f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9a:	f383 8811 	msr	BASEPRI, r3
 8003f9e:	f3bf 8f6f 	isb	sy
 8003fa2:	f3bf 8f4f 	dsb	sy
 8003fa6:	623b      	str	r3, [r7, #32]
}
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	e7fd      	b.n	8003faa <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d103      	bne.n	8003fbc <xQueueReceive+0x40>
 8003fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <xQueueReceive+0x44>
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <xQueueReceive+0x46>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10b      	bne.n	8003fde <xQueueReceive+0x62>
    __asm volatile
 8003fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fca:	f383 8811 	msr	BASEPRI, r3
 8003fce:	f3bf 8f6f 	isb	sy
 8003fd2:	f3bf 8f4f 	dsb	sy
 8003fd6:	61fb      	str	r3, [r7, #28]
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	e7fd      	b.n	8003fda <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fde:	f001 f9eb 	bl	80053b8 <xTaskGetSchedulerState>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d102      	bne.n	8003fee <xQueueReceive+0x72>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <xQueueReceive+0x76>
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e000      	b.n	8003ff4 <xQueueReceive+0x78>
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10b      	bne.n	8004010 <xQueueReceive+0x94>
    __asm volatile
 8003ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ffc:	f383 8811 	msr	BASEPRI, r3
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	61bb      	str	r3, [r7, #24]
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	e7fd      	b.n	800400c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004010:	f7ff f902 	bl	8003218 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004018:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	2b00      	cmp	r3, #0
 800401e:	d01f      	beq.n	8004060 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004020:	68b9      	ldr	r1, [r7, #8]
 8004022:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004024:	f000 fa0d 	bl	8004442 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8004028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402a:	1e5a      	subs	r2, r3, #1
 800402c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00f      	beq.n	8004058 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403a:	3310      	adds	r3, #16
 800403c:	4618      	mov	r0, r3
 800403e:	f000 fff3 	bl	8005028 <xTaskRemoveFromEventList>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d007      	beq.n	8004058 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004048:	4b3c      	ldr	r3, [pc, #240]	@ (800413c <xQueueReceive+0x1c0>)
 800404a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004058:	f7ff f90e 	bl	8003278 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 800405c:	2301      	movs	r3, #1
 800405e:	e069      	b.n	8004134 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d103      	bne.n	800406e <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004066:	f7ff f907 	bl	8003278 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800406a:	2300      	movs	r3, #0
 800406c:	e062      	b.n	8004134 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800406e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004070:	2b00      	cmp	r3, #0
 8004072:	d106      	bne.n	8004082 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004074:	f107 0310 	add.w	r3, r7, #16
 8004078:	4618      	mov	r0, r3
 800407a:	f001 f8ad 	bl	80051d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800407e:	2301      	movs	r3, #1
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004082:	f7ff f8f9 	bl	8003278 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004086:	f000 fcbf 	bl	8004a08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800408a:	f7ff f8c5 	bl	8003218 <vPortEnterCritical>
 800408e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004090:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004094:	b25b      	sxtb	r3, r3
 8004096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409a:	d103      	bne.n	80040a4 <xQueueReceive+0x128>
 800409c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040aa:	b25b      	sxtb	r3, r3
 80040ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040b0:	d103      	bne.n	80040ba <xQueueReceive+0x13e>
 80040b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ba:	f7ff f8dd 	bl	8003278 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040be:	1d3a      	adds	r2, r7, #4
 80040c0:	f107 0310 	add.w	r3, r7, #16
 80040c4:	4611      	mov	r1, r2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f001 f89c 	bl	8005204 <xTaskCheckForTimeOut>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d123      	bne.n	800411a <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040d4:	f000 fa2d 	bl	8004532 <prvIsQueueEmpty>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d017      	beq.n	800410e <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	3324      	adds	r3, #36	@ 0x24
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f000 ff32 	bl	8004f50 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80040ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040ee:	f000 f9ce 	bl	800448e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80040f2:	f000 fc97 	bl	8004a24 <xTaskResumeAll>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d189      	bne.n	8004010 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 80040fc:	4b0f      	ldr	r3, [pc, #60]	@ (800413c <xQueueReceive+0x1c0>)
 80040fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	f3bf 8f6f 	isb	sy
 800410c:	e780      	b.n	8004010 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800410e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004110:	f000 f9bd 	bl	800448e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004114:	f000 fc86 	bl	8004a24 <xTaskResumeAll>
 8004118:	e77a      	b.n	8004010 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800411a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800411c:	f000 f9b7 	bl	800448e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004120:	f000 fc80 	bl	8004a24 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004124:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004126:	f000 fa04 	bl	8004532 <prvIsQueueEmpty>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	f43f af6f 	beq.w	8004010 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8004132:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004134:	4618      	mov	r0, r3
 8004136:	3730      	adds	r7, #48	@ 0x30
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	e000ed04 	.word	0xe000ed04

08004140 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b08c      	sub	sp, #48	@ 0x30
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800414a:	2300      	movs	r3, #0
 800414c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8004152:	2300      	movs	r3, #0
 8004154:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <xQueueSemaphoreTake+0x34>
    __asm volatile
 800415c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004160:	f383 8811 	msr	BASEPRI, r3
 8004164:	f3bf 8f6f 	isb	sy
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	61bb      	str	r3, [r7, #24]
}
 800416e:	bf00      	nop
 8004170:	bf00      	nop
 8004172:	e7fd      	b.n	8004170 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8004174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00b      	beq.n	8004194 <xQueueSemaphoreTake+0x54>
    __asm volatile
 800417c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004180:	f383 8811 	msr	BASEPRI, r3
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	f3bf 8f4f 	dsb	sy
 800418c:	617b      	str	r3, [r7, #20]
}
 800418e:	bf00      	nop
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004194:	f001 f910 	bl	80053b8 <xTaskGetSchedulerState>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d102      	bne.n	80041a4 <xQueueSemaphoreTake+0x64>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <xQueueSemaphoreTake+0x68>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <xQueueSemaphoreTake+0x6a>
 80041a8:	2300      	movs	r3, #0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10b      	bne.n	80041c6 <xQueueSemaphoreTake+0x86>
    __asm volatile
 80041ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b2:	f383 8811 	msr	BASEPRI, r3
 80041b6:	f3bf 8f6f 	isb	sy
 80041ba:	f3bf 8f4f 	dsb	sy
 80041be:	613b      	str	r3, [r7, #16]
}
 80041c0:	bf00      	nop
 80041c2:	bf00      	nop
 80041c4:	e7fd      	b.n	80041c2 <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80041c6:	f7ff f827 	bl	8003218 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80041ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ce:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d024      	beq.n	8004220 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	1e5a      	subs	r2, r3, #1
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d104      	bne.n	80041f0 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80041e6:	f001 fb09 	bl	80057fc <pvTaskIncrementMutexHeldCount>
 80041ea:	4602      	mov	r2, r0
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00f      	beq.n	8004218 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fa:	3310      	adds	r3, #16
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 ff13 	bl	8005028 <xTaskRemoveFromEventList>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004208:	4b4c      	ldr	r3, [pc, #304]	@ (800433c <xQueueSemaphoreTake+0x1fc>)
 800420a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f3bf 8f4f 	dsb	sy
 8004214:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004218:	f7ff f82e 	bl	8003278 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 800421c:	2301      	movs	r3, #1
 800421e:	e089      	b.n	8004334 <xQueueSemaphoreTake+0x1f4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d103      	bne.n	800422e <xQueueSemaphoreTake+0xee>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8004226:	f7ff f827 	bl	8003278 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 800422a:	2300      	movs	r3, #0
 800422c:	e082      	b.n	8004334 <xQueueSemaphoreTake+0x1f4>
                }
                else if( xEntryTimeSet == pdFALSE )
 800422e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004230:	2b00      	cmp	r3, #0
 8004232:	d106      	bne.n	8004242 <xQueueSemaphoreTake+0x102>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004234:	f107 0308 	add.w	r3, r7, #8
 8004238:	4618      	mov	r0, r3
 800423a:	f000 ffcd 	bl	80051d8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800423e:	2301      	movs	r3, #1
 8004240:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004242:	f7ff f819 	bl	8003278 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004246:	f000 fbdf 	bl	8004a08 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800424a:	f7fe ffe5 	bl	8003218 <vPortEnterCritical>
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004250:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004254:	b25b      	sxtb	r3, r3
 8004256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425a:	d103      	bne.n	8004264 <xQueueSemaphoreTake+0x124>
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004266:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800426a:	b25b      	sxtb	r3, r3
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004270:	d103      	bne.n	800427a <xQueueSemaphoreTake+0x13a>
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800427a:	f7fe fffd 	bl	8003278 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800427e:	463a      	mov	r2, r7
 8004280:	f107 0308 	add.w	r3, r7, #8
 8004284:	4611      	mov	r1, r2
 8004286:	4618      	mov	r0, r3
 8004288:	f000 ffbc 	bl	8005204 <xTaskCheckForTimeOut>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d132      	bne.n	80042f8 <xQueueSemaphoreTake+0x1b8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004292:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004294:	f000 f94d 	bl	8004532 <prvIsQueueEmpty>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d026      	beq.n	80042ec <xQueueSemaphoreTake+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800429e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d109      	bne.n	80042ba <xQueueSemaphoreTake+0x17a>
                    {
                        taskENTER_CRITICAL();
 80042a6:	f7fe ffb7 	bl	8003218 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80042aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f001 f8a0 	bl	80053f4 <xTaskPriorityInherit>
 80042b4:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 80042b6:	f7fe ffdf 	bl	8003278 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042bc:	3324      	adds	r3, #36	@ 0x24
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	4611      	mov	r1, r2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 fe44 	bl	8004f50 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80042c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042ca:	f000 f8e0 	bl	800448e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80042ce:	f000 fba9 	bl	8004a24 <xTaskResumeAll>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f47f af76 	bne.w	80041c6 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 80042da:	4b18      	ldr	r3, [pc, #96]	@ (800433c <xQueueSemaphoreTake+0x1fc>)
 80042dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	f3bf 8f4f 	dsb	sy
 80042e6:	f3bf 8f6f 	isb	sy
 80042ea:	e76c      	b.n	80041c6 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80042ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042ee:	f000 f8ce 	bl	800448e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80042f2:	f000 fb97 	bl	8004a24 <xTaskResumeAll>
 80042f6:	e766      	b.n	80041c6 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80042f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80042fa:	f000 f8c8 	bl	800448e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80042fe:	f000 fb91 	bl	8004a24 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004302:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004304:	f000 f915 	bl	8004532 <prvIsQueueEmpty>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	f43f af5b 	beq.w	80041c6 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8004310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00d      	beq.n	8004332 <xQueueSemaphoreTake+0x1f2>
                    {
                        taskENTER_CRITICAL();
 8004316:	f7fe ff7f 	bl	8003218 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800431a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800431c:	f000 f810 	bl	8004340 <prvGetDisinheritPriorityAfterTimeout>
 8004320:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	69f9      	ldr	r1, [r7, #28]
 8004328:	4618      	mov	r0, r3
 800432a:	f001 f9ab 	bl	8005684 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800432e:	f7fe ffa3 	bl	8003278 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8004332:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004334:	4618      	mov	r0, r3
 8004336:	3730      	adds	r7, #48	@ 0x30
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	e000ed04 	.word	0xe000ed04

08004340 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434c:	2b00      	cmp	r3, #0
 800434e:	d006      	beq.n	800435e <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f1c3 0305 	rsb	r3, r3, #5
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	e001      	b.n	8004362 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8004362:	68fb      	ldr	r3, [r7, #12]
    }
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	bc80      	pop	{r7}
 800436c:	4770      	bx	lr

0800436e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b086      	sub	sp, #24
 8004372:	af00      	add	r7, sp, #0
 8004374:	60f8      	str	r0, [r7, #12]
 8004376:	60b9      	str	r1, [r7, #8]
 8004378:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004382:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10d      	bne.n	80043a8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d14d      	bne.n	8004430 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4618      	mov	r0, r3
 800439a:	f001 f8cb 	bl	8005534 <xTaskPriorityDisinherit>
 800439e:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	609a      	str	r2, [r3, #8]
 80043a6:	e043      	b.n	8004430 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d119      	bne.n	80043e2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6858      	ldr	r0, [r3, #4]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	461a      	mov	r2, r3
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	f001 fd39 	bl	8005e30 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c6:	441a      	add	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d32b      	bcc.n	8004430 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	605a      	str	r2, [r3, #4]
 80043e0:	e026      	b.n	8004430 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	68d8      	ldr	r0, [r3, #12]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	461a      	mov	r2, r3
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	f001 fd1f 	bl	8005e30 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fa:	425b      	negs	r3, r3
 80043fc:	441a      	add	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	429a      	cmp	r2, r3
 800440c:	d207      	bcs.n	800441e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	689a      	ldr	r2, [r3, #8]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	425b      	negs	r3, r3
 8004418:	441a      	add	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b02      	cmp	r3, #2
 8004422:	d105      	bne.n	8004430 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	3b01      	subs	r3, #1
 800442e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1c5a      	adds	r2, r3, #1
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004438:	697b      	ldr	r3, [r7, #20]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3718      	adds	r7, #24
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
 800444a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	2b00      	cmp	r3, #0
 8004452:	d018      	beq.n	8004486 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445c:	441a      	add	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	d303      	bcc.n	8004476 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68d9      	ldr	r1, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	461a      	mov	r2, r3
 8004480:	6838      	ldr	r0, [r7, #0]
 8004482:	f001 fcd5 	bl	8005e30 <memcpy>
    }
}
 8004486:	bf00      	nop
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}

0800448e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b084      	sub	sp, #16
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004496:	f7fe febf 	bl	8003218 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044a0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80044a2:	e011      	b.n	80044c8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d012      	beq.n	80044d2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3324      	adds	r3, #36	@ 0x24
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fdb9 	bl	8005028 <xTaskRemoveFromEventList>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80044bc:	f000 ff02 	bl	80052c4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80044c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	dce9      	bgt.n	80044a4 <prvUnlockQueue+0x16>
 80044d0:	e000      	b.n	80044d4 <prvUnlockQueue+0x46>
                    break;
 80044d2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	22ff      	movs	r2, #255	@ 0xff
 80044d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80044dc:	f7fe fecc 	bl	8003278 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80044e0:	f7fe fe9a 	bl	8003218 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044ea:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80044ec:	e011      	b.n	8004512 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d012      	beq.n	800451c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	3310      	adds	r3, #16
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fd94 	bl	8005028 <xTaskRemoveFromEventList>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004506:	f000 fedd 	bl	80052c4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800450a:	7bbb      	ldrb	r3, [r7, #14]
 800450c:	3b01      	subs	r3, #1
 800450e:	b2db      	uxtb	r3, r3
 8004510:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004512:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004516:	2b00      	cmp	r3, #0
 8004518:	dce9      	bgt.n	80044ee <prvUnlockQueue+0x60>
 800451a:	e000      	b.n	800451e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800451c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	22ff      	movs	r2, #255	@ 0xff
 8004522:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004526:	f7fe fea7 	bl	8003278 <vPortExitCritical>
}
 800452a:	bf00      	nop
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004532:	b580      	push	{r7, lr}
 8004534:	b084      	sub	sp, #16
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800453a:	f7fe fe6d 	bl	8003218 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004542:	2b00      	cmp	r3, #0
 8004544:	d102      	bne.n	800454c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004546:	2301      	movs	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	e001      	b.n	8004550 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800454c:	2300      	movs	r3, #0
 800454e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004550:	f7fe fe92 	bl	8003278 <vPortExitCritical>

    return xReturn;
 8004554:	68fb      	ldr	r3, [r7, #12]
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004566:	f7fe fe57 	bl	8003218 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004572:	429a      	cmp	r2, r3
 8004574:	d102      	bne.n	800457c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004576:	2301      	movs	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
 800457a:	e001      	b.n	8004580 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004580:	f7fe fe7a 	bl	8003278 <vPortExitCritical>

    return xReturn;
 8004584:	68fb      	ldr	r3, [r7, #12]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800458e:	b580      	push	{r7, lr}
 8004590:	b086      	sub	sp, #24
 8004592:	af00      	add	r7, sp, #0
 8004594:	60f8      	str	r0, [r7, #12]
 8004596:	60b9      	str	r1, [r7, #8]
 8004598:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800459e:	f7fe fe3b 	bl	8003218 <vPortEnterCritical>
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045a8:	b25b      	sxtb	r3, r3
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ae:	d103      	bne.n	80045b8 <vQueueWaitForMessageRestricted+0x2a>
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045be:	b25b      	sxtb	r3, r3
 80045c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c4:	d103      	bne.n	80045ce <vQueueWaitForMessageRestricted+0x40>
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045ce:	f7fe fe53 	bl	8003278 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d106      	bne.n	80045e8 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3324      	adds	r3, #36	@ 0x24
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	68b9      	ldr	r1, [r7, #8]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 fcda 	bl	8004f9c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80045e8:	6978      	ldr	r0, [r7, #20]
 80045ea:	f7ff ff50 	bl	800448e <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80045ee:	bf00      	nop
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b08a      	sub	sp, #40	@ 0x28
 80045fa:	af04      	add	r7, sp, #16
 80045fc:	60f8      	str	r0, [r7, #12]
 80045fe:	60b9      	str	r1, [r7, #8]
 8004600:	607a      	str	r2, [r7, #4]
 8004602:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe ff01 	bl	8003410 <pvPortMalloc>
 800460e:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d013      	beq.n	800463e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004616:	2058      	movs	r0, #88	@ 0x58
 8004618:	f7fe fefa 	bl	8003410 <pvPortMalloc>
 800461c:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d008      	beq.n	8004636 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004624:	2258      	movs	r2, #88	@ 0x58
 8004626:	2100      	movs	r1, #0
 8004628:	6978      	ldr	r0, [r7, #20]
 800462a:	f001 fbd5 	bl	8005dd8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	693a      	ldr	r2, [r7, #16]
 8004632:	631a      	str	r2, [r3, #48]	@ 0x30
 8004634:	e005      	b.n	8004642 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004636:	6938      	ldr	r0, [r7, #16]
 8004638:	f7ff f81c 	bl	8003674 <vPortFree>
 800463c:	e001      	b.n	8004642 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00d      	beq.n	8004664 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004648:	2300      	movs	r3, #0
 800464a:	9303      	str	r3, [sp, #12]
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	9302      	str	r3, [sp, #8]
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	9301      	str	r3, [sp, #4]
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	68b9      	ldr	r1, [r7, #8]
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f000 f828 	bl	80046b4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004664:	697b      	ldr	r3, [r7, #20]
    }
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800466e:	b580      	push	{r7, lr}
 8004670:	b088      	sub	sp, #32
 8004672:	af02      	add	r7, sp, #8
 8004674:	60f8      	str	r0, [r7, #12]
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	607a      	str	r2, [r7, #4]
 800467a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467e:	9301      	str	r3, [sp, #4]
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f7ff ffb3 	bl	80045f6 <prvCreateTask>
 8004690:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004698:	6938      	ldr	r0, [r7, #16]
 800469a:	f000 f893 	bl	80047c4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800469e:	2301      	movs	r3, #1
 80046a0:	617b      	str	r3, [r7, #20]
 80046a2:	e002      	b.n	80046aa <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046a4:	f04f 33ff 	mov.w	r3, #4294967295
 80046a8:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80046aa:	697b      	ldr	r3, [r7, #20]
    }
 80046ac:	4618      	mov	r0, r3
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80046c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046cc:	3b01      	subs	r3, #1
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	4413      	add	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	f023 0307 	bic.w	r3, r3, #7
 80046da:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <prvInitialiseNewTask+0x4a>
    __asm volatile
 80046e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ea:	f383 8811 	msr	BASEPRI, r3
 80046ee:	f3bf 8f6f 	isb	sy
 80046f2:	f3bf 8f4f 	dsb	sy
 80046f6:	617b      	str	r3, [r7, #20]
}
 80046f8:	bf00      	nop
 80046fa:	bf00      	nop
 80046fc:	e7fd      	b.n	80046fa <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d01e      	beq.n	8004742 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004704:	2300      	movs	r3, #0
 8004706:	61fb      	str	r3, [r7, #28]
 8004708:	e012      	b.n	8004730 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800470a:	68ba      	ldr	r2, [r7, #8]
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	4413      	add	r3, r2
 8004710:	7819      	ldrb	r1, [r3, #0]
 8004712:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	4413      	add	r3, r2
 8004718:	3334      	adds	r3, #52	@ 0x34
 800471a:	460a      	mov	r2, r1
 800471c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	4413      	add	r3, r2
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d006      	beq.n	8004738 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	3301      	adds	r3, #1
 800472e:	61fb      	str	r3, [r7, #28]
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	2b13      	cmp	r3, #19
 8004734:	d9e9      	bls.n	800470a <prvInitialiseNewTask+0x56>
 8004736:	e000      	b.n	800473a <prvInitialiseNewTask+0x86>
            {
                break;
 8004738:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	2b04      	cmp	r3, #4
 8004746:	d90b      	bls.n	8004760 <prvInitialiseNewTask+0xac>
    __asm volatile
 8004748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474c:	f383 8811 	msr	BASEPRI, r3
 8004750:	f3bf 8f6f 	isb	sy
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	613b      	str	r3, [r7, #16]
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	e7fd      	b.n	800475c <prvInitialiseNewTask+0xa8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004762:	2b04      	cmp	r3, #4
 8004764:	d901      	bls.n	800476a <prvInitialiseNewTask+0xb6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004766:	2304      	movs	r3, #4
 8004768:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800476a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800476e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004772:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004774:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004778:	3304      	adds	r3, #4
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff f8e7 	bl	800394e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004782:	3318      	adds	r3, #24
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff f8e2 	bl	800394e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800478a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800478c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800478e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	f1c3 0205 	rsb	r2, r3, #5
 8004796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004798:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800479e:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	68f9      	ldr	r1, [r7, #12]
 80047a4:	69b8      	ldr	r0, [r7, #24]
 80047a6:	f7fe fbf5 	bl	8002f94 <pxPortInitialiseStack>
 80047aa:	4602      	mov	r2, r0
 80047ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ae:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80047b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <prvInitialiseNewTask+0x108>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047ba:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80047bc:	bf00      	nop
 80047be:	3720      	adds	r7, #32
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80047cc:	f7fe fd24 	bl	8003218 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80047d0:	4b3f      	ldr	r3, [pc, #252]	@ (80048d0 <prvAddNewTaskToReadyList+0x10c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	3301      	adds	r3, #1
 80047d6:	4a3e      	ldr	r2, [pc, #248]	@ (80048d0 <prvAddNewTaskToReadyList+0x10c>)
 80047d8:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80047da:	4b3e      	ldr	r3, [pc, #248]	@ (80048d4 <prvAddNewTaskToReadyList+0x110>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d109      	bne.n	80047f6 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80047e2:	4a3c      	ldr	r2, [pc, #240]	@ (80048d4 <prvAddNewTaskToReadyList+0x110>)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047e8:	4b39      	ldr	r3, [pc, #228]	@ (80048d0 <prvAddNewTaskToReadyList+0x10c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d110      	bne.n	8004812 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80047f0:	f000 fd8c 	bl	800530c <prvInitialiseTaskLists>
 80047f4:	e00d      	b.n	8004812 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80047f6:	4b38      	ldr	r3, [pc, #224]	@ (80048d8 <prvAddNewTaskToReadyList+0x114>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d109      	bne.n	8004812 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047fe:	4b35      	ldr	r3, [pc, #212]	@ (80048d4 <prvAddNewTaskToReadyList+0x110>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	429a      	cmp	r2, r3
 800480a:	d802      	bhi.n	8004812 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800480c:	4a31      	ldr	r2, [pc, #196]	@ (80048d4 <prvAddNewTaskToReadyList+0x110>)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8004812:	4b32      	ldr	r3, [pc, #200]	@ (80048dc <prvAddNewTaskToReadyList+0x118>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3301      	adds	r3, #1
 8004818:	4a30      	ldr	r2, [pc, #192]	@ (80048dc <prvAddNewTaskToReadyList+0x118>)
 800481a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004820:	2201      	movs	r2, #1
 8004822:	409a      	lsls	r2, r3
 8004824:	4b2e      	ldr	r3, [pc, #184]	@ (80048e0 <prvAddNewTaskToReadyList+0x11c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4313      	orrs	r3, r2
 800482a:	4a2d      	ldr	r2, [pc, #180]	@ (80048e0 <prvAddNewTaskToReadyList+0x11c>)
 800482c:	6013      	str	r3, [r2, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004832:	492c      	ldr	r1, [pc, #176]	@ (80048e4 <prvAddNewTaskToReadyList+0x120>)
 8004834:	4613      	mov	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	3304      	adds	r3, #4
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	609a      	str	r2, [r3, #8]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	60da      	str	r2, [r3, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	3204      	adds	r2, #4
 800485a:	605a      	str	r2, [r3, #4]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	1d1a      	adds	r2, r3, #4
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	609a      	str	r2, [r3, #8]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004868:	4613      	mov	r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	4413      	add	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4a1c      	ldr	r2, [pc, #112]	@ (80048e4 <prvAddNewTaskToReadyList+0x120>)
 8004872:	441a      	add	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	615a      	str	r2, [r3, #20]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800487c:	4919      	ldr	r1, [pc, #100]	@ (80048e4 <prvAddNewTaskToReadyList+0x120>)
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	4814      	ldr	r0, [pc, #80]	@ (80048e4 <prvAddNewTaskToReadyList+0x120>)
 8004892:	4613      	mov	r3, r2
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	4413      	add	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4403      	add	r3, r0
 800489c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800489e:	f7fe fceb 	bl	8003278 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80048a2:	4b0d      	ldr	r3, [pc, #52]	@ (80048d8 <prvAddNewTaskToReadyList+0x114>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00e      	beq.n	80048c8 <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80048aa:	4b0a      	ldr	r3, [pc, #40]	@ (80048d4 <prvAddNewTaskToReadyList+0x110>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d207      	bcs.n	80048c8 <prvAddNewTaskToReadyList+0x104>
 80048b8:	4b0b      	ldr	r3, [pc, #44]	@ (80048e8 <prvAddNewTaskToReadyList+0x124>)
 80048ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80048c8:	bf00      	nop
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	200045ec 	.word	0x200045ec
 80048d4:	20004540 	.word	0x20004540
 80048d8:	200045f8 	.word	0x200045f8
 80048dc:	20004608 	.word	0x20004608
 80048e0:	200045f4 	.word	0x200045f4
 80048e4:	20004544 	.word	0x20004544
 80048e8:	e000ed04 	.word	0xe000ed04

080048ec <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08c      	sub	sp, #48	@ 0x30
 80048f0:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80048f2:	2301      	movs	r3, #1
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	61bb      	str	r3, [r7, #24]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
 80048fe:	e011      	b.n	8004924 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004900:	4a1c      	ldr	r2, [pc, #112]	@ (8004974 <prvCreateIdleTasks+0x88>)
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	4413      	add	r3, r2
 8004906:	7819      	ldrb	r1, [r3, #0]
 8004908:	1d3a      	adds	r2, r7, #4
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	4413      	add	r3, r2
 800490e:	460a      	mov	r2, r1
 8004910:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004912:	1d3a      	adds	r2, r7, #4
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	4413      	add	r3, r2
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d006      	beq.n	800492c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	3301      	adds	r3, #1
 8004922:	61fb      	str	r3, [r7, #28]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	2b13      	cmp	r3, #19
 8004928:	ddea      	ble.n	8004900 <prvCreateIdleTasks+0x14>
 800492a:	e000      	b.n	800492e <prvCreateIdleTasks+0x42>
        {
            break;
 800492c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800492e:	2300      	movs	r3, #0
 8004930:	623b      	str	r3, [r7, #32]
 8004932:	e015      	b.n	8004960 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8004934:	4b10      	ldr	r3, [pc, #64]	@ (8004978 <prvCreateIdleTasks+0x8c>)
 8004936:	61bb      	str	r3, [r7, #24]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8004938:	6a3b      	ldr	r3, [r7, #32]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4a0f      	ldr	r2, [pc, #60]	@ (800497c <prvCreateIdleTasks+0x90>)
 800493e:	4413      	add	r3, r2
 8004940:	1d39      	adds	r1, r7, #4
 8004942:	9301      	str	r3, [sp, #4]
 8004944:	2300      	movs	r3, #0
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	2300      	movs	r3, #0
 800494a:	2280      	movs	r2, #128	@ 0x80
 800494c:	69b8      	ldr	r0, [r7, #24]
 800494e:	f7ff fe8e 	bl	800466e <xTaskCreate>
 8004952:	6278      	str	r0, [r7, #36]	@ 0x24
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8004954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004956:	2b00      	cmp	r3, #0
 8004958:	d006      	beq.n	8004968 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	3301      	adds	r3, #1
 800495e:	623b      	str	r3, [r7, #32]
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	2b00      	cmp	r3, #0
 8004964:	dde6      	ble.n	8004934 <prvCreateIdleTasks+0x48>
 8004966:	e000      	b.n	800496a <prvCreateIdleTasks+0x7e>
        {
            break;
 8004968:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800496a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800496c:	4618      	mov	r0, r3
 800496e:	3728      	adds	r7, #40	@ 0x28
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	08005e8c 	.word	0x08005e8c
 8004978:	080052dd 	.word	0x080052dd
 800497c:	20004610 	.word	0x20004610

08004980 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004986:	f7ff ffb1 	bl	80048ec <prvCreateIdleTasks>
 800498a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d102      	bne.n	8004998 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8004992:	f000 ff9f 	bl	80058d4 <xTimerCreateTimerTask>
 8004996:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d116      	bne.n	80049cc <vTaskStartScheduler+0x4c>
    __asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	60bb      	str	r3, [r7, #8]
}
 80049b0:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80049b2:	4b11      	ldr	r3, [pc, #68]	@ (80049f8 <vTaskStartScheduler+0x78>)
 80049b4:	f04f 32ff 	mov.w	r2, #4294967295
 80049b8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80049ba:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <vTaskStartScheduler+0x7c>)
 80049bc:	2201      	movs	r2, #1
 80049be:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80049c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004a00 <vTaskStartScheduler+0x80>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80049c6:	f7fe fb69 	bl	800309c <xPortStartScheduler>
 80049ca:	e00f      	b.n	80049ec <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d2:	d10b      	bne.n	80049ec <vTaskStartScheduler+0x6c>
    __asm volatile
 80049d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d8:	f383 8811 	msr	BASEPRI, r3
 80049dc:	f3bf 8f6f 	isb	sy
 80049e0:	f3bf 8f4f 	dsb	sy
 80049e4:	607b      	str	r3, [r7, #4]
}
 80049e6:	bf00      	nop
 80049e8:	bf00      	nop
 80049ea:	e7fd      	b.n	80049e8 <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80049ec:	4b05      	ldr	r3, [pc, #20]	@ (8004a04 <vTaskStartScheduler+0x84>)
 80049ee:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80049f0:	bf00      	nop
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	2000460c 	.word	0x2000460c
 80049fc:	200045f8 	.word	0x200045f8
 8004a00:	200045f0 	.word	0x200045f0
 8004a04:	20000014 	.word	0x20000014

08004a08 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004a0c:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <vTaskSuspendAll+0x18>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	3301      	adds	r3, #1
 8004a12:	4a03      	ldr	r2, [pc, #12]	@ (8004a20 <vTaskSuspendAll+0x18>)
 8004a14:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8004a16:	bf00      	nop
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	20004614 	.word	0x20004614

08004a24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8004a32:	f7fe fbf1 	bl	8003218 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8004a36:	2300      	movs	r3, #0
 8004a38:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8004a3a:	4b75      	ldr	r3, [pc, #468]	@ (8004c10 <xTaskResumeAll+0x1ec>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10b      	bne.n	8004a5a <xTaskResumeAll+0x36>
    __asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	603b      	str	r3, [r7, #0]
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop
 8004a58:	e7fd      	b.n	8004a56 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8004a5a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c10 <xTaskResumeAll+0x1ec>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	4a6b      	ldr	r2, [pc, #428]	@ (8004c10 <xTaskResumeAll+0x1ec>)
 8004a62:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004a64:	4b6a      	ldr	r3, [pc, #424]	@ (8004c10 <xTaskResumeAll+0x1ec>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f040 80ca 	bne.w	8004c02 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a6e:	4b69      	ldr	r3, [pc, #420]	@ (8004c14 <xTaskResumeAll+0x1f0>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 80c5 	beq.w	8004c02 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a78:	e08e      	b.n	8004b98 <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004a7a:	4b67      	ldr	r3, [pc, #412]	@ (8004c18 <xTaskResumeAll+0x1f4>)
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	69fa      	ldr	r2, [r7, #28]
 8004a8e:	6a12      	ldr	r2, [r2, #32]
 8004a90:	609a      	str	r2, [r3, #8]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	69fa      	ldr	r2, [r7, #28]
 8004a98:	69d2      	ldr	r2, [r2, #28]
 8004a9a:	605a      	str	r2, [r3, #4]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	3318      	adds	r3, #24
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d103      	bne.n	8004ab0 <xTaskResumeAll+0x8c>
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	6a1a      	ldr	r2, [r3, #32]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	605a      	str	r2, [r3, #4]
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	1e5a      	subs	r2, r3, #1
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	60bb      	str	r3, [r7, #8]
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	69fa      	ldr	r2, [r7, #28]
 8004acc:	68d2      	ldr	r2, [r2, #12]
 8004ace:	609a      	str	r2, [r3, #8]
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	69fa      	ldr	r2, [r7, #28]
 8004ad6:	6892      	ldr	r2, [r2, #8]
 8004ad8:	605a      	str	r2, [r3, #4]
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d103      	bne.n	8004aee <xTaskResumeAll+0xca>
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	605a      	str	r2, [r3, #4]
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	2200      	movs	r2, #0
 8004af2:	615a      	str	r2, [r3, #20]
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	1e5a      	subs	r2, r3, #1
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b02:	2201      	movs	r2, #1
 8004b04:	409a      	lsls	r2, r3
 8004b06:	4b45      	ldr	r3, [pc, #276]	@ (8004c1c <xTaskResumeAll+0x1f8>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	4a43      	ldr	r2, [pc, #268]	@ (8004c1c <xTaskResumeAll+0x1f8>)
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b14:	4942      	ldr	r1, [pc, #264]	@ (8004c20 <xTaskResumeAll+0x1fc>)
 8004b16:	4613      	mov	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4413      	add	r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	3304      	adds	r3, #4
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	607b      	str	r3, [r7, #4]
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	609a      	str	r2, [r3, #8]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	60da      	str	r2, [r3, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	3204      	adds	r2, #4
 8004b3c:	605a      	str	r2, [r3, #4]
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	1d1a      	adds	r2, r3, #4
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	609a      	str	r2, [r3, #8]
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	4413      	add	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4a33      	ldr	r2, [pc, #204]	@ (8004c20 <xTaskResumeAll+0x1fc>)
 8004b54:	441a      	add	r2, r3
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	615a      	str	r2, [r3, #20]
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b5e:	4930      	ldr	r1, [pc, #192]	@ (8004c20 <xTaskResumeAll+0x1fc>)
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004b70:	1c59      	adds	r1, r3, #1
 8004b72:	482b      	ldr	r0, [pc, #172]	@ (8004c20 <xTaskResumeAll+0x1fc>)
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4403      	add	r3, r0
 8004b7e:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b84:	4b27      	ldr	r3, [pc, #156]	@ (8004c24 <xTaskResumeAll+0x200>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d904      	bls.n	8004b98 <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8004b8e:	4a26      	ldr	r2, [pc, #152]	@ (8004c28 <xTaskResumeAll+0x204>)
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	2101      	movs	r1, #1
 8004b94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b98:	4b1f      	ldr	r3, [pc, #124]	@ (8004c18 <xTaskResumeAll+0x1f4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f47f af6c 	bne.w	8004a7a <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8004ba8:	f000 fbec 	bl	8005384 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004bac:	4b1f      	ldr	r3, [pc, #124]	@ (8004c2c <xTaskResumeAll+0x208>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d012      	beq.n	8004bde <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8004bb8:	f000 f854 	bl	8004c64 <xTaskIncrementTick>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d004      	beq.n	8004bcc <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004bc2:	4a19      	ldr	r2, [pc, #100]	@ (8004c28 <xTaskResumeAll+0x204>)
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1ef      	bne.n	8004bb8 <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 8004bd8:	4b14      	ldr	r3, [pc, #80]	@ (8004c2c <xTaskResumeAll+0x208>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004bde:	4a12      	ldr	r2, [pc, #72]	@ (8004c28 <xTaskResumeAll+0x204>)
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00b      	beq.n	8004c02 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004bea:	2301      	movs	r3, #1
 8004bec:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004bee:	4b0d      	ldr	r3, [pc, #52]	@ (8004c24 <xTaskResumeAll+0x200>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8004c30 <xTaskResumeAll+0x20c>)
 8004bf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004c02:	f7fe fb39 	bl	8003278 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8004c06:	69bb      	ldr	r3, [r7, #24]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3720      	adds	r7, #32
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	20004614 	.word	0x20004614
 8004c14:	200045ec 	.word	0x200045ec
 8004c18:	200045d8 	.word	0x200045d8
 8004c1c:	200045f4 	.word	0x200045f4
 8004c20:	20004544 	.word	0x20004544
 8004c24:	20004540 	.word	0x20004540
 8004c28:	20004600 	.word	0x20004600
 8004c2c:	200045fc 	.word	0x200045fc
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004c3a:	4b04      	ldr	r3, [pc, #16]	@ (8004c4c <xTaskGetTickCount+0x18>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8004c40:	687b      	ldr	r3, [r7, #4]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr
 8004c4c:	200045f0 	.word	0x200045f0

08004c50 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8004c54:	4b02      	ldr	r3, [pc, #8]	@ (8004c60 <uxTaskGetNumberOfTasks+0x10>)
 8004c56:	681b      	ldr	r3, [r3, #0]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	200045ec 	.word	0x200045ec

08004c64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08a      	sub	sp, #40	@ 0x28
 8004c68:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8004e6c <xTaskIncrementTick+0x208>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f040 80ef 	bne.w	8004e56 <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c78:	4b7d      	ldr	r3, [pc, #500]	@ (8004e70 <xTaskIncrementTick+0x20c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004c80:	4a7b      	ldr	r2, [pc, #492]	@ (8004e70 <xTaskIncrementTick+0x20c>)
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8004c86:	6a3b      	ldr	r3, [r7, #32]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d121      	bne.n	8004cd0 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004c8c:	4b79      	ldr	r3, [pc, #484]	@ (8004e74 <xTaskIncrementTick+0x210>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00b      	beq.n	8004cae <xTaskIncrementTick+0x4a>
    __asm volatile
 8004c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	607b      	str	r3, [r7, #4]
}
 8004ca8:	bf00      	nop
 8004caa:	bf00      	nop
 8004cac:	e7fd      	b.n	8004caa <xTaskIncrementTick+0x46>
 8004cae:	4b71      	ldr	r3, [pc, #452]	@ (8004e74 <xTaskIncrementTick+0x210>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	61fb      	str	r3, [r7, #28]
 8004cb4:	4b70      	ldr	r3, [pc, #448]	@ (8004e78 <xTaskIncrementTick+0x214>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a6e      	ldr	r2, [pc, #440]	@ (8004e74 <xTaskIncrementTick+0x210>)
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	4a6e      	ldr	r2, [pc, #440]	@ (8004e78 <xTaskIncrementTick+0x214>)
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	6013      	str	r3, [r2, #0]
 8004cc2:	4b6e      	ldr	r3, [pc, #440]	@ (8004e7c <xTaskIncrementTick+0x218>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	4a6c      	ldr	r2, [pc, #432]	@ (8004e7c <xTaskIncrementTick+0x218>)
 8004cca:	6013      	str	r3, [r2, #0]
 8004ccc:	f000 fb5a 	bl	8005384 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8004e80 <xTaskIncrementTick+0x21c>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6a3a      	ldr	r2, [r7, #32]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	f0c0 80a8 	bcc.w	8004e2c <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cdc:	4b65      	ldr	r3, [pc, #404]	@ (8004e74 <xTaskIncrementTick+0x210>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d104      	bne.n	8004cf0 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004ce6:	4b66      	ldr	r3, [pc, #408]	@ (8004e80 <xTaskIncrementTick+0x21c>)
 8004ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cec:	601a      	str	r2, [r3, #0]
                    break;
 8004cee:	e09d      	b.n	8004e2c <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004cf0:	4b60      	ldr	r3, [pc, #384]	@ (8004e74 <xTaskIncrementTick+0x210>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004d00:	6a3a      	ldr	r2, [r7, #32]
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d203      	bcs.n	8004d10 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004d08:	4a5d      	ldr	r2, [pc, #372]	@ (8004e80 <xTaskIncrementTick+0x21c>)
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	6013      	str	r3, [r2, #0]
                        break;
 8004d0e:	e08d      	b.n	8004e2c <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	68d2      	ldr	r2, [r2, #12]
 8004d1e:	609a      	str	r2, [r3, #8]
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	6892      	ldr	r2, [r2, #8]
 8004d28:	605a      	str	r2, [r3, #4]
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	3304      	adds	r3, #4
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d103      	bne.n	8004d3e <xTaskIncrementTick+0xda>
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	605a      	str	r2, [r3, #4]
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	2200      	movs	r2, #0
 8004d42:	615a      	str	r2, [r3, #20]
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	1e5a      	subs	r2, r3, #1
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d01e      	beq.n	8004d94 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	6a12      	ldr	r2, [r2, #32]
 8004d64:	609a      	str	r2, [r3, #8]
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	69ba      	ldr	r2, [r7, #24]
 8004d6c:	69d2      	ldr	r2, [r2, #28]
 8004d6e:	605a      	str	r2, [r3, #4]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	3318      	adds	r3, #24
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d103      	bne.n	8004d84 <xTaskIncrementTick+0x120>
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	6a1a      	ldr	r2, [r3, #32]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	605a      	str	r2, [r3, #4]
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	2200      	movs	r2, #0
 8004d88:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	1e5a      	subs	r2, r3, #1
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d98:	2201      	movs	r2, #1
 8004d9a:	409a      	lsls	r2, r3
 8004d9c:	4b39      	ldr	r3, [pc, #228]	@ (8004e84 <xTaskIncrementTick+0x220>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	4a38      	ldr	r2, [pc, #224]	@ (8004e84 <xTaskIncrementTick+0x220>)
 8004da4:	6013      	str	r3, [r2, #0]
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004daa:	4937      	ldr	r1, [pc, #220]	@ (8004e88 <xTaskIncrementTick+0x224>)
 8004dac:	4613      	mov	r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	3304      	adds	r3, #4
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	69bb      	ldr	r3, [r7, #24]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	609a      	str	r2, [r3, #8]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	60da      	str	r2, [r3, #12]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	3204      	adds	r2, #4
 8004dd2:	605a      	str	r2, [r3, #4]
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	1d1a      	adds	r2, r3, #4
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	609a      	str	r2, [r3, #8]
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	4a27      	ldr	r2, [pc, #156]	@ (8004e88 <xTaskIncrementTick+0x224>)
 8004dea:	441a      	add	r2, r3
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	615a      	str	r2, [r3, #20]
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004df4:	4924      	ldr	r1, [pc, #144]	@ (8004e88 <xTaskIncrementTick+0x224>)
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	440b      	add	r3, r1
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e06:	1c59      	adds	r1, r3, #1
 8004e08:	481f      	ldr	r0, [pc, #124]	@ (8004e88 <xTaskIncrementTick+0x224>)
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	4403      	add	r3, r0
 8004e14:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004e8c <xTaskIncrementTick+0x228>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	429a      	cmp	r2, r3
 8004e22:	f67f af5b 	bls.w	8004cdc <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8004e26:	2301      	movs	r3, #1
 8004e28:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e2a:	e757      	b.n	8004cdc <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004e2c:	4b17      	ldr	r3, [pc, #92]	@ (8004e8c <xTaskIncrementTick+0x228>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e32:	4915      	ldr	r1, [pc, #84]	@ (8004e88 <xTaskIncrementTick+0x224>)
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	440b      	add	r3, r1
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d901      	bls.n	8004e48 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8004e44:	2301      	movs	r3, #1
 8004e46:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004e48:	4b11      	ldr	r3, [pc, #68]	@ (8004e90 <xTaskIncrementTick+0x22c>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d007      	beq.n	8004e60 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8004e50:	2301      	movs	r3, #1
 8004e52:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e54:	e004      	b.n	8004e60 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004e56:	4b0f      	ldr	r3, [pc, #60]	@ (8004e94 <xTaskIncrementTick+0x230>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e94 <xTaskIncrementTick+0x230>)
 8004e5e:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8004e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3728      	adds	r7, #40	@ 0x28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20004614 	.word	0x20004614
 8004e70:	200045f0 	.word	0x200045f0
 8004e74:	200045d0 	.word	0x200045d0
 8004e78:	200045d4 	.word	0x200045d4
 8004e7c:	20004604 	.word	0x20004604
 8004e80:	2000460c 	.word	0x2000460c
 8004e84:	200045f4 	.word	0x200045f4
 8004e88:	20004544 	.word	0x20004544
 8004e8c:	20004540 	.word	0x20004540
 8004e90:	20004600 	.word	0x20004600
 8004e94:	200045fc 	.word	0x200045fc

08004e98 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004e9e:	4b27      	ldr	r3, [pc, #156]	@ (8004f3c <vTaskSwitchContext+0xa4>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004ea6:	4b26      	ldr	r3, [pc, #152]	@ (8004f40 <vTaskSwitchContext+0xa8>)
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004eac:	e041      	b.n	8004f32 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8004eae:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <vTaskSwitchContext+0xa8>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004eb4:	4b23      	ldr	r3, [pc, #140]	@ (8004f44 <vTaskSwitchContext+0xac>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	fab3 f383 	clz	r3, r3
 8004ec0:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8004ec2:	7afb      	ldrb	r3, [r7, #11]
 8004ec4:	f1c3 031f 	rsb	r3, r3, #31
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	491f      	ldr	r1, [pc, #124]	@ (8004f48 <vTaskSwitchContext+0xb0>)
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10b      	bne.n	8004ef6 <vTaskSwitchContext+0x5e>
    __asm volatile
 8004ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	607b      	str	r3, [r7, #4]
}
 8004ef0:	bf00      	nop
 8004ef2:	bf00      	nop
 8004ef4:	e7fd      	b.n	8004ef2 <vTaskSwitchContext+0x5a>
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4413      	add	r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4a11      	ldr	r2, [pc, #68]	@ (8004f48 <vTaskSwitchContext+0xb0>)
 8004f02:	4413      	add	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	685a      	ldr	r2, [r3, #4]
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	605a      	str	r2, [r3, #4]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	3308      	adds	r3, #8
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d103      	bne.n	8004f24 <vTaskSwitchContext+0x8c>
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	68da      	ldr	r2, [r3, #12]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	605a      	str	r2, [r3, #4]
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	4a08      	ldr	r2, [pc, #32]	@ (8004f4c <vTaskSwitchContext+0xb4>)
 8004f2c:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004f2e:	4b07      	ldr	r3, [pc, #28]	@ (8004f4c <vTaskSwitchContext+0xb4>)
 8004f30:	681b      	ldr	r3, [r3, #0]
    }
 8004f32:	bf00      	nop
 8004f34:	371c      	adds	r7, #28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr
 8004f3c:	20004614 	.word	0x20004614
 8004f40:	20004600 	.word	0x20004600
 8004f44:	200045f4 	.word	0x200045f4
 8004f48:	20004544 	.word	0x20004544
 8004f4c:	20004540 	.word	0x20004540

08004f50 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10b      	bne.n	8004f78 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	60fb      	str	r3, [r7, #12]
}
 8004f72:	bf00      	nop
 8004f74:	bf00      	nop
 8004f76:	e7fd      	b.n	8004f74 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f78:	4b07      	ldr	r3, [pc, #28]	@ (8004f98 <vTaskPlaceOnEventList+0x48>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3318      	adds	r3, #24
 8004f7e:	4619      	mov	r1, r3
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7fe fcf0 	bl	8003966 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f86:	2101      	movs	r1, #1
 8004f88:	6838      	ldr	r0, [r7, #0]
 8004f8a:	f000 fc4d 	bl	8005828 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20004540 	.word	0x20004540

08004f9c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10b      	bne.n	8004fc6 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	613b      	str	r3, [r7, #16]
}
 8004fc0:	bf00      	nop
 8004fc2:	bf00      	nop
 8004fc4:	e7fd      	b.n	8004fc2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	61da      	str	r2, [r3, #28]
 8004fd4:	4b13      	ldr	r3, [pc, #76]	@ (8005024 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	6892      	ldr	r2, [r2, #8]
 8004fdc:	621a      	str	r2, [r3, #32]
 8004fde:	4b11      	ldr	r3, [pc, #68]	@ (8005024 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	3218      	adds	r2, #24
 8004fe8:	605a      	str	r2, [r3, #4]
 8004fea:	4b0e      	ldr	r3, [pc, #56]	@ (8005024 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f103 0218 	add.w	r2, r3, #24
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	609a      	str	r2, [r3, #8]
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <vTaskPlaceOnEventListRestricted+0x88>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800500e:	f04f 33ff 	mov.w	r3, #4294967295
 8005012:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005014:	6879      	ldr	r1, [r7, #4]
 8005016:	68b8      	ldr	r0, [r7, #8]
 8005018:	f000 fc06 	bl	8005828 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 800501c:	bf00      	nop
 800501e:	3718      	adds	r7, #24
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	20004540 	.word	0x20004540

08005028 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005028:	b480      	push	{r7}
 800502a:	b08b      	sub	sp, #44	@ 0x2c
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10b      	bne.n	8005056 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	60fb      	str	r3, [r7, #12]
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	e7fd      	b.n	8005052 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8005056:	6a3b      	ldr	r3, [r7, #32]
 8005058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	69db      	ldr	r3, [r3, #28]
 8005060:	6a3a      	ldr	r2, [r7, #32]
 8005062:	6a12      	ldr	r2, [r2, #32]
 8005064:	609a      	str	r2, [r3, #8]
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	6a3a      	ldr	r2, [r7, #32]
 800506c:	69d2      	ldr	r2, [r2, #28]
 800506e:	605a      	str	r2, [r3, #4]
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	3318      	adds	r3, #24
 8005078:	429a      	cmp	r2, r3
 800507a:	d103      	bne.n	8005084 <xTaskRemoveFromEventList+0x5c>
 800507c:	6a3b      	ldr	r3, [r7, #32]
 800507e:	6a1a      	ldr	r2, [r3, #32]
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	605a      	str	r2, [r3, #4]
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	2200      	movs	r2, #0
 8005088:	629a      	str	r2, [r3, #40]	@ 0x28
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	1e5a      	subs	r2, r3, #1
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005094:	4b4a      	ldr	r3, [pc, #296]	@ (80051c0 <xTaskRemoveFromEventList+0x198>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d160      	bne.n	800515e <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	617b      	str	r3, [r7, #20]
 80050a2:	6a3b      	ldr	r3, [r7, #32]
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	6a3a      	ldr	r2, [r7, #32]
 80050a8:	68d2      	ldr	r2, [r2, #12]
 80050aa:	609a      	str	r2, [r3, #8]
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	6a3a      	ldr	r2, [r7, #32]
 80050b2:	6892      	ldr	r2, [r2, #8]
 80050b4:	605a      	str	r2, [r3, #4]
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	6a3b      	ldr	r3, [r7, #32]
 80050bc:	3304      	adds	r3, #4
 80050be:	429a      	cmp	r2, r3
 80050c0:	d103      	bne.n	80050ca <xTaskRemoveFromEventList+0xa2>
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	68da      	ldr	r2, [r3, #12]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	605a      	str	r2, [r3, #4]
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	2200      	movs	r2, #0
 80050ce:	615a      	str	r2, [r3, #20]
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	1e5a      	subs	r2, r3, #1
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050de:	2201      	movs	r2, #1
 80050e0:	409a      	lsls	r2, r3
 80050e2:	4b38      	ldr	r3, [pc, #224]	@ (80051c4 <xTaskRemoveFromEventList+0x19c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	4a36      	ldr	r2, [pc, #216]	@ (80051c4 <xTaskRemoveFromEventList+0x19c>)
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f0:	4935      	ldr	r1, [pc, #212]	@ (80051c8 <xTaskRemoveFromEventList+0x1a0>)
 80050f2:	4613      	mov	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4413      	add	r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	3304      	adds	r3, #4
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	613b      	str	r3, [r7, #16]
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	609a      	str	r2, [r3, #8]
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	60da      	str	r2, [r3, #12]
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	6a3a      	ldr	r2, [r7, #32]
 8005116:	3204      	adds	r2, #4
 8005118:	605a      	str	r2, [r3, #4]
 800511a:	6a3b      	ldr	r3, [r7, #32]
 800511c:	1d1a      	adds	r2, r3, #4
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	609a      	str	r2, [r3, #8]
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005126:	4613      	mov	r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4a26      	ldr	r2, [pc, #152]	@ (80051c8 <xTaskRemoveFromEventList+0x1a0>)
 8005130:	441a      	add	r2, r3
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	615a      	str	r2, [r3, #20]
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513a:	4923      	ldr	r1, [pc, #140]	@ (80051c8 <xTaskRemoveFromEventList+0x1a0>)
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	440b      	add	r3, r1
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6a3a      	ldr	r2, [r7, #32]
 800514a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800514c:	1c59      	adds	r1, r3, #1
 800514e:	481e      	ldr	r0, [pc, #120]	@ (80051c8 <xTaskRemoveFromEventList+0x1a0>)
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4403      	add	r3, r0
 800515a:	6019      	str	r1, [r3, #0]
 800515c:	e01b      	b.n	8005196 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800515e:	4b1b      	ldr	r3, [pc, #108]	@ (80051cc <xTaskRemoveFromEventList+0x1a4>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	61bb      	str	r3, [r7, #24]
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	61da      	str	r2, [r3, #28]
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	621a      	str	r2, [r3, #32]
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	6a3a      	ldr	r2, [r7, #32]
 8005178:	3218      	adds	r2, #24
 800517a:	605a      	str	r2, [r3, #4]
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	f103 0218 	add.w	r2, r3, #24
 8005182:	69bb      	ldr	r3, [r7, #24]
 8005184:	609a      	str	r2, [r3, #8]
 8005186:	6a3b      	ldr	r3, [r7, #32]
 8005188:	4a10      	ldr	r2, [pc, #64]	@ (80051cc <xTaskRemoveFromEventList+0x1a4>)
 800518a:	629a      	str	r2, [r3, #40]	@ 0x28
 800518c:	4b0f      	ldr	r3, [pc, #60]	@ (80051cc <xTaskRemoveFromEventList+0x1a4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	3301      	adds	r3, #1
 8005192:	4a0e      	ldr	r2, [pc, #56]	@ (80051cc <xTaskRemoveFromEventList+0x1a4>)
 8005194:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800519a:	4b0d      	ldr	r3, [pc, #52]	@ (80051d0 <xTaskRemoveFromEventList+0x1a8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d905      	bls.n	80051b0 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 80051a4:	2301      	movs	r3, #1
 80051a6:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 80051a8:	4b0a      	ldr	r3, [pc, #40]	@ (80051d4 <xTaskRemoveFromEventList+0x1ac>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	e001      	b.n	80051b4 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 80051b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	372c      	adds	r7, #44	@ 0x2c
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr
 80051c0:	20004614 	.word	0x20004614
 80051c4:	200045f4 	.word	0x200045f4
 80051c8:	20004544 	.word	0x20004544
 80051cc:	200045d8 	.word	0x200045d8
 80051d0:	20004540 	.word	0x20004540
 80051d4:	20004600 	.word	0x20004600

080051d8 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051e0:	4b06      	ldr	r3, [pc, #24]	@ (80051fc <vTaskInternalSetTimeOutState+0x24>)
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80051e8:	4b05      	ldr	r3, [pc, #20]	@ (8005200 <vTaskInternalSetTimeOutState+0x28>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	20004604 	.word	0x20004604
 8005200:	200045f0 	.word	0x200045f0

08005204 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	613b      	str	r3, [r7, #16]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10b      	bne.n	800524a <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8005232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	60fb      	str	r3, [r7, #12]
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	e7fd      	b.n	8005246 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800524a:	f7fd ffe5 	bl	8003218 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800524e:	4b1b      	ldr	r3, [pc, #108]	@ (80052bc <xTaskCheckForTimeOut+0xb8>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b17      	ldr	r3, [pc, #92]	@ (80052c0 <xTaskCheckForTimeOut+0xbc>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	429a      	cmp	r2, r3
 8005268:	d00a      	beq.n	8005280 <xTaskCheckForTimeOut+0x7c>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	429a      	cmp	r2, r3
 8005272:	d305      	bcc.n	8005280 <xTaskCheckForTimeOut+0x7c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005274:	2301      	movs	r3, #1
 8005276:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	2200      	movs	r2, #0
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	e015      	b.n	80052ac <xTaskCheckForTimeOut+0xa8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	429a      	cmp	r2, r3
 8005288:	d20b      	bcs.n	80052a2 <xTaskCheckForTimeOut+0x9e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	1ad2      	subs	r2, r2, r3
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f7ff ff9e 	bl	80051d8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800529c:	2300      	movs	r3, #0
 800529e:	61fb      	str	r3, [r7, #28]
 80052a0:	e004      	b.n	80052ac <xTaskCheckForTimeOut+0xa8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2200      	movs	r2, #0
 80052a6:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80052a8:	2301      	movs	r3, #1
 80052aa:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80052ac:	f7fd ffe4 	bl	8003278 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 80052b0:	69fb      	ldr	r3, [r7, #28]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3720      	adds	r7, #32
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	200045f0 	.word	0x200045f0
 80052c0:	20004604 	.word	0x20004604

080052c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80052c8:	4b03      	ldr	r3, [pc, #12]	@ (80052d8 <vTaskMissedYield+0x14>)
 80052ca:	2201      	movs	r2, #1
 80052cc:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80052ce:	bf00      	nop
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bc80      	pop	{r7}
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	20004600 	.word	0x20004600

080052dc <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80052e4:	f000 f848 	bl	8005378 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80052e8:	4b06      	ldr	r3, [pc, #24]	@ (8005304 <prvIdleTask+0x28>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d9f9      	bls.n	80052e4 <prvIdleTask+0x8>
            {
                taskYIELD();
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <prvIdleTask+0x2c>)
 80052f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052f6:	601a      	str	r2, [r3, #0]
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8005300:	e7f0      	b.n	80052e4 <prvIdleTask+0x8>
 8005302:	bf00      	nop
 8005304:	20004544 	.word	0x20004544
 8005308:	e000ed04 	.word	0xe000ed04

0800530c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005312:	2300      	movs	r3, #0
 8005314:	607b      	str	r3, [r7, #4]
 8005316:	e00c      	b.n	8005332 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	4a0f      	ldr	r2, [pc, #60]	@ (8005360 <prvInitialiseTaskLists+0x54>)
 8005324:	4413      	add	r3, r2
 8005326:	4618      	mov	r0, r3
 8005328:	f7fe faf2 	bl	8003910 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3301      	adds	r3, #1
 8005330:	607b      	str	r3, [r7, #4]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b04      	cmp	r3, #4
 8005336:	d9ef      	bls.n	8005318 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005338:	480a      	ldr	r0, [pc, #40]	@ (8005364 <prvInitialiseTaskLists+0x58>)
 800533a:	f7fe fae9 	bl	8003910 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800533e:	480a      	ldr	r0, [pc, #40]	@ (8005368 <prvInitialiseTaskLists+0x5c>)
 8005340:	f7fe fae6 	bl	8003910 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005344:	4809      	ldr	r0, [pc, #36]	@ (800536c <prvInitialiseTaskLists+0x60>)
 8005346:	f7fe fae3 	bl	8003910 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800534a:	4b09      	ldr	r3, [pc, #36]	@ (8005370 <prvInitialiseTaskLists+0x64>)
 800534c:	4a05      	ldr	r2, [pc, #20]	@ (8005364 <prvInitialiseTaskLists+0x58>)
 800534e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005350:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <prvInitialiseTaskLists+0x68>)
 8005352:	4a05      	ldr	r2, [pc, #20]	@ (8005368 <prvInitialiseTaskLists+0x5c>)
 8005354:	601a      	str	r2, [r3, #0]
}
 8005356:	bf00      	nop
 8005358:	3708      	adds	r7, #8
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20004544 	.word	0x20004544
 8005364:	200045a8 	.word	0x200045a8
 8005368:	200045bc 	.word	0x200045bc
 800536c:	200045d8 	.word	0x200045d8
 8005370:	200045d0 	.word	0x200045d0
 8005374:	200045d4 	.word	0x200045d4

08005378 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800537c:	bf00      	nop
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <prvResetNextTaskUnblockTime+0x2c>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d104      	bne.n	800539c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005392:	4b08      	ldr	r3, [pc, #32]	@ (80053b4 <prvResetNextTaskUnblockTime+0x30>)
 8005394:	f04f 32ff 	mov.w	r2, #4294967295
 8005398:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800539a:	e005      	b.n	80053a8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800539c:	4b04      	ldr	r3, [pc, #16]	@ (80053b0 <prvResetNextTaskUnblockTime+0x2c>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a03      	ldr	r2, [pc, #12]	@ (80053b4 <prvResetNextTaskUnblockTime+0x30>)
 80053a6:	6013      	str	r3, [r2, #0]
}
 80053a8:	bf00      	nop
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bc80      	pop	{r7}
 80053ae:	4770      	bx	lr
 80053b0:	200045d0 	.word	0x200045d0
 80053b4:	2000460c 	.word	0x2000460c

080053b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80053be:	4b0b      	ldr	r3, [pc, #44]	@ (80053ec <xTaskGetSchedulerState+0x34>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d102      	bne.n	80053cc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80053c6:	2301      	movs	r3, #1
 80053c8:	607b      	str	r3, [r7, #4]
 80053ca:	e008      	b.n	80053de <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80053cc:	4b08      	ldr	r3, [pc, #32]	@ (80053f0 <xTaskGetSchedulerState+0x38>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d102      	bne.n	80053da <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80053d4:	2302      	movs	r3, #2
 80053d6:	607b      	str	r3, [r7, #4]
 80053d8:	e001      	b.n	80053de <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80053da:	2300      	movs	r3, #0
 80053dc:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 80053de:	687b      	ldr	r3, [r7, #4]
    }
 80053e0:	4618      	mov	r0, r3
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	200045f8 	.word	0x200045f8
 80053f0:	20004614 	.word	0x20004614

080053f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005400:	2300      	movs	r3, #0
 8005402:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8089 	beq.w	800551e <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005410:	4b45      	ldr	r3, [pc, #276]	@ (8005528 <xTaskPriorityInherit+0x134>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005416:	429a      	cmp	r2, r3
 8005418:	d278      	bcs.n	800550c <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	db06      	blt.n	8005430 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8005422:	4b41      	ldr	r3, [pc, #260]	@ (8005528 <xTaskPriorityInherit+0x134>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005428:	f1c3 0205 	rsb	r2, r3, #5
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	6959      	ldr	r1, [r3, #20]
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4a3a      	ldr	r2, [pc, #232]	@ (800552c <xTaskPriorityInherit+0x138>)
 8005442:	4413      	add	r3, r2
 8005444:	4299      	cmp	r1, r3
 8005446:	d159      	bne.n	80054fc <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	3304      	adds	r3, #4
 800544c:	4618      	mov	r0, r3
 800544e:	f7fe fac2 	bl	80039d6 <uxListRemove>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10a      	bne.n	800546e <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545c:	2201      	movs	r2, #1
 800545e:	fa02 f303 	lsl.w	r3, r2, r3
 8005462:	43da      	mvns	r2, r3
 8005464:	4b32      	ldr	r3, [pc, #200]	@ (8005530 <xTaskPriorityInherit+0x13c>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4013      	ands	r3, r2
 800546a:	4a31      	ldr	r2, [pc, #196]	@ (8005530 <xTaskPriorityInherit+0x13c>)
 800546c:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800546e:	4b2e      	ldr	r3, [pc, #184]	@ (8005528 <xTaskPriorityInherit+0x134>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547c:	2201      	movs	r2, #1
 800547e:	409a      	lsls	r2, r3
 8005480:	4b2b      	ldr	r3, [pc, #172]	@ (8005530 <xTaskPriorityInherit+0x13c>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4313      	orrs	r3, r2
 8005486:	4a2a      	ldr	r2, [pc, #168]	@ (8005530 <xTaskPriorityInherit+0x13c>)
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548e:	4927      	ldr	r1, [pc, #156]	@ (800552c <xTaskPriorityInherit+0x138>)
 8005490:	4613      	mov	r3, r2
 8005492:	009b      	lsls	r3, r3, #2
 8005494:	4413      	add	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	3304      	adds	r3, #4
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	609a      	str	r2, [r3, #8]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	60da      	str	r2, [r3, #12]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	3204      	adds	r2, #4
 80054b6:	605a      	str	r2, [r3, #4]
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	1d1a      	adds	r2, r3, #4
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4a17      	ldr	r2, [pc, #92]	@ (800552c <xTaskPriorityInherit+0x138>)
 80054ce:	441a      	add	r2, r3
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	615a      	str	r2, [r3, #20]
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054d8:	4914      	ldr	r1, [pc, #80]	@ (800552c <xTaskPriorityInherit+0x138>)
 80054da:	4613      	mov	r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	4413      	add	r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80054ea:	1c59      	adds	r1, r3, #1
 80054ec:	480f      	ldr	r0, [pc, #60]	@ (800552c <xTaskPriorityInherit+0x138>)
 80054ee:	4613      	mov	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4413      	add	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4403      	add	r3, r0
 80054f8:	6019      	str	r1, [r3, #0]
 80054fa:	e004      	b.n	8005506 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80054fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005528 <xTaskPriorityInherit+0x134>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005506:	2301      	movs	r3, #1
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	e008      	b.n	800551e <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005510:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <xTaskPriorityInherit+0x134>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	429a      	cmp	r2, r3
 8005518:	d201      	bcs.n	800551e <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800551a:	2301      	movs	r3, #1
 800551c:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800551e:	697b      	ldr	r3, [r7, #20]
    }
 8005520:	4618      	mov	r0, r3
 8005522:	3718      	adds	r7, #24
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	20004540 	.word	0x20004540
 800552c:	20004544 	.word	0x20004544
 8005530:	200045f4 	.word	0x200045f4

08005534 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005540:	2300      	movs	r3, #0
 8005542:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 8090 	beq.w	800566c <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800554c:	4b4a      	ldr	r3, [pc, #296]	@ (8005678 <xTaskPriorityDisinherit+0x144>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	429a      	cmp	r2, r3
 8005554:	d00b      	beq.n	800556e <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8005556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555a:	f383 8811 	msr	BASEPRI, r3
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	613b      	str	r3, [r7, #16]
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	e7fd      	b.n	800556a <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10b      	bne.n	800558e <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	60fb      	str	r3, [r7, #12]
}
 8005588:	bf00      	nop
 800558a:	bf00      	nop
 800558c:	e7fd      	b.n	800558a <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005592:	1e5a      	subs	r2, r3, #1
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d063      	beq.n	800566c <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d15f      	bne.n	800566c <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fe fa10 	bl	80039d6 <uxListRemove>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c0:	2201      	movs	r2, #1
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43da      	mvns	r2, r3
 80055c8:	4b2c      	ldr	r3, [pc, #176]	@ (800567c <xTaskPriorityDisinherit+0x148>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4013      	ands	r3, r2
 80055ce:	4a2b      	ldr	r2, [pc, #172]	@ (800567c <xTaskPriorityDisinherit+0x148>)
 80055d0:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055de:	f1c3 0205 	rsb	r2, r3, #5
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ea:	2201      	movs	r2, #1
 80055ec:	409a      	lsls	r2, r3
 80055ee:	4b23      	ldr	r3, [pc, #140]	@ (800567c <xTaskPriorityDisinherit+0x148>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	4a21      	ldr	r2, [pc, #132]	@ (800567c <xTaskPriorityDisinherit+0x148>)
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055fc:	4920      	ldr	r1, [pc, #128]	@ (8005680 <xTaskPriorityDisinherit+0x14c>)
 80055fe:	4613      	mov	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	440b      	add	r3, r1
 8005608:	3304      	adds	r3, #4
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	609a      	str	r2, [r3, #8]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	60da      	str	r2, [r3, #12]
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	3204      	adds	r2, #4
 8005624:	605a      	str	r2, [r3, #4]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	1d1a      	adds	r2, r3, #4
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	609a      	str	r2, [r3, #8]
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005632:	4613      	mov	r3, r2
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	4413      	add	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4a11      	ldr	r2, [pc, #68]	@ (8005680 <xTaskPriorityDisinherit+0x14c>)
 800563c:	441a      	add	r2, r3
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	615a      	str	r2, [r3, #20]
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005646:	490e      	ldr	r1, [pc, #56]	@ (8005680 <xTaskPriorityDisinherit+0x14c>)
 8005648:	4613      	mov	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005658:	1c59      	adds	r1, r3, #1
 800565a:	4809      	ldr	r0, [pc, #36]	@ (8005680 <xTaskPriorityDisinherit+0x14c>)
 800565c:	4613      	mov	r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4413      	add	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4403      	add	r3, r0
 8005666:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005668:	2301      	movs	r3, #1
 800566a:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 800566c:	69fb      	ldr	r3, [r7, #28]
    }
 800566e:	4618      	mov	r0, r3
 8005670:	3720      	adds	r7, #32
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20004540 	.word	0x20004540
 800567c:	200045f4 	.word	0x200045f4
 8005680:	20004544 	.word	0x20004544

08005684 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8005684:	b580      	push	{r7, lr}
 8005686:	b08a      	sub	sp, #40	@ 0x28
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005692:	2301      	movs	r3, #1
 8005694:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 80a5 	beq.w	80057e8 <vTaskPriorityDisinheritAfterTimeout+0x164>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10b      	bne.n	80056be <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 80056a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056aa:	f383 8811 	msr	BASEPRI, r3
 80056ae:	f3bf 8f6f 	isb	sy
 80056b2:	f3bf 8f4f 	dsb	sy
 80056b6:	613b      	str	r3, [r7, #16]
}
 80056b8:	bf00      	nop
 80056ba:	bf00      	nop
 80056bc:	e7fd      	b.n	80056ba <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80056be:	6a3b      	ldr	r3, [r7, #32]
 80056c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d902      	bls.n	80056ce <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80056cc:	e002      	b.n	80056d4 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056da:	429a      	cmp	r2, r3
 80056dc:	f000 8084 	beq.w	80057e8 <vTaskPriorityDisinheritAfterTimeout+0x164>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d17e      	bne.n	80057e8 <vTaskPriorityDisinheritAfterTimeout+0x164>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 80056ea:	4b41      	ldr	r3, [pc, #260]	@ (80057f0 <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6a3a      	ldr	r2, [r7, #32]
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d10b      	bne.n	800570c <vTaskPriorityDisinheritAfterTimeout+0x88>
    __asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	60fb      	str	r3, [r7, #12]
}
 8005706:	bf00      	nop
 8005708:	bf00      	nop
 800570a:	e7fd      	b.n	8005708 <vTaskPriorityDisinheritAfterTimeout+0x84>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005716:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	2b00      	cmp	r3, #0
 800571e:	db04      	blt.n	800572a <vTaskPriorityDisinheritAfterTimeout+0xa6>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	f1c3 0205 	rsb	r2, r3, #5
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	6959      	ldr	r1, [r3, #20]
 800572e:	69ba      	ldr	r2, [r7, #24]
 8005730:	4613      	mov	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4413      	add	r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	4a2e      	ldr	r2, [pc, #184]	@ (80057f4 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800573a:	4413      	add	r3, r2
 800573c:	4299      	cmp	r1, r3
 800573e:	d153      	bne.n	80057e8 <vTaskPriorityDisinheritAfterTimeout+0x164>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005740:	6a3b      	ldr	r3, [r7, #32]
 8005742:	3304      	adds	r3, #4
 8005744:	4618      	mov	r0, r3
 8005746:	f7fe f946 	bl	80039d6 <uxListRemove>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <vTaskPriorityDisinheritAfterTimeout+0xe2>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005750:	6a3b      	ldr	r3, [r7, #32]
 8005752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005754:	2201      	movs	r2, #1
 8005756:	fa02 f303 	lsl.w	r3, r2, r3
 800575a:	43da      	mvns	r2, r3
 800575c:	4b26      	ldr	r3, [pc, #152]	@ (80057f8 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4013      	ands	r3, r2
 8005762:	4a25      	ldr	r2, [pc, #148]	@ (80057f8 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005764:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8005766:	6a3b      	ldr	r3, [r7, #32]
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	2201      	movs	r2, #1
 800576c:	409a      	lsls	r2, r3
 800576e:	4b22      	ldr	r3, [pc, #136]	@ (80057f8 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4313      	orrs	r3, r2
 8005774:	4a20      	ldr	r2, [pc, #128]	@ (80057f8 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005776:	6013      	str	r3, [r2, #0]
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800577c:	491d      	ldr	r1, [pc, #116]	@ (80057f4 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800577e:	4613      	mov	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	440b      	add	r3, r1
 8005788:	3304      	adds	r3, #4
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	617b      	str	r3, [r7, #20]
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	609a      	str	r2, [r3, #8]
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	60da      	str	r2, [r3, #12]
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	6a3a      	ldr	r2, [r7, #32]
 80057a2:	3204      	adds	r2, #4
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	6a3b      	ldr	r3, [r7, #32]
 80057a8:	1d1a      	adds	r2, r3, #4
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	609a      	str	r2, [r3, #8]
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4a0e      	ldr	r2, [pc, #56]	@ (80057f4 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80057bc:	441a      	add	r2, r3
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	615a      	str	r2, [r3, #20]
 80057c2:	6a3b      	ldr	r3, [r7, #32]
 80057c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c6:	490b      	ldr	r1, [pc, #44]	@ (80057f4 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80057c8:	4613      	mov	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	440b      	add	r3, r1
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6a3a      	ldr	r2, [r7, #32]
 80057d6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80057d8:	1c59      	adds	r1, r3, #1
 80057da:	4806      	ldr	r0, [pc, #24]	@ (80057f4 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	4403      	add	r3, r0
 80057e6:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 80057e8:	bf00      	nop
 80057ea:	3728      	adds	r7, #40	@ 0x28
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20004540 	.word	0x20004540
 80057f4:	20004544 	.word	0x20004544
 80057f8:	200045f4 	.word	0x200045f4

080057fc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8005802:	4b08      	ldr	r3, [pc, #32]	@ (8005824 <pvTaskIncrementMutexHeldCount+0x28>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d004      	beq.n	8005818 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005812:	1c5a      	adds	r2, r3, #1
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8005818:	687b      	ldr	r3, [r7, #4]
    }
 800581a:	4618      	mov	r0, r3
 800581c:	370c      	adds	r7, #12
 800581e:	46bd      	mov	sp, r7
 8005820:	bc80      	pop	{r7}
 8005822:	4770      	bx	lr
 8005824:	20004540 	.word	0x20004540

08005828 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005832:	4b22      	ldr	r3, [pc, #136]	@ (80058bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8005838:	4b21      	ldr	r3, [pc, #132]	@ (80058c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800583e:	4b21      	ldr	r3, [pc, #132]	@ (80058c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005844:	4b20      	ldr	r3, [pc, #128]	@ (80058c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	3304      	adds	r3, #4
 800584a:	4618      	mov	r0, r3
 800584c:	f7fe f8c3 	bl	80039d6 <uxListRemove>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10b      	bne.n	800586e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005856:	4b1c      	ldr	r3, [pc, #112]	@ (80058c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585c:	2201      	movs	r2, #1
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	43da      	mvns	r2, r3
 8005864:	4b19      	ldr	r3, [pc, #100]	@ (80058cc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4013      	ands	r3, r2
 800586a:	4a18      	ldr	r2, [pc, #96]	@ (80058cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800586c:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4413      	add	r3, r2
 8005874:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005876:	4b14      	ldr	r3, [pc, #80]	@ (80058c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	429a      	cmp	r2, r3
 8005884:	d207      	bcs.n	8005896 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005886:	4b10      	ldr	r3, [pc, #64]	@ (80058c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	3304      	adds	r3, #4
 800588c:	4619      	mov	r1, r3
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f7fe f869 	bl	8003966 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005894:	e00e      	b.n	80058b4 <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005896:	4b0c      	ldr	r3, [pc, #48]	@ (80058c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3304      	adds	r3, #4
 800589c:	4619      	mov	r1, r3
 800589e:	6938      	ldr	r0, [r7, #16]
 80058a0:	f7fe f861 	bl	8003966 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 80058a4:	4b0a      	ldr	r3, [pc, #40]	@ (80058d0 <prvAddCurrentTaskToDelayedList+0xa8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d202      	bcs.n	80058b4 <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 80058ae:	4a08      	ldr	r2, [pc, #32]	@ (80058d0 <prvAddCurrentTaskToDelayedList+0xa8>)
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	6013      	str	r3, [r2, #0]
}
 80058b4:	bf00      	nop
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	200045f0 	.word	0x200045f0
 80058c0:	200045d0 	.word	0x200045d0
 80058c4:	200045d4 	.word	0x200045d4
 80058c8:	20004540 	.word	0x20004540
 80058cc:	200045f4 	.word	0x200045f4
 80058d0:	2000460c 	.word	0x2000460c

080058d4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80058de:	f000 fa51 	bl	8005d84 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80058e2:	4b11      	ldr	r3, [pc, #68]	@ (8005928 <xTimerCreateTimerTask+0x54>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <xTimerCreateTimerTask+0x2c>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80058ea:	4b10      	ldr	r3, [pc, #64]	@ (800592c <xTimerCreateTimerTask+0x58>)
 80058ec:	9301      	str	r3, [sp, #4]
 80058ee:	2303      	movs	r3, #3
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	2300      	movs	r3, #0
 80058f4:	2280      	movs	r2, #128	@ 0x80
 80058f6:	490e      	ldr	r1, [pc, #56]	@ (8005930 <xTimerCreateTimerTask+0x5c>)
 80058f8:	480e      	ldr	r0, [pc, #56]	@ (8005934 <xTimerCreateTimerTask+0x60>)
 80058fa:	f7fe feb8 	bl	800466e <xTaskCreate>
 80058fe:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10b      	bne.n	800591e <xTimerCreateTimerTask+0x4a>
    __asm volatile
 8005906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800590a:	f383 8811 	msr	BASEPRI, r3
 800590e:	f3bf 8f6f 	isb	sy
 8005912:	f3bf 8f4f 	dsb	sy
 8005916:	603b      	str	r3, [r7, #0]
}
 8005918:	bf00      	nop
 800591a:	bf00      	nop
 800591c:	e7fd      	b.n	800591a <xTimerCreateTimerTask+0x46>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 800591e:	687b      	ldr	r3, [r7, #4]
    }
 8005920:	4618      	mov	r0, r3
 8005922:	3708      	adds	r7, #8
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	20004648 	.word	0x20004648
 800592c:	2000464c 	.word	0x2000464c
 8005930:	08005e94 	.word	0x08005e94
 8005934:	080059dd 	.word	0x080059dd

08005938 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005944:	e008      	b.n	8005958 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	4413      	add	r3, r2
 800594e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	699a      	ldr	r2, [r3, #24]
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	18d1      	adds	r1, r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 f8dd 	bl	8005b24 <prvInsertTimerInActiveList>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d1ea      	bne.n	8005946 <prvReloadTimer+0xe>
        }
    }
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005986:	4b14      	ldr	r3, [pc, #80]	@ (80059d8 <prvProcessExpiredTimer+0x5c>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3304      	adds	r3, #4
 8005994:	4618      	mov	r0, r3
 8005996:	f7fe f81e 	bl	80039d6 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80059a0:	f003 0304 	and.w	r3, r3, #4
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d005      	beq.n	80059b4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f7ff ffc3 	bl	8005938 <prvReloadTimer>
 80059b2:	e008      	b.n	80059c6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80059ba:	f023 0301 	bic.w	r3, r3, #1
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	4798      	blx	r3
    }
 80059ce:	bf00      	nop
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	20004640 	.word	0x20004640

080059dc <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80059e4:	f107 0308 	add.w	r3, r7, #8
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 f859 	bl	8005aa0 <prvGetNextExpireTime>
 80059ee:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	4619      	mov	r1, r3
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f805 	bl	8005a04 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80059fa:	f000 f8d5 	bl	8005ba8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80059fe:	bf00      	nop
 8005a00:	e7f0      	b.n	80059e4 <prvTimerTask+0x8>
	...

08005a04 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005a0e:	f7fe fffb 	bl	8004a08 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005a12:	f107 0308 	add.w	r3, r7, #8
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 f864 	bl	8005ae4 <prvSampleTimeNow>
 8005a1c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d130      	bne.n	8005a86 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10a      	bne.n	8005a40 <prvProcessTimerOrBlockTask+0x3c>
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d806      	bhi.n	8005a40 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005a32:	f7fe fff7 	bl	8004a24 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005a36:	68f9      	ldr	r1, [r7, #12]
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff ff9f 	bl	800597c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005a3e:	e024      	b.n	8005a8a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d008      	beq.n	8005a58 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005a46:	4b13      	ldr	r3, [pc, #76]	@ (8005a94 <prvProcessTimerOrBlockTask+0x90>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d101      	bne.n	8005a54 <prvProcessTimerOrBlockTask+0x50>
 8005a50:	2301      	movs	r3, #1
 8005a52:	e000      	b.n	8005a56 <prvProcessTimerOrBlockTask+0x52>
 8005a54:	2300      	movs	r3, #0
 8005a56:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005a58:	4b0f      	ldr	r3, [pc, #60]	@ (8005a98 <prvProcessTimerOrBlockTask+0x94>)
 8005a5a:	6818      	ldr	r0, [r3, #0]
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	4619      	mov	r1, r3
 8005a66:	f7fe fd92 	bl	800458e <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005a6a:	f7fe ffdb 	bl	8004a24 <xTaskResumeAll>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10a      	bne.n	8005a8a <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8005a74:	4b09      	ldr	r3, [pc, #36]	@ (8005a9c <prvProcessTimerOrBlockTask+0x98>)
 8005a76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	f3bf 8f6f 	isb	sy
    }
 8005a84:	e001      	b.n	8005a8a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005a86:	f7fe ffcd 	bl	8004a24 <xTaskResumeAll>
    }
 8005a8a:	bf00      	nop
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	20004644 	.word	0x20004644
 8005a98:	20004648 	.word	0x20004648
 8005a9c:	e000ed04 	.word	0xe000ed04

08005aa0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae0 <prvGetNextExpireTime+0x40>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <prvGetNextExpireTime+0x16>
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	e000      	b.n	8005ab8 <prvGetNextExpireTime+0x18>
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d105      	bne.n	8005ad0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <prvGetNextExpireTime+0x40>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	60fb      	str	r3, [r7, #12]
 8005ace:	e001      	b.n	8005ad4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
    }
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bc80      	pop	{r7}
 8005ade:	4770      	bx	lr
 8005ae0:	20004640 	.word	0x20004640

08005ae4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8005aec:	f7ff f8a2 	bl	8004c34 <xTaskGetTickCount>
 8005af0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005af2:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <prvSampleTimeNow+0x3c>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d205      	bcs.n	8005b08 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005afc:	f000 f91c 	bl	8005d38 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	e002      	b.n	8005b0e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005b0e:	4a04      	ldr	r2, [pc, #16]	@ (8005b20 <prvSampleTimeNow+0x3c>)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005b14:	68fb      	ldr	r3, [r7, #12]
    }
 8005b16:	4618      	mov	r0, r3
 8005b18:	3710      	adds	r7, #16
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20004650 	.word	0x20004650

08005b24 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
 8005b30:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005b32:	2300      	movs	r3, #0
 8005b34:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d812      	bhi.n	8005b70 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	1ad2      	subs	r2, r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d302      	bcc.n	8005b5e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	e01b      	b.n	8005b96 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005b5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ba0 <prvInsertTimerInActiveList+0x7c>)
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4619      	mov	r1, r3
 8005b68:	4610      	mov	r0, r2
 8005b6a:	f7fd fefc 	bl	8003966 <vListInsert>
 8005b6e:	e012      	b.n	8005b96 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d206      	bcs.n	8005b86 <prvInsertTimerInActiveList+0x62>
 8005b78:	68ba      	ldr	r2, [r7, #8]
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d302      	bcc.n	8005b86 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005b80:	2301      	movs	r3, #1
 8005b82:	617b      	str	r3, [r7, #20]
 8005b84:	e007      	b.n	8005b96 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b86:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <prvInsertTimerInActiveList+0x80>)
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	3304      	adds	r3, #4
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4610      	mov	r0, r2
 8005b92:	f7fd fee8 	bl	8003966 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005b96:	697b      	ldr	r3, [r7, #20]
    }
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3718      	adds	r7, #24
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	20004644 	.word	0x20004644
 8005ba4:	20004640 	.word	0x20004640

08005ba8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b088      	sub	sp, #32
 8005bac:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8005bae:	f107 0308 	add.w	r3, r7, #8
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	605a      	str	r2, [r3, #4]
 8005bb8:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005bba:	e0a9      	b.n	8005d10 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f2c0 80a6 	blt.w	8005d10 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d004      	beq.n	8005bda <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	3304      	adds	r3, #4
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7fd fefe 	bl	80039d6 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005bda:	1d3b      	adds	r3, r7, #4
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff ff81 	bl	8005ae4 <prvSampleTimeNow>
 8005be2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	2b08      	cmp	r3, #8
 8005bea:	f200 808e 	bhi.w	8005d0a <prvProcessReceivedCommands+0x162>
 8005bee:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf4 <prvProcessReceivedCommands+0x4c>)
 8005bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf4:	08005c19 	.word	0x08005c19
 8005bf8:	08005c19 	.word	0x08005c19
 8005bfc:	08005c81 	.word	0x08005c81
 8005c00:	08005c95 	.word	0x08005c95
 8005c04:	08005ce1 	.word	0x08005ce1
 8005c08:	08005c19 	.word	0x08005c19
 8005c0c:	08005c19 	.word	0x08005c19
 8005c10:	08005c81 	.word	0x08005c81
 8005c14:	08005c95 	.word	0x08005c95
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c1e:	f043 0301 	orr.w	r3, r3, #1
 8005c22:	b2da      	uxtb	r2, r3
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	18d1      	adds	r1, r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	69f8      	ldr	r0, [r7, #28]
 8005c38:	f7ff ff74 	bl	8005b24 <prvInsertTimerInActiveList>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d065      	beq.n	8005d0e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c48:	f003 0304 	and.w	r3, r3, #4
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d009      	beq.n	8005c64 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	4413      	add	r3, r2
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	69f8      	ldr	r0, [r7, #28]
 8005c5e:	f7ff fe6b 	bl	8005938 <prvReloadTimer>
 8005c62:	e008      	b.n	8005c76 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	69f8      	ldr	r0, [r7, #28]
 8005c7c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005c7e:	e046      	b.n	8005d0e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c86:	f023 0301 	bic.w	r3, r3, #1
 8005c8a:	b2da      	uxtb	r2, r3
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8005c92:	e03d      	b.n	8005d10 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c9a:	f043 0301 	orr.w	r3, r3, #1
 8005c9e:	b2da      	uxtb	r2, r3
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10b      	bne.n	8005ccc <prvProcessReceivedCommands+0x124>
    __asm volatile
 8005cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
 8005cc4:	617b      	str	r3, [r7, #20]
}
 8005cc6:	bf00      	nop
 8005cc8:	bf00      	nop
 8005cca:	e7fd      	b.n	8005cc8 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	699a      	ldr	r2, [r3, #24]
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	18d1      	adds	r1, r2, r3
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	69ba      	ldr	r2, [r7, #24]
 8005cd8:	69f8      	ldr	r0, [r7, #28]
 8005cda:	f7ff ff23 	bl	8005b24 <prvInsertTimerInActiveList>
                        break;
 8005cde:	e017      	b.n	8005d10 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d103      	bne.n	8005cf6 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8005cee:	69f8      	ldr	r0, [r7, #28]
 8005cf0:	f7fd fcc0 	bl	8003674 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005cf4:	e00c      	b.n	8005d10 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005cfc:	f023 0301 	bic.w	r3, r3, #1
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8005d08:	e002      	b.n	8005d10 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8005d0a:	bf00      	nop
 8005d0c:	e000      	b.n	8005d10 <prvProcessReceivedCommands+0x168>
                        break;
 8005d0e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005d10:	4b08      	ldr	r3, [pc, #32]	@ (8005d34 <prvProcessReceivedCommands+0x18c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f107 0108 	add.w	r1, r7, #8
 8005d18:	2200      	movs	r2, #0
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7fe f92e 	bl	8003f7c <xQueueReceive>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	f47f af4a 	bne.w	8005bbc <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	3720      	adds	r7, #32
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	20004648 	.word	0x20004648

08005d38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d3e:	e009      	b.n	8005d54 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d40:	4b0e      	ldr	r3, [pc, #56]	@ (8005d7c <prvSwitchTimerLists+0x44>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005d4a:	f04f 31ff 	mov.w	r1, #4294967295
 8005d4e:	6838      	ldr	r0, [r7, #0]
 8005d50:	f7ff fe14 	bl	800597c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d54:	4b09      	ldr	r3, [pc, #36]	@ (8005d7c <prvSwitchTimerLists+0x44>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1f0      	bne.n	8005d40 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005d5e:	4b07      	ldr	r3, [pc, #28]	@ (8005d7c <prvSwitchTimerLists+0x44>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <prvSwitchTimerLists+0x48>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a04      	ldr	r2, [pc, #16]	@ (8005d7c <prvSwitchTimerLists+0x44>)
 8005d6a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005d6c:	4a04      	ldr	r2, [pc, #16]	@ (8005d80 <prvSwitchTimerLists+0x48>)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6013      	str	r3, [r2, #0]
    }
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20004640 	.word	0x20004640
 8005d80:	20004644 	.word	0x20004644

08005d84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005d84:	b580      	push	{r7, lr}
 8005d86:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005d88:	f7fd fa46 	bl	8003218 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc4 <prvCheckForValidListAndQueue+0x40>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d113      	bne.n	8005dbc <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 8005d94:	480c      	ldr	r0, [pc, #48]	@ (8005dc8 <prvCheckForValidListAndQueue+0x44>)
 8005d96:	f7fd fdbb 	bl	8003910 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005d9a:	480c      	ldr	r0, [pc, #48]	@ (8005dcc <prvCheckForValidListAndQueue+0x48>)
 8005d9c:	f7fd fdb8 	bl	8003910 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005da0:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd0 <prvCheckForValidListAndQueue+0x4c>)
 8005da2:	4a09      	ldr	r2, [pc, #36]	@ (8005dc8 <prvCheckForValidListAndQueue+0x44>)
 8005da4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005da6:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd4 <prvCheckForValidListAndQueue+0x50>)
 8005da8:	4a08      	ldr	r2, [pc, #32]	@ (8005dcc <prvCheckForValidListAndQueue+0x48>)
 8005daa:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8005dac:	2200      	movs	r2, #0
 8005dae:	210c      	movs	r1, #12
 8005db0:	2005      	movs	r0, #5
 8005db2:	f7fd fecb 	bl	8003b4c <xQueueGenericCreate>
 8005db6:	4603      	mov	r3, r0
 8005db8:	4a02      	ldr	r2, [pc, #8]	@ (8005dc4 <prvCheckForValidListAndQueue+0x40>)
 8005dba:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005dbc:	f7fd fa5c 	bl	8003278 <vPortExitCritical>
    }
 8005dc0:	bf00      	nop
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20004648 	.word	0x20004648
 8005dc8:	20004618 	.word	0x20004618
 8005dcc:	2000462c 	.word	0x2000462c
 8005dd0:	20004640 	.word	0x20004640
 8005dd4:	20004644 	.word	0x20004644

08005dd8 <memset>:
 8005dd8:	4603      	mov	r3, r0
 8005dda:	4402      	add	r2, r0
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d100      	bne.n	8005de2 <memset+0xa>
 8005de0:	4770      	bx	lr
 8005de2:	f803 1b01 	strb.w	r1, [r3], #1
 8005de6:	e7f9      	b.n	8005ddc <memset+0x4>

08005de8 <__libc_init_array>:
 8005de8:	b570      	push	{r4, r5, r6, lr}
 8005dea:	2600      	movs	r6, #0
 8005dec:	4d0c      	ldr	r5, [pc, #48]	@ (8005e20 <__libc_init_array+0x38>)
 8005dee:	4c0d      	ldr	r4, [pc, #52]	@ (8005e24 <__libc_init_array+0x3c>)
 8005df0:	1b64      	subs	r4, r4, r5
 8005df2:	10a4      	asrs	r4, r4, #2
 8005df4:	42a6      	cmp	r6, r4
 8005df6:	d109      	bne.n	8005e0c <__libc_init_array+0x24>
 8005df8:	f000 f828 	bl	8005e4c <_init>
 8005dfc:	2600      	movs	r6, #0
 8005dfe:	4d0a      	ldr	r5, [pc, #40]	@ (8005e28 <__libc_init_array+0x40>)
 8005e00:	4c0a      	ldr	r4, [pc, #40]	@ (8005e2c <__libc_init_array+0x44>)
 8005e02:	1b64      	subs	r4, r4, r5
 8005e04:	10a4      	asrs	r4, r4, #2
 8005e06:	42a6      	cmp	r6, r4
 8005e08:	d105      	bne.n	8005e16 <__libc_init_array+0x2e>
 8005e0a:	bd70      	pop	{r4, r5, r6, pc}
 8005e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e10:	4798      	blx	r3
 8005e12:	3601      	adds	r6, #1
 8005e14:	e7ee      	b.n	8005df4 <__libc_init_array+0xc>
 8005e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e1a:	4798      	blx	r3
 8005e1c:	3601      	adds	r6, #1
 8005e1e:	e7f2      	b.n	8005e06 <__libc_init_array+0x1e>
 8005e20:	08005ec8 	.word	0x08005ec8
 8005e24:	08005ec8 	.word	0x08005ec8
 8005e28:	08005ec8 	.word	0x08005ec8
 8005e2c:	08005ecc 	.word	0x08005ecc

08005e30 <memcpy>:
 8005e30:	440a      	add	r2, r1
 8005e32:	4291      	cmp	r1, r2
 8005e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e38:	d100      	bne.n	8005e3c <memcpy+0xc>
 8005e3a:	4770      	bx	lr
 8005e3c:	b510      	push	{r4, lr}
 8005e3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e42:	4291      	cmp	r1, r2
 8005e44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e48:	d1f9      	bne.n	8005e3e <memcpy+0xe>
 8005e4a:	bd10      	pop	{r4, pc}

08005e4c <_init>:
 8005e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e4e:	bf00      	nop
 8005e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e52:	bc08      	pop	{r3}
 8005e54:	469e      	mov	lr, r3
 8005e56:	4770      	bx	lr

08005e58 <_fini>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	bf00      	nop
 8005e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e5e:	bc08      	pop	{r3}
 8005e60:	469e      	mov	lr, r3
 8005e62:	4770      	bx	lr
