// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nqueens_nqueens,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433090,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3546,HLS_SYN_LUT=5534,HLS_VERSION=2024_1}" *)

module nqueens (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        taskIn_TDATA,
        taskIn_TVALID,
        taskIn_TREADY,
        taskOut_TDATA,
        taskOut_TVALID,
        taskOut_TREADY,
        argOut_TDATA,
        argOut_TVALID,
        argOut_TREADY,
        closureIn_TDATA,
        closureIn_TVALID,
        closureIn_TREADY,
        mallocIn_TDATA,
        mallocIn_TVALID,
        mallocIn_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 59'd1;
parameter    ap_ST_fsm_state2 = 59'd2;
parameter    ap_ST_fsm_state3 = 59'd4;
parameter    ap_ST_fsm_state4 = 59'd8;
parameter    ap_ST_fsm_state5 = 59'd16;
parameter    ap_ST_fsm_state6 = 59'd32;
parameter    ap_ST_fsm_state7 = 59'd64;
parameter    ap_ST_fsm_state8 = 59'd128;
parameter    ap_ST_fsm_state9 = 59'd256;
parameter    ap_ST_fsm_state10 = 59'd512;
parameter    ap_ST_fsm_state11 = 59'd1024;
parameter    ap_ST_fsm_state12 = 59'd2048;
parameter    ap_ST_fsm_state13 = 59'd4096;
parameter    ap_ST_fsm_state14 = 59'd8192;
parameter    ap_ST_fsm_state15 = 59'd16384;
parameter    ap_ST_fsm_state16 = 59'd32768;
parameter    ap_ST_fsm_state17 = 59'd65536;
parameter    ap_ST_fsm_state18 = 59'd131072;
parameter    ap_ST_fsm_state19 = 59'd262144;
parameter    ap_ST_fsm_state20 = 59'd524288;
parameter    ap_ST_fsm_state21 = 59'd1048576;
parameter    ap_ST_fsm_state22 = 59'd2097152;
parameter    ap_ST_fsm_state23 = 59'd4194304;
parameter    ap_ST_fsm_state24 = 59'd8388608;
parameter    ap_ST_fsm_state25 = 59'd16777216;
parameter    ap_ST_fsm_state26 = 59'd33554432;
parameter    ap_ST_fsm_state27 = 59'd67108864;
parameter    ap_ST_fsm_state28 = 59'd134217728;
parameter    ap_ST_fsm_state29 = 59'd268435456;
parameter    ap_ST_fsm_state30 = 59'd536870912;
parameter    ap_ST_fsm_state31 = 59'd1073741824;
parameter    ap_ST_fsm_state32 = 59'd2147483648;
parameter    ap_ST_fsm_state33 = 59'd4294967296;
parameter    ap_ST_fsm_state34 = 59'd8589934592;
parameter    ap_ST_fsm_state35 = 59'd17179869184;
parameter    ap_ST_fsm_state36 = 59'd34359738368;
parameter    ap_ST_fsm_state37 = 59'd68719476736;
parameter    ap_ST_fsm_state38 = 59'd137438953472;
parameter    ap_ST_fsm_state39 = 59'd274877906944;
parameter    ap_ST_fsm_state40 = 59'd549755813888;
parameter    ap_ST_fsm_state41 = 59'd1099511627776;
parameter    ap_ST_fsm_state42 = 59'd2199023255552;
parameter    ap_ST_fsm_state43 = 59'd4398046511104;
parameter    ap_ST_fsm_state44 = 59'd8796093022208;
parameter    ap_ST_fsm_state45 = 59'd17592186044416;
parameter    ap_ST_fsm_state46 = 59'd35184372088832;
parameter    ap_ST_fsm_state47 = 59'd70368744177664;
parameter    ap_ST_fsm_state48 = 59'd140737488355328;
parameter    ap_ST_fsm_state49 = 59'd281474976710656;
parameter    ap_ST_fsm_state50 = 59'd562949953421312;
parameter    ap_ST_fsm_state51 = 59'd1125899906842624;
parameter    ap_ST_fsm_state52 = 59'd2251799813685248;
parameter    ap_ST_fsm_state53 = 59'd4503599627370496;
parameter    ap_ST_fsm_state54 = 59'd9007199254740992;
parameter    ap_ST_fsm_state55 = 59'd18014398509481984;
parameter    ap_ST_fsm_state56 = 59'd36028797018963968;
parameter    ap_ST_fsm_state57 = 59'd72057594037927936;
parameter    ap_ST_fsm_state58 = 59'd144115188075855872;
parameter    ap_ST_fsm_state59 = 59'd288230376151711744;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input  [255:0] taskIn_TDATA;
input   taskIn_TVALID;
output   taskIn_TREADY;
output  [255:0] taskOut_TDATA;
output   taskOut_TVALID;
input   taskOut_TREADY;
output  [63:0] argOut_TDATA;
output   argOut_TVALID;
input   argOut_TREADY;
input  [63:0] closureIn_TDATA;
input   closureIn_TVALID;
output   closureIn_TREADY;
input  [63:0] mallocIn_TDATA;
input   mallocIn_TVALID;
output   mallocIn_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [58:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] mem;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state50;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state51;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state47;
reg    taskIn_TDATA_blk_n;
reg    argOut_TDATA_blk_n;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
reg    closureIn_TDATA_blk_n;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln119_fu_846_p2;
wire   [0:0] icmp_ln126_fu_873_p2;
reg    mallocIn_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln98_fu_676_p2;
reg   [63:0] mem_read_reg_1282;
wire   [196:0] trunc_ln66_fu_559_p1;
reg   [196:0] trunc_ln66_reg_1293;
wire   [63:0] task_cont_fu_563_p1;
reg   [63:0] task_cont_reg_1298;
reg   [63:0] task_a_reg_1304;
wire   [63:0] task_ret_addr_fu_577_p4;
reg   [63:0] task_ret_addr_reg_1309;
wire   [7:0] task_n_fu_587_p4;
reg   [7:0] task_n_reg_1315;
reg   [4:0] task_n62_cast_reg_1325;
wire   [7:0] task_j_fu_607_p4;
reg   [7:0] task_j_reg_1330;
wire   [2:0] trunc_ln75_fu_629_p1;
reg   [2:0] trunc_ln75_reg_1343;
reg   [60:0] trunc_ln75_1_reg_1349;
reg   [63:0] count_reg_1354;
wire   [0:0] icmp_ln84_fu_643_p2;
reg   [0:0] icmp_ln84_reg_1361;
wire    ap_CS_fsm_state5;
wire   [60:0] zext_ln84_fu_648_p1;
reg   [60:0] zext_ln84_reg_1365;
wire   [63:0] add_ln105_fu_654_p2;
reg   [63:0] add_ln105_reg_1384;
reg   [63:0] b_reg_1392;
wire   [2:0] trunc_ln105_fu_697_p1;
reg   [2:0] trunc_ln105_reg_1397;
reg   [60:0] trunc_ln105_1_reg_1403;
wire   [7:0] shl_ln105_fu_731_p2;
reg   [7:0] shl_ln105_reg_1415;
wire   [63:0] shl_ln105_2_fu_748_p2;
reg   [63:0] shl_ln105_2_reg_1420;
wire   [7:0] zext_ln110_fu_778_p1;
reg   [7:0] zext_ln110_reg_1431;
wire    ap_CS_fsm_state15;
wire   [7:0] tmp_3_fu_797_p3;
reg   [7:0] tmp_3_reg_1439;
wire   [7:0] add_ln116_fu_806_p2;
reg   [7:0] add_ln116_reg_1444;
wire   [7:0] arg_j_fu_816_p2;
reg   [7:0] arg_j_reg_1463;
wire   [5:0] empty_36_fu_821_p1;
reg   [5:0] empty_36_reg_1468;
wire   [4:0] add_ln119_fu_851_p2;
reg   [4:0] add_ln119_reg_1478;
wire   [63:0] zext_ln119_1_fu_861_p1;
reg   [63:0] zext_ln119_1_reg_1483;
wire   [7:0] tmp_8_fu_865_p3;
reg   [7:0] tmp_8_reg_1488;
reg   [4:0] spawn_count_load_1_reg_1494;
reg   [0:0] icmp_ln126_reg_1499;
reg   [63:0] cont_addr_reg_1503;
wire   [63:0] add_ln137_fu_879_p2;
reg   [63:0] add_ln137_reg_1508;
wire   [2:0] trunc_ln137_fu_884_p1;
reg   [2:0] trunc_ln137_reg_1516;
reg   [60:0] trunc_ln137_5_reg_1522;
reg   [60:0] trunc_ln6_reg_1527;
wire   [2:0] trunc_ln157_fu_923_p1;
reg   [2:0] trunc_ln157_reg_1532;
reg   [60:0] trunc_ln157_1_reg_1537;
wire   [0:0] icmp_ln18_fu_937_p2;
reg   [0:0] icmp_ln18_reg_1542;
wire    ap_CS_fsm_state19;
wire   [5:0] add_ln18_fu_942_p2;
reg   [5:0] add_ln18_reg_1546;
wire   [0:0] icmp_ln18_1_fu_962_p2;
reg   [0:0] icmp_ln18_1_reg_1556;
reg   [7:0] p_reg_1560;
wire    ap_CS_fsm_state20;
wire   [6:0] add_ln15_fu_973_p2;
wire    ap_CS_fsm_state22;
wire   [7:0] shl_ln137_fu_1004_p2;
reg   [7:0] shl_ln137_reg_1574;
wire   [60:0] shl_ln137_2_fu_1021_p2;
reg   [60:0] shl_ln137_2_reg_1579;
wire   [2:0] trunc_ln137_1_fu_1042_p1;
reg   [2:0] trunc_ln137_1_reg_1590;
reg   [60:0] trunc_ln137_6_reg_1596;
wire   [7:0] shl_ln137_3_fu_1063_p2;
reg   [7:0] shl_ln137_3_reg_1601;
wire   [60:0] shl_ln137_5_fu_1080_p2;
reg   [60:0] shl_ln137_5_reg_1606;
wire   [2:0] trunc_ln137_2_fu_1100_p1;
reg   [2:0] trunc_ln137_2_reg_1617;
reg   [60:0] trunc_ln137_7_reg_1622;
wire   [7:0] shl_ln137_6_fu_1121_p2;
reg   [7:0] shl_ln137_6_reg_1627;
wire   [2:0] trunc_ln137_3_fu_1142_p1;
reg   [2:0] trunc_ln137_3_reg_1638;
reg   [60:0] trunc_ln137_8_reg_1643;
wire   [7:0] shl_ln137_7_fu_1159_p2;
reg   [7:0] shl_ln137_7_reg_1648;
wire   [2:0] trunc_ln137_4_fu_1180_p1;
reg   [2:0] trunc_ln137_4_reg_1659;
reg   [60:0] trunc_ln137_9_reg_1664;
wire   [7:0] shl_ln137_8_fu_1197_p2;
reg   [7:0] shl_ln137_8_reg_1669;
wire   [7:0] shl_ln157_fu_1226_p2;
reg   [7:0] shl_ln157_reg_1688;
wire   [7:0] shl_ln75_fu_1245_p2;
reg   [7:0] shl_ln75_reg_1699;
wire   [56:0] shl_ln75_2_fu_1262_p2;
reg   [56:0] shl_ln75_2_reg_1704;
reg   [3:0] spawn_address0;
reg    spawn_ce0;
wire   [0:0] spawn_q0;
reg   [3:0] bs_address0;
reg    bs_ce0;
wire   [63:0] bs_q0;
reg   [7:0] l_bs_address0;
reg    l_bs_ce0;
reg    l_bs_we0;
reg   [7:0] l_bs_d0;
wire   [7:0] l_bs_q0;
reg   [3:0] l_a_address0;
reg    l_a_ce0;
reg    l_a_we0;
wire   [7:0] l_a_q0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_ready;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WDATA;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WSTRB;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WLAST;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WID;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_RREADY;
wire    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_BREADY;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_ready;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WDATA;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WSTRB;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WLAST;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WID;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_RREADY;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_BREADY;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_ce0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_we0;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_d0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_ready;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WDATA;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WSTRB;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WLAST;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WID;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARVALID;
wire   [63:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARADDR;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARID;
wire   [31:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARLEN;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARSIZE;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARBURST;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARLOCK;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARCACHE;
wire   [2:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARPROT;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARQOS;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARREGION;
wire   [0:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARUSER;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_RREADY;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_BREADY;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_ce0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_ready;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_ce0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_we0;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_d0;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_ce0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_ready;
wire   [7:0] grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_ce0;
wire   [1:0] grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_return;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_done;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_idle;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_ready;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TREADY;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_ce0;
wire   [3:0] grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_address0;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_ce0;
wire   [255:0] grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TDATA;
wire    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TVALID;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [63:0] gmem_WDATA;
reg   [7:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [63:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg   [5:0] i_8_reg_447;
reg    ap_predicate_op212_call_state22;
reg    ap_block_state22_on_subcall_done;
wire   [0:0] cond_fu_967_p2;
reg    ap_predicate_op186_read_state18;
reg    ap_block_state18;
reg   [6:0] indvars_iv_i_reg_459;
reg   [0:0] cleanup_dest_slot_3_i_reg_471;
reg    grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg;
reg    ap_block_state6_ignore_call5;
wire    ap_CS_fsm_state7;
reg    grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg;
wire   [0:0] icmp_ln110_fu_782_p2;
wire    ap_CS_fsm_state16;
reg    grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln98_fu_687_p1;
wire   [63:0] zext_ln116_fu_835_p1;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln17_1_fu_957_p1;
wire    ap_CS_fsm_state23;
wire  signed [63:0] sext_ln105_fu_754_p1;
wire  signed [63:0] sext_ln137_fu_1027_p1;
wire  signed [63:0] sext_ln137_1_fu_1085_p1;
wire  signed [63:0] sext_ln137_2_fu_1127_p1;
wire  signed [63:0] sext_ln137_3_fu_1165_p1;
wire  signed [63:0] sext_ln137_4_fu_1203_p1;
wire  signed [63:0] sext_ln138_fu_1213_p1;
wire  signed [63:0] sext_ln157_fu_1232_p1;
wire  signed [63:0] sext_ln75_fu_1268_p1;
reg    ap_block_state25_io;
wire   [63:0] zext_ln137_4_fu_1056_p1;
reg    ap_block_state26_io;
wire   [63:0] zext_ln137_9_fu_1114_p1;
reg    ap_block_state27_io;
reg    ap_block_state28_io;
reg    ap_block_state29_io;
wire   [63:0] zext_ln75_2_fu_1278_p1;
reg   [7:0] i27_013_fu_196;
wire   [7:0] i_4_fu_764_p2;
reg   [4:0] i_2_fu_200;
wire   [4:0] add_ln98_fu_681_p2;
reg    ap_block_state6;
reg   [4:0] i_3_fu_204;
wire   [4:0] i_7_fu_787_p2;
reg   [4:0] spawn_count_fu_208;
wire   [4:0] spawn_count_1_fu_987_p2;
reg   [4:0] i_6_fu_212;
reg    ap_block_state1;
reg    ap_block_state48;
reg    ap_block_state57;
reg    bs_we0_local;
reg    bs_ce0_local;
reg    l_bs_we0_local;
reg    l_bs_ce0_local;
reg   [7:0] l_bs_address0_local;
reg    spawn_we0_local;
reg    spawn_ce0_local;
wire    ap_CS_fsm_state38;
wire   [63:0] add_ln75_fu_623_p2;
wire   [63:0] wide_trip_count40_fu_651_p1;
wire   [7:0] zext_ln98_1_fu_672_p1;
wire   [63:0] add_ln105_1_fu_692_p2;
wire   [7:0] zext_ln105_1_fu_728_p1;
wire   [5:0] shl_ln105_1_fu_737_p3;
wire   [63:0] zext_ln105_fu_724_p1;
wire   [63:0] zext_ln105_2_fu_744_p1;
wire   [3:0] trunc_ln110_fu_793_p1;
wire   [7:0] zext_ln119_fu_842_p1;
wire   [3:0] trunc_ln119_fu_857_p1;
wire   [63:0] add_ln137_5_fu_898_p2;
wire   [63:0] add_ln137_6_fu_903_p2;
wire   [63:0] add_ln157_fu_919_p2;
wire   [7:0] zext_ln17_fu_948_p1;
wire   [7:0] add_ln17_fu_952_p2;
wire   [4:0] zext_ln123_fu_983_p1;
wire   [7:0] zext_ln137_1_fu_1001_p1;
wire   [5:0] shl_ln137_1_fu_1010_p3;
wire   [60:0] zext_ln137_fu_998_p1;
wire   [60:0] zext_ln137_2_fu_1017_p1;
wire   [63:0] add_ln137_1_fu_1037_p2;
wire   [7:0] zext_ln137_3_fu_1060_p1;
wire   [5:0] shl_ln137_4_fu_1069_p3;
wire   [60:0] zext_ln137_8_fu_1076_p1;
wire   [63:0] add_ln137_2_fu_1095_p2;
wire   [7:0] zext_ln137_5_fu_1118_p1;
wire   [63:0] add_ln137_3_fu_1137_p2;
wire   [7:0] zext_ln137_6_fu_1156_p1;
wire   [63:0] add_ln137_4_fu_1175_p2;
wire   [7:0] zext_ln137_7_fu_1194_p1;
wire   [7:0] zext_ln157_fu_1223_p1;
wire   [7:0] zext_ln75_fu_1242_p1;
wire   [5:0] shl_ln75_1_fu_1251_p3;
wire   [56:0] zext_ln75_1_fu_1258_p1;
wire   [0:0] icmp_ln72_fu_617_p2;
wire    ap_CS_fsm_state59;
wire    regslice_both_taskOut_U_apdone_blk;
wire    regslice_both_argOut_U_apdone_blk;
reg    ap_block_state59;
reg   [58:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_block_state40_on_subcall_done;
reg    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    regslice_both_taskIn_U_apdone_blk;
wire   [255:0] taskIn_TDATA_int_regslice;
wire    taskIn_TVALID_int_regslice;
reg    taskIn_TREADY_int_regslice;
wire    regslice_both_taskIn_U_ack_in;
wire    taskOut_TREADY_int_regslice;
wire    regslice_both_taskOut_U_vld_out;
reg    argOut_TVALID_int_regslice;
wire    argOut_TREADY_int_regslice;
wire    regslice_both_argOut_U_vld_out;
wire    regslice_both_closureIn_U_apdone_blk;
wire   [63:0] closureIn_TDATA_int_regslice;
wire    closureIn_TVALID_int_regslice;
reg    closureIn_TREADY_int_regslice;
wire    regslice_both_closureIn_U_ack_in;
wire    regslice_both_mallocIn_U_apdone_blk;
wire   [63:0] mallocIn_TDATA_int_regslice;
wire    mallocIn_TVALID_int_regslice;
reg    mallocIn_TREADY_int_regslice;
wire    regslice_both_mallocIn_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 59'd1;
#0 grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg = 1'b0;
#0 grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg = 1'b0;
#0 grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg = 1'b0;
#0 grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg = 1'b0;
#0 grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg = 1'b0;
#0 grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg = 1'b0;
#0 i27_013_fu_196 = 8'd0;
#0 i_2_fu_200 = 5'd0;
#0 i_3_fu_204 = 5'd0;
#0 spawn_count_fu_208 = 5'd0;
#0 i_6_fu_212 = 5'd0;
end

nqueens_spawn_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
spawn_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(spawn_address0),
    .ce0(spawn_ce0),
    .we0(spawn_we0_local),
    .d0(cleanup_dest_slot_3_i_reg_471),
    .q0(spawn_q0)
);

nqueens_bs_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bs_address0),
    .ce0(bs_ce0),
    .we0(bs_we0_local),
    .d0(mallocIn_TDATA_int_regslice),
    .q0(bs_q0)
);

nqueens_l_bs_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
l_bs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_bs_address0),
    .ce0(l_bs_ce0),
    .we0(l_bs_we0),
    .d0(l_bs_d0),
    .q0(l_bs_q0)
);

nqueens_l_a_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
l_a_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l_a_address0),
    .ce0(l_a_ce0),
    .we0(l_a_we0),
    .d0(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_d0),
    .q0(l_a_q0)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_84_1 grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_ready),
    .m_axi_gmem_AWVALID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(64'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .task_n62(task_n_reg_1315),
    .mem(mem_read_reg_1282),
    .count(count_reg_1354)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_94_2 grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_ready),
    .m_axi_gmem_AWVALID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .task_j63(task_j_reg_1330),
    .mem(mem_read_reg_1282),
    .task_a60(task_a_reg_1304),
    .l_a_address0(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_address0),
    .l_a_ce0(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_ce0),
    .l_a_we0(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_we0),
    .l_a_d0(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_d0)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_102_4 grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_ready),
    .m_axi_gmem_AWVALID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(64'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .task_j63(task_j_reg_1330),
    .l_a_address0(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_address0),
    .l_a_ce0(grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_ce0),
    .l_a_q0(l_a_q0),
    .mem(mem_read_reg_1282),
    .b(b_reg_1392)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_113_6 grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_ready),
    .task_j63(task_j_reg_1330),
    .zext_ln114(tmp_3_reg_1439),
    .l_bs_address0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_address0),
    .l_bs_ce0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_ce0),
    .l_bs_we0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_we0),
    .l_bs_d0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_d0),
    .l_a_address0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_address0),
    .l_a_ce0(grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_ce0),
    .l_a_q0(l_a_q0)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_18_2 grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_ready),
    .indvars_iv_i(indvars_iv_i_reg_459),
    .zext_ln119(arg_j_reg_1463),
    .i_8(i_8_reg_447),
    .zext_ln18_1(p_reg_1560),
    .zext_ln17(tmp_8_reg_1488),
    .l_bs_address0(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_address0),
    .l_bs_ce0(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_ce0),
    .l_bs_q0(l_bs_q0),
    .p(p_reg_1560),
    .ap_return(grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_return)
);

nqueens_nqueens_Pipeline_VITIS_LOOP_142_8 grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start),
    .ap_done(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_done),
    .ap_idle(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_idle),
    .ap_ready(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_ready),
    .taskOut_TREADY(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TREADY),
    .task_n62(task_n62_cast_reg_1325),
    .spawn_address0(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_address0),
    .spawn_ce0(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_ce0),
    .spawn_q0(spawn_q0),
    .bs_address0(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_address0),
    .bs_ce0(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_ce0),
    .bs_q0(bs_q0),
    .count(count_reg_1354),
    .empty_21(trunc_ln66_reg_1293),
    .empty(empty_36_reg_1468),
    .cont_addr(cont_addr_reg_1503),
    .taskOut_TDATA(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TDATA),
    .taskOut_TVALID(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TVALID)
);

nqueens_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .mem(mem)
);

nqueens_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 64 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem_ARVALID),
    .I_CH0_ARREADY(gmem_ARREADY),
    .I_CH0_ARADDR(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARADDR),
    .I_CH0_ARLEN(grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARLEN),
    .I_CH0_RVALID(gmem_RVALID),
    .I_CH0_RREADY(gmem_RREADY),
    .I_CH0_RDATA(gmem_RDATA),
    .I_CH0_RFIFONUM(gmem_RFIFONUM),
    .I_CH0_AWVALID(gmem_AWVALID),
    .I_CH0_AWREADY(gmem_AWREADY),
    .I_CH0_AWADDR(gmem_AWADDR),
    .I_CH0_AWLEN(gmem_AWLEN),
    .I_CH0_WVALID(gmem_WVALID),
    .I_CH0_WREADY(gmem_WREADY),
    .I_CH0_WDATA(gmem_WDATA),
    .I_CH0_WSTRB(gmem_WSTRB),
    .I_CH0_BVALID(gmem_BVALID),
    .I_CH0_BREADY(gmem_BREADY)
);

nqueens_regslice_both #(
    .DataWidth( 256 ))
regslice_both_taskIn_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(taskIn_TDATA),
    .vld_in(taskIn_TVALID),
    .ack_in(regslice_both_taskIn_U_ack_in),
    .data_out(taskIn_TDATA_int_regslice),
    .vld_out(taskIn_TVALID_int_regslice),
    .ack_out(taskIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_taskIn_U_apdone_blk)
);

nqueens_regslice_both #(
    .DataWidth( 256 ))
regslice_both_taskOut_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TDATA),
    .vld_in(grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TVALID),
    .ack_in(taskOut_TREADY_int_regslice),
    .data_out(taskOut_TDATA),
    .vld_out(regslice_both_taskOut_U_vld_out),
    .ack_out(taskOut_TREADY),
    .apdone_blk(regslice_both_taskOut_U_apdone_blk)
);

nqueens_regslice_both #(
    .DataWidth( 64 ))
regslice_both_argOut_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(task_cont_reg_1298),
    .vld_in(argOut_TVALID_int_regslice),
    .ack_in(argOut_TREADY_int_regslice),
    .data_out(argOut_TDATA),
    .vld_out(regslice_both_argOut_U_vld_out),
    .ack_out(argOut_TREADY),
    .apdone_blk(regslice_both_argOut_U_apdone_blk)
);

nqueens_regslice_both #(
    .DataWidth( 64 ))
regslice_both_closureIn_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(closureIn_TDATA),
    .vld_in(closureIn_TVALID),
    .ack_in(regslice_both_closureIn_U_ack_in),
    .data_out(closureIn_TDATA_int_regslice),
    .vld_out(closureIn_TVALID_int_regslice),
    .ack_out(closureIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_closureIn_U_apdone_blk)
);

nqueens_regslice_both #(
    .DataWidth( 64 ))
regslice_both_mallocIn_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(mallocIn_TDATA),
    .vld_in(mallocIn_TVALID),
    .ack_in(regslice_both_mallocIn_U_ack_in),
    .data_out(mallocIn_TDATA_int_regslice),
    .vld_out(mallocIn_TVALID_int_regslice),
    .ack_out(mallocIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_mallocIn_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state6_ignore_call5) & (icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln110_fu_782_p2 == 1'd0) & (icmp_ln84_reg_1361 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (mallocIn_TVALID_int_regslice == 1'b1))) begin
            grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_ready == 1'b1)) begin
            grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((cond_fu_967_p2 == 1'd0) & (1'b0 == ap_block_state22_on_subcall_done) & (icmp_ln18_1_reg_1556 == 1'd1) & (icmp_ln18_reg_1542 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        cleanup_dest_slot_3_i_reg_471 <= 1'd0;
    end else if (((icmp_ln18_fu_937_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        cleanup_dest_slot_3_i_reg_471 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done == 1'b1) & (icmp_ln84_fu_643_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i27_013_fu_196 <= 8'd0;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        i27_013_fu_196 <= i_4_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done == 1'b1) & (icmp_ln84_fu_643_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_2_fu_200 <= 5'd0;
    end else if (((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_fu_200 <= add_ln98_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_3_fu_204 <= 5'd0;
    end else if (((icmp_ln110_fu_782_p2 == 1'd0) & (icmp_ln84_reg_1361 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        i_3_fu_204 <= i_7_fu_787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln110_fu_782_p2 == 1'd1) | (icmp_ln84_reg_1361 == 1'd1)))) begin
        i_6_fu_212 <= 5'd0;
    end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22) & ((icmp_ln18_reg_1542 == 1'd0) | ((cond_fu_967_p2 == 1'd0) & (icmp_ln18_1_reg_1556 == 1'd1))))) begin
        i_6_fu_212 <= add_ln119_reg_1478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state18) & (icmp_ln119_fu_846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        i_8_reg_447 <= 6'd0;
    end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22) & (((icmp_ln18_1_reg_1556 == 1'd0) & (icmp_ln18_reg_1542 == 1'd1)) | ((cond_fu_967_p2 == 1'd1) & (icmp_ln18_reg_1542 == 1'd1))))) begin
        i_8_reg_447 <= add_ln18_reg_1546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state18) & (icmp_ln119_fu_846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        indvars_iv_i_reg_459 <= 7'd1;
    end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22) & (((icmp_ln18_1_reg_1556 == 1'd0) & (icmp_ln18_reg_1542 == 1'd1)) | ((cond_fu_967_p2 == 1'd1) & (icmp_ln18_reg_1542 == 1'd1))))) begin
        indvars_iv_i_reg_459 <= add_ln15_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln110_fu_782_p2 == 1'd1) | (icmp_ln84_reg_1361 == 1'd1)))) begin
        spawn_count_fu_208 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        spawn_count_fu_208 <= spawn_count_1_fu_987_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln105_reg_1384 <= add_ln105_fu_654_p2;
        icmp_ln84_reg_1361 <= icmp_ln84_fu_643_p2;
        zext_ln84_reg_1365[7 : 0] <= zext_ln84_fu_648_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln116_reg_1444 <= add_ln116_fu_806_p2;
        arg_j_reg_1463 <= arg_j_fu_816_p2;
        empty_36_reg_1468 <= empty_36_fu_821_p1;
        tmp_3_reg_1439[7 : 4] <= tmp_3_fu_797_p3[7 : 4];
        zext_ln110_reg_1431[4 : 0] <= zext_ln110_fu_778_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln119_reg_1478 <= add_ln119_fu_851_p2;
        add_ln137_reg_1508 <= add_ln137_fu_879_p2;
        cont_addr_reg_1503 <= closureIn_TDATA_int_regslice;
        icmp_ln126_reg_1499 <= icmp_ln126_fu_873_p2;
        spawn_count_load_1_reg_1494 <= spawn_count_fu_208;
        tmp_8_reg_1488[7 : 4] <= tmp_8_fu_865_p3[7 : 4];
        trunc_ln137_5_reg_1522 <= {{add_ln137_fu_879_p2[63:3]}};
        trunc_ln137_reg_1516 <= trunc_ln137_fu_884_p1;
        trunc_ln157_1_reg_1537 <= {{add_ln157_fu_919_p2[63:3]}};
        trunc_ln157_reg_1532 <= trunc_ln157_fu_923_p1;
        trunc_ln6_reg_1527 <= {{add_ln137_6_fu_903_p2[63:3]}};
        zext_ln119_1_reg_1483[4 : 0] <= zext_ln119_1_fu_861_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln18_reg_1546 <= add_ln18_fu_942_p2;
        icmp_ln18_1_reg_1556 <= icmp_ln18_1_fu_962_p2;
        icmp_ln18_reg_1542 <= icmp_ln18_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        b_reg_1392 <= mallocIn_TDATA_int_regslice;
        trunc_ln105_1_reg_1403 <= {{add_ln105_1_fu_692_p2[63:3]}};
        trunc_ln105_reg_1397 <= trunc_ln105_fu_697_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        count_reg_1354 <= mallocIn_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mem_read_reg_1282 <= mem;
        task_a_reg_1304 <= {{taskIn_TDATA_int_regslice[127:64]}};
        task_cont_reg_1298 <= task_cont_fu_563_p1;
        task_j_reg_1330 <= {{taskIn_TDATA_int_regslice[207:200]}};
        task_n62_cast_reg_1325 <= {{taskIn_TDATA_int_regslice[196:192]}};
        task_n_reg_1315 <= {{taskIn_TDATA_int_regslice[199:192]}};
        task_ret_addr_reg_1309 <= {{taskIn_TDATA_int_regslice[191:128]}};
        trunc_ln66_reg_1293 <= trunc_ln66_fu_559_p1;
        trunc_ln75_1_reg_1349 <= {{add_ln75_fu_623_p2[63:3]}};
        trunc_ln75_reg_1343 <= trunc_ln75_fu_629_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_reg_1560 <= l_bs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        shl_ln105_2_reg_1420 <= shl_ln105_2_fu_748_p2;
        shl_ln105_reg_1415 <= shl_ln105_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        shl_ln137_2_reg_1579 <= shl_ln137_2_fu_1021_p2;
        shl_ln137_reg_1574 <= shl_ln137_fu_1004_p2;
        trunc_ln137_1_reg_1590 <= trunc_ln137_1_fu_1042_p1;
        trunc_ln137_6_reg_1596 <= {{add_ln137_1_fu_1037_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        shl_ln137_3_reg_1601 <= shl_ln137_3_fu_1063_p2;
        shl_ln137_5_reg_1606 <= shl_ln137_5_fu_1080_p2;
        trunc_ln137_2_reg_1617 <= trunc_ln137_2_fu_1100_p1;
        trunc_ln137_7_reg_1622 <= {{add_ln137_2_fu_1095_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        shl_ln137_6_reg_1627 <= shl_ln137_6_fu_1121_p2;
        trunc_ln137_3_reg_1638 <= trunc_ln137_3_fu_1142_p1;
        trunc_ln137_8_reg_1643 <= {{add_ln137_3_fu_1137_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        shl_ln137_7_reg_1648 <= shl_ln137_7_fu_1159_p2;
        trunc_ln137_4_reg_1659 <= trunc_ln137_4_fu_1180_p1;
        trunc_ln137_9_reg_1664 <= {{add_ln137_4_fu_1175_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        shl_ln137_8_reg_1669 <= shl_ln137_8_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        shl_ln157_reg_1688 <= shl_ln157_fu_1226_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        shl_ln75_2_reg_1704 <= shl_ln75_2_fu_1262_p2;
        shl_ln75_reg_1699 <= shl_ln75_fu_1245_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state18)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state22_on_subcall_done)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state25_io)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state26_io)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state27_io)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state28_io)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state29_io)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mallocIn_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0))) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0))) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0))) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b1;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state40_on_subcall_done)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state48) | (argOut_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

always @ (*) begin
    if ((argOut_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state57) | (argOut_TREADY_int_regslice == 1'b0))) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if ((argOut_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state59)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_WREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state59) & (1'b1 == ap_CS_fsm_state59))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state59) & (1'b1 == ap_CS_fsm_state59))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        argOut_TDATA_blk_n = argOut_TREADY_int_regslice;
    end else begin
        argOut_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state57) | (argOut_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state57)) | (~((1'b1 == ap_block_state48) | (argOut_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state48)))) begin
        argOut_TVALID_int_regslice = 1'b1;
    end else begin
        argOut_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_1499 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        bs_address0 = grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_address0;
    end else begin
        bs_address0 = zext_ln98_fu_687_p1;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_1499 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        bs_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_bs_ce0;
    end else begin
        bs_ce0 = bs_ce0_local;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
        bs_ce0_local = 1'b1;
    end else begin
        bs_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        bs_we0_local = 1'b1;
    end else begin
        bs_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_fu_873_p2 == 1'd0) & (icmp_ln119_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        closureIn_TDATA_blk_n = closureIn_TVALID_int_regslice;
    end else begin
        closureIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op186_read_state18 == 1'b1) & (1'b0 == ap_block_state18) & (1'b1 == ap_CS_fsm_state18))) begin
        closureIn_TREADY_int_regslice = 1'b1;
    end else begin
        closureIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_ARVALID = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        gmem_AWADDR = sext_ln75_fu_1268_p1;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        gmem_AWADDR = sext_ln157_fu_1232_p1;
    end else if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        gmem_AWADDR = sext_ln138_fu_1213_p1;
    end else if (((1'b0 == ap_block_state28_io) & (1'b1 == ap_CS_fsm_state28))) begin
        gmem_AWADDR = sext_ln137_4_fu_1203_p1;
    end else if (((1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
        gmem_AWADDR = sext_ln137_3_fu_1165_p1;
    end else if (((1'b0 == ap_block_state26_io) & (1'b1 == ap_CS_fsm_state26))) begin
        gmem_AWADDR = sext_ln137_2_fu_1127_p1;
    end else if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25))) begin
        gmem_AWADDR = sext_ln137_1_fu_1085_p1;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        gmem_AWADDR = sext_ln137_fu_1027_p1;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        gmem_AWADDR = sext_ln105_fu_754_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWADDR = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWADDR = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
        gmem_AWLEN = 64'd3;
    end else if ((((1'b0 == ap_block_state28_io) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | ((1'b0 == ap_block_state26_io) & (1'b1 == ap_CS_fsm_state26)) | ((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state50)))) begin
        gmem_AWLEN = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWLEN = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWLEN = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((1'b0 == ap_block_state28_io) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | ((1'b0 == ap_block_state26_io) & (1'b1 == ap_CS_fsm_state26)) | ((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state50)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_AWVALID = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWVALID = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state56)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_BREADY = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_BREADY = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem_RREADY = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        gmem_WDATA = zext_ln75_2_fu_1278_p1;
    end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        gmem_WDATA = task_ret_addr_reg_1309;
    end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        gmem_WDATA = count_reg_1354;
    end else if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        gmem_WDATA = task_cont_reg_1298;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem_WDATA = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        gmem_WDATA = zext_ln137_9_fu_1114_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        gmem_WDATA = zext_ln137_4_fu_1056_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem_WDATA = shl_ln105_2_reg_1420;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WDATA = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WDATA = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        gmem_WSTRB = shl_ln75_reg_1699;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        gmem_WSTRB = shl_ln157_reg_1688;
    end else if ((((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30)))) begin
        gmem_WSTRB = 8'd255;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        gmem_WSTRB = shl_ln137_8_reg_1669;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        gmem_WSTRB = shl_ln137_7_reg_1648;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        gmem_WSTRB = shl_ln137_6_reg_1627;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        gmem_WSTRB = shl_ln137_3_reg_1601;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        gmem_WSTRB = shl_ln137_reg_1574;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem_WSTRB = shl_ln105_reg_1415;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WSTRB = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WSTRB = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29)) | ((1'b0 == ap_block_state28_io) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | ((1'b0 == ap_block_state26_io) & (1'b1 == ap_CS_fsm_state26)) | ((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25)) | (~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | ((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state42)) | ((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state51)))) begin
        gmem_WVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        gmem_WVALID = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_WVALID = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state50))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state56))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l_a_address0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l_a_address0 = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l_a_address0 = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_address0;
    end else begin
        l_a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l_a_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l_a_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_l_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l_a_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_ce0;
    end else begin
        l_a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        l_a_we0 = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_l_a_we0;
    end else begin
        l_a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op212_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l_bs_address0 = grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l_bs_address0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_address0;
    end else begin
        l_bs_address0 = l_bs_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        l_bs_address0_local = zext_ln17_1_fu_957_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l_bs_address0_local = zext_ln116_fu_835_p1;
    end else begin
        l_bs_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op212_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        l_bs_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_l_bs_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l_bs_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_ce0;
    end else begin
        l_bs_ce0 = l_bs_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19))) begin
        l_bs_ce0_local = 1'b1;
    end else begin
        l_bs_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l_bs_d0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_d0;
    end else begin
        l_bs_d0 = zext_ln110_reg_1431;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l_bs_we0 = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_l_bs_we0;
    end else begin
        l_bs_we0 = l_bs_we0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l_bs_we0_local = 1'b1;
    end else begin
        l_bs_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        mallocIn_TDATA_blk_n = mallocIn_TVALID_int_regslice;
    end else begin
        mallocIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (mallocIn_TVALID_int_regslice == 1'b1)) | ((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        mallocIn_TREADY_int_regslice = 1'b1;
    end else begin
        mallocIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_1499 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        spawn_address0 = grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_address0;
    end else begin
        spawn_address0 = zext_ln119_1_reg_1483;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_1499 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        spawn_ce0 = grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_spawn_ce0;
    end else begin
        spawn_ce0 = spawn_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        spawn_ce0_local = 1'b1;
    end else begin
        spawn_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        spawn_we0_local = 1'b1;
    end else begin
        spawn_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        taskIn_TDATA_blk_n = taskIn_TVALID_int_regslice;
    end else begin
        taskIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        taskIn_TREADY_int_regslice = 1'b1;
    end else begin
        taskIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln72_fu_617_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln72_fu_617_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (mallocIn_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done == 1'b1) & (icmp_ln84_fu_643_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_done == 1'b1) & (icmp_ln84_fu_643_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b0 == ap_block_state6) & (icmp_ln98_fu_676_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln110_fu_782_p2 == 1'd1) | (icmp_ln84_reg_1361 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18) & (icmp_ln126_fu_873_p2 == 1'd1) & (icmp_ln119_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((1'b0 == ap_block_state18) & (icmp_ln126_fu_873_p2 == 1'd0) & (icmp_ln119_fu_846_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b0 == ap_block_state18) & (icmp_ln119_fu_846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln18_fu_937_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln18_1_reg_1556 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22) & (((icmp_ln18_1_reg_1556 == 1'd0) & (icmp_ln18_reg_1542 == 1'd1)) | ((cond_fu_967_p2 == 1'd1) & (icmp_ln18_reg_1542 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22) & ((icmp_ln18_reg_1542 == 1'd0) | ((cond_fu_967_p2 == 1'd0) & (icmp_ln18_1_reg_1556 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state24 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b0 == ap_block_state26_io) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b0 == ap_block_state28_io) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_io) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if ((~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if ((~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if ((~((gmem_BVALID == 1'b0) | (gmem_WREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if ((~(1'd1 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b0 == ap_block_state40_on_subcall_done) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if ((~((1'b1 == ap_block_state48) | (argOut_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (argOut_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if ((~((1'b1 == ap_block_state57) | (argOut_TREADY_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (argOut_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((1'b0 == ap_block_state59) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_1_fu_692_p2 = (add_ln105_reg_1384 + mallocIn_TDATA_int_regslice);

assign add_ln105_fu_654_p2 = (wide_trip_count40_fu_651_p1 + mem_read_reg_1282);

assign add_ln116_fu_806_p2 = (tmp_3_fu_797_p3 + task_j_reg_1330);

assign add_ln119_fu_851_p2 = (i_6_fu_212 + 5'd1);

assign add_ln137_1_fu_1037_p2 = (add_ln137_reg_1508 + 64'd4);

assign add_ln137_2_fu_1095_p2 = (add_ln137_reg_1508 + 64'd5);

assign add_ln137_3_fu_1137_p2 = (add_ln137_reg_1508 + 64'd6);

assign add_ln137_4_fu_1175_p2 = (add_ln137_reg_1508 + 64'd7);

assign add_ln137_5_fu_898_p2 = (mem_read_reg_1282 + 64'd8);

assign add_ln137_6_fu_903_p2 = (add_ln137_5_fu_898_p2 + closureIn_TDATA_int_regslice);

assign add_ln137_fu_879_p2 = (closureIn_TDATA_int_regslice + mem_read_reg_1282);

assign add_ln157_fu_919_p2 = (task_ret_addr_reg_1309 + mem_read_reg_1282);

assign add_ln15_fu_973_p2 = (indvars_iv_i_reg_459 + 7'd1);

assign add_ln17_fu_952_p2 = (tmp_8_reg_1488 + zext_ln17_fu_948_p1);

assign add_ln18_fu_942_p2 = (i_8_reg_447 + 6'd1);

assign add_ln75_fu_623_p2 = (task_ret_addr_fu_577_p4 + mem);

assign add_ln98_fu_681_p2 = (i_2_fu_200 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (taskIn_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state18 = ((ap_predicate_op186_read_state18 == 1'b1) & (closureIn_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state22_on_subcall_done = ((ap_predicate_op212_call_state22 == 1'b1) & (grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state25_io = ((gmem_WREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state26_io = ((gmem_WREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state27_io = ((gmem_WREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state28_io = ((gmem_WREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state29_io = ((gmem_WREADY == 1'b0) | (gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state40_on_subcall_done = ((grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_done == 1'b0) & (icmp_ln126_reg_1499 == 1'd0));
end

always @ (*) begin
    ap_block_state48 = ((1'd1 == 1'd0) | (argOut_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state57 = ((1'd1 == 1'd0) | (argOut_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state59 = ((regslice_both_argOut_U_apdone_blk == 1'b1) | (regslice_both_taskOut_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln98_fu_676_p2 == 1'd0) & (mallocIn_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6_ignore_call5 = ((icmp_ln98_fu_676_p2 == 1'd0) & (mallocIn_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_predicate_op186_read_state18 = ((icmp_ln126_fu_873_p2 == 1'd0) & (icmp_ln119_fu_846_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op212_call_state22 = ((icmp_ln18_1_reg_1556 == 1'd1) & (icmp_ln18_reg_1542 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign argOut_TVALID = regslice_both_argOut_U_vld_out;

assign arg_j_fu_816_p2 = (task_j_reg_1330 + 8'd1);

assign closureIn_TREADY = regslice_both_closureIn_U_ack_in;

assign cond_fu_967_p2 = ((grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_return == 2'd0) ? 1'b1 : 1'b0);

assign empty_36_fu_821_p1 = arg_j_fu_816_p2[5:0];

assign grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_102_4_fu_505_ap_start_reg;

assign grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_113_6_fu_516_ap_start_reg;

assign grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_ap_start_reg;

assign grp_nqueens_Pipeline_VITIS_LOOP_142_8_fu_537_taskOut_TREADY = (taskOut_TREADY_int_regslice & ap_CS_fsm_state40);

assign grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_18_2_fu_524_ap_start_reg;

assign grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_84_1_fu_485_ap_start_reg;

assign grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start = grp_nqueens_Pipeline_VITIS_LOOP_94_2_fu_495_ap_start_reg;

assign i_4_fu_764_p2 = (i27_013_fu_196 + 8'd1);

assign i_7_fu_787_p2 = (i_3_fu_204 + 5'd1);

assign icmp_ln110_fu_782_p2 = ((zext_ln110_fu_778_p1 == task_n_reg_1315) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_846_p2 = ((zext_ln119_fu_842_p1 == task_n_reg_1315) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_873_p2 = ((spawn_count_fu_208 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_1_fu_962_p2 = ((add_ln18_fu_942_p2 < empty_36_reg_1468) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_937_p2 = ((i_8_reg_447 < empty_36_reg_1468) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_617_p2 = ((task_n_fu_587_p4 == task_j_fu_607_p4) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_643_p2 = ((task_n_reg_1315 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_676_p2 = ((zext_ln98_1_fu_672_p1 == task_n_reg_1315) ? 1'b1 : 1'b0);

assign mallocIn_TREADY = regslice_both_mallocIn_U_ack_in;

assign sext_ln105_fu_754_p1 = $signed(trunc_ln105_1_reg_1403);

assign sext_ln137_1_fu_1085_p1 = $signed(trunc_ln137_6_reg_1596);

assign sext_ln137_2_fu_1127_p1 = $signed(trunc_ln137_7_reg_1622);

assign sext_ln137_3_fu_1165_p1 = $signed(trunc_ln137_8_reg_1643);

assign sext_ln137_4_fu_1203_p1 = $signed(trunc_ln137_9_reg_1664);

assign sext_ln137_fu_1027_p1 = $signed(trunc_ln137_5_reg_1522);

assign sext_ln138_fu_1213_p1 = $signed(trunc_ln6_reg_1527);

assign sext_ln157_fu_1232_p1 = $signed(trunc_ln157_1_reg_1537);

assign sext_ln75_fu_1268_p1 = $signed(trunc_ln75_1_reg_1349);

assign shl_ln105_1_fu_737_p3 = {{trunc_ln105_reg_1397}, {3'd0}};

assign shl_ln105_2_fu_748_p2 = zext_ln105_fu_724_p1 << zext_ln105_2_fu_744_p1;

assign shl_ln105_fu_731_p2 = 8'd1 << zext_ln105_1_fu_728_p1;

assign shl_ln137_1_fu_1010_p3 = {{trunc_ln137_reg_1516}, {3'd0}};

assign shl_ln137_2_fu_1021_p2 = zext_ln137_fu_998_p1 << zext_ln137_2_fu_1017_p1;

assign shl_ln137_3_fu_1063_p2 = 8'd1 << zext_ln137_3_fu_1060_p1;

assign shl_ln137_4_fu_1069_p3 = {{trunc_ln137_1_reg_1590}, {3'd0}};

assign shl_ln137_5_fu_1080_p2 = zext_ln84_reg_1365 << zext_ln137_8_fu_1076_p1;

assign shl_ln137_6_fu_1121_p2 = 8'd1 << zext_ln137_5_fu_1118_p1;

assign shl_ln137_7_fu_1159_p2 = 8'd1 << zext_ln137_6_fu_1156_p1;

assign shl_ln137_8_fu_1197_p2 = 8'd1 << zext_ln137_7_fu_1194_p1;

assign shl_ln137_fu_1004_p2 = 8'd15 << zext_ln137_1_fu_1001_p1;

assign shl_ln157_fu_1226_p2 = 8'd15 << zext_ln157_fu_1223_p1;

assign shl_ln75_1_fu_1251_p3 = {{trunc_ln75_reg_1343}, {3'd0}};

assign shl_ln75_2_fu_1262_p2 = 57'd1 << zext_ln75_1_fu_1258_p1;

assign shl_ln75_fu_1245_p2 = 8'd15 << zext_ln75_fu_1242_p1;

assign spawn_count_1_fu_987_p2 = (zext_ln123_fu_983_p1 + spawn_count_fu_208);

assign taskIn_TREADY = regslice_both_taskIn_U_ack_in;

assign taskOut_TVALID = regslice_both_taskOut_U_vld_out;

assign task_cont_fu_563_p1 = taskIn_TDATA_int_regslice[63:0];

assign task_j_fu_607_p4 = {{taskIn_TDATA_int_regslice[207:200]}};

assign task_n_fu_587_p4 = {{taskIn_TDATA_int_regslice[199:192]}};

assign task_ret_addr_fu_577_p4 = {{taskIn_TDATA_int_regslice[191:128]}};

assign tmp_3_fu_797_p3 = {{trunc_ln110_fu_793_p1}, {4'd0}};

assign tmp_8_fu_865_p3 = {{trunc_ln119_fu_857_p1}, {4'd0}};

assign trunc_ln105_fu_697_p1 = add_ln105_1_fu_692_p2[2:0];

assign trunc_ln110_fu_793_p1 = i_3_fu_204[3:0];

assign trunc_ln119_fu_857_p1 = i_6_fu_212[3:0];

assign trunc_ln137_1_fu_1042_p1 = add_ln137_1_fu_1037_p2[2:0];

assign trunc_ln137_2_fu_1100_p1 = add_ln137_2_fu_1095_p2[2:0];

assign trunc_ln137_3_fu_1142_p1 = add_ln137_3_fu_1137_p2[2:0];

assign trunc_ln137_4_fu_1180_p1 = add_ln137_4_fu_1175_p2[2:0];

assign trunc_ln137_fu_884_p1 = add_ln137_fu_879_p2[2:0];

assign trunc_ln157_fu_923_p1 = add_ln157_fu_919_p2[2:0];

assign trunc_ln66_fu_559_p1 = taskIn_TDATA_int_regslice[196:0];

assign trunc_ln75_fu_629_p1 = add_ln75_fu_623_p2[2:0];

assign wide_trip_count40_fu_651_p1 = task_j_reg_1330;

assign zext_ln105_1_fu_728_p1 = trunc_ln105_reg_1397;

assign zext_ln105_2_fu_744_p1 = shl_ln105_1_fu_737_p3;

assign zext_ln105_fu_724_p1 = i27_013_fu_196;

assign zext_ln110_fu_778_p1 = i_3_fu_204;

assign zext_ln116_fu_835_p1 = add_ln116_reg_1444;

assign zext_ln119_1_fu_861_p1 = i_6_fu_212;

assign zext_ln119_fu_842_p1 = i_6_fu_212;

assign zext_ln123_fu_983_p1 = cleanup_dest_slot_3_i_reg_471;

assign zext_ln137_1_fu_1001_p1 = trunc_ln137_reg_1516;

assign zext_ln137_2_fu_1017_p1 = shl_ln137_1_fu_1010_p3;

assign zext_ln137_3_fu_1060_p1 = trunc_ln137_1_reg_1590;

assign zext_ln137_4_fu_1056_p1 = shl_ln137_2_reg_1579;

assign zext_ln137_5_fu_1118_p1 = trunc_ln137_2_reg_1617;

assign zext_ln137_6_fu_1156_p1 = trunc_ln137_3_reg_1638;

assign zext_ln137_7_fu_1194_p1 = trunc_ln137_4_reg_1659;

assign zext_ln137_8_fu_1076_p1 = shl_ln137_4_fu_1069_p3;

assign zext_ln137_9_fu_1114_p1 = shl_ln137_5_reg_1606;

assign zext_ln137_fu_998_p1 = spawn_count_load_1_reg_1494;

assign zext_ln157_fu_1223_p1 = trunc_ln157_reg_1532;

assign zext_ln17_1_fu_957_p1 = add_ln17_fu_952_p2;

assign zext_ln17_fu_948_p1 = i_8_reg_447;

assign zext_ln75_1_fu_1258_p1 = shl_ln75_1_fu_1251_p3;

assign zext_ln75_2_fu_1278_p1 = shl_ln75_2_reg_1704;

assign zext_ln75_fu_1242_p1 = trunc_ln75_reg_1343;

assign zext_ln84_fu_648_p1 = task_n_reg_1315;

assign zext_ln98_1_fu_672_p1 = i_2_fu_200;

assign zext_ln98_fu_687_p1 = i_2_fu_200;

always @ (posedge ap_clk) begin
    zext_ln84_reg_1365[60:8] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln110_reg_1431[7:5] <= 3'b000;
    tmp_3_reg_1439[3:0] <= 4'b0000;
    zext_ln119_1_reg_1483[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_8_reg_1488[3:0] <= 4'b0000;
end

endmodule //nqueens
