{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694632398989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694632399016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 16:13:18 2023 " "Processing started: Wed Sep 13 16:13:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694632399016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632399016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos -c Display_7_Segmentos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos -c Display_7_Segmentos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632399016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694632399750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694632399750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_7_segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segmentos " "Found entity 1: Display_7_Segmentos" {  } { { "Display_7_Segmentos.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694632409973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632409973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display_7_Segmentos " "Elaborating entity \"Display_7_Segmentos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694632410017 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 OUT_A " "Net \"gdfx_temp0\", which fans out to \"OUT_A\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst24 " "Net is fed by \"inst24\"" {  } { { "Display_7_Segmentos.bdf" "inst24" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1016 1064 472 "inst24" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst25 " "Net is fed by \"inst25\"" {  } { { "Display_7_Segmentos.bdf" "inst25" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 448 1152 1200 480 "inst25" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst26 " "Net is fed by \"inst26\"" {  } { { "Display_7_Segmentos.bdf" "inst26" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 448 1488 1536 480 "inst26" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst27 " "Net is fed by \"inst27\"" {  } { { "Display_7_Segmentos.bdf" "inst27" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1616 1664 472 "inst27" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst28 " "Net is fed by \"inst28\"" {  } { { "Display_7_Segmentos.bdf" "inst28" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1824 1872 472 "inst28" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst4 " "Net is fed by \"inst4\"" {  } { { "Display_7_Segmentos.bdf" "inst4" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 488 872 920 520 "inst4" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst3 " "Net is fed by \"inst3\"" {  } { { "Display_7_Segmentos.bdf" "inst3" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 480 728 776 512 "inst3" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst29 " "Net is fed by \"inst29\"" {  } { { "Display_7_Segmentos.bdf" "inst29" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 504 464 528 616 "inst29" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""}  } { { "Display_7_Segmentos.bdf" "OUT_A" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 616 776 792 792 "OUT_A" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694632410248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 16:13:30 2023 " "Processing ended: Wed Sep 13 16:13:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632410501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632411223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694632398989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694632399016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 16:13:18 2023 " "Processing started: Wed Sep 13 16:13:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694632399016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632399016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos -c Display_7_Segmentos " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display_7_Segmentos -c Display_7_Segmentos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632399016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694632399750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694632399750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_7_segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segmentos " "Found entity 1: Display_7_Segmentos" {  } { { "Display_7_Segmentos.bdf" "" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694632409973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632409973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display_7_Segmentos " "Elaborating entity \"Display_7_Segmentos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694632410017 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0 OUT_A " "Net \"gdfx_temp0\", which fans out to \"OUT_A\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst24 " "Net is fed by \"inst24\"" {  } { { "Display_7_Segmentos.bdf" "inst24" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1016 1064 472 "inst24" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst25 " "Net is fed by \"inst25\"" {  } { { "Display_7_Segmentos.bdf" "inst25" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 448 1152 1200 480 "inst25" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst26 " "Net is fed by \"inst26\"" {  } { { "Display_7_Segmentos.bdf" "inst26" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 448 1488 1536 480 "inst26" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst27 " "Net is fed by \"inst27\"" {  } { { "Display_7_Segmentos.bdf" "inst27" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1616 1664 472 "inst27" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst28 " "Net is fed by \"inst28\"" {  } { { "Display_7_Segmentos.bdf" "inst28" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 440 1824 1872 472 "inst28" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst4 " "Net is fed by \"inst4\"" {  } { { "Display_7_Segmentos.bdf" "inst4" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 488 872 920 520 "inst4" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst3 " "Net is fed by \"inst3\"" {  } { { "Display_7_Segmentos.bdf" "inst3" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 480 728 776 512 "inst3" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "inst29 " "Net is fed by \"inst29\"" {  } { { "Display_7_Segmentos.bdf" "inst29" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 504 464 528 616 "inst29" "" } } } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1694632410248 ""}  } { { "Display_7_Segmentos.bdf" "OUT_A" { Schematic "C:/intelFPGA_lite/Projetos/Display_7_Segmentos/Display_7_Segmentos.bdf" { { 616 776 792 792 "OUT_A" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1694632410248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 16:13:30 2023 " "Processing ended: Wed Sep 13 16:13:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694632410501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694632410501 ""}
