

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Fri Nov  3 04:15:27 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90620660|  90643508|  0.906 sec|  0.906 sec|  90620660|  90643508|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90620659|  90643507|  5330627 ~ 5331971|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5249304|   5250648|    656163 ~ 656331|          -|          -|     8|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ EXPORT        |     99744|     99816|      12468 ~ 12477|          -|          -|     8|        no|
        |   +++ BH          |     12456|     12464|               1557|          -|          -|     8|        no|
        |  ++ CLEAR         |     33168|     33184|        4146 ~ 4148|          -|          -|     8|        no|
        |   +++ BH          |      4144|      4145|                518|          -|          -|     8|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 150
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 27 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 14 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 48 92 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 35 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 71 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 58 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 3 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 79 
92 --> 93 2 
93 --> 117 94 
94 --> 95 103 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 106 93 
104 --> 105 
105 --> 103 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 94 
116 --> 114 
117 --> 118 
118 --> 119 146 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 137 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 118 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 129 
146 --> 147 92 
147 --> 148 
148 --> 149 146 
149 --> 150 
150 --> 147 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 151 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_27, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_25, void @empty_15, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_5, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv1.cpp:11]   --->   Operation 156 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/conv1.cpp:11]   --->   Operation 157 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/conv1.cpp:11]   --->   Operation 158 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv1.cpp:11]   --->   Operation 159 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615" [src/conv1.cpp:16]   --->   Operation 160 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 666, i64 30, i64 18446744073709551615" [src/conv1.cpp:16]   --->   Operation 161 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:23]   --->   Operation 162 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:23]   --->   Operation 163 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%empty = trunc i64 %conv1_biases_read" [src/conv1.cpp:11]   --->   Operation 164 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln28 = store i8 0, i8 %h" [src/conv1.cpp:28]   --->   Operation 165 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln28 = br void %TILE_OUT" [src/conv1.cpp:28]   --->   Operation 166 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:28]   --->   Operation 167 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.76ns)   --->   "%icmp_ln28 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:28]   --->   Operation 168 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %TILE_OUT.split, void %for.end152" [src/conv1.cpp:28]   --->   Operation 169 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %h_4" [src/conv1.cpp:130->src/conv1.cpp:63]   --->   Operation 170 'zext' 'zext_ln130' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:28]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:28]   --->   Operation 172 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln91 = add i9 %zext_ln130, i9 508" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 173 'add' 'add_ln91' <Predicate = (!icmp_ln28)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i9 %add_ln91" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 174 'sext' 'sext_ln91' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i9 %add_ln91" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 175 'sext' 'sext_ln87' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.42ns)   --->   "%br_ln87 = br void %PAD.i.0" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 176 'br' 'br_ln87' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [src/conv1.cpp:66]   --->   Operation 177 'ret' 'ret_ln66' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.83>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%bh = phi i64 0, void %TILE_OUT.split, i64 %add_ln87, void %for.inc42.i.1" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 178 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i64 %bh" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 179 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.08ns)   --->   "%add_ln91_2 = add i64 %bh, i64 %sext_ln91" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 180 'add' 'add_ln91_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln91_2, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 181 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.08ns)   --->   "%icmp_ln56 = icmp_sgt  i64 %add_ln91_2, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 182 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.01ns)   --->   "%add_ln56 = add i32 %trunc_ln91, i32 %sext_ln87" [src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 183 'add' 'add_ln56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 184 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 185 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i32 %select_ln55, i32 %add_ln56" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 186 'select' 'hclamp' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %hclamp, i9 0" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 187 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln99_3 = sext i41 %shl_ln" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 188 'sext' 'sext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln99_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %hclamp, i1 0" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 189 'bitconcatenate' 'shl_ln99_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln99_4 = sext i33 %shl_ln99_2" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 190 'sext' 'sext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.04ns)   --->   "%sub_ln99 = sub i42 %sext_ln99_3, i42 %sext_ln99_4" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 191 'sub' 'sub_ln99' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln99_5 = sext i42 %sub_ln99" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 192 'sext' 'sext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %sext_ln99_5, i64 %input_ftmap_read" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 193 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln99, i32 1, i32 63" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 194 'partselect' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i63 %trunc_ln99_2" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 195 'sext' 'sext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i16 %i1, i64 %sext_ln99" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 196 'getelementptr' 'i1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %add_ln99, i64 508" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 197 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln100, i32 1, i32 63" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 198 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i63 %trunc_ln100_2" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 199 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i16 %i1, i64 %sext_ln100" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 200 'getelementptr' 'i1_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 201 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 201 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 202 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 202 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 203 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 203 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 204 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 204 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 205 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 205 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 206 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 206 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 207 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 207 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 208 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 208 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 209 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 209 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 210 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 210 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 211 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 211 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 212 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 212 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 213 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 213 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 214 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 214 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 215 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 215 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 216 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %i1_addr" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 216 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i16 %i1_addr_read_1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 217 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_1, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 218 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 220 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %i1_addr_1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 221 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i16 %i1_addr_1_read" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 222 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.42ns)   --->   "%br_ln97 = br void %for.inc.i.0" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 223 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 5.76>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln97, void %for.inc.i.0.split, i3 0, void %PAD.i.0" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 224 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.42ns)   --->   Input mux for Operation 225 '%mul_ln99 = mul i64 %bh, i64 88'
ST_14 : Operation 225 [1/1] (4.10ns)   --->   "%mul_ln99 = mul i64 %bh, i64 88" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 225 'mul' 'mul_ln99' <Predicate = true> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %mul_ln99" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 226 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_198_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln99, i32 3, i32 10" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 227 'partselect' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_199 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_198_cast, i3 %p" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 228 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i11 %tmp_199" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 229 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln99" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 230 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i3 %p" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 231 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.67ns)   --->   "%icmp_ln97 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 232 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (0.67ns)   --->   "%add_ln97 = add i3 %p, i3 1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 233 'add' 'add_ln97' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc.i.0.split, void %for.end.i.0" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 234 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.77ns)   --->   "%add_ln100_1 = add i9 %zext_ln97, i9 259" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 235 'add' 'add_ln100_1' <Predicate = (!icmp_ln97)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [13/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 236 'urem' 'urem_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %trunc_ln99, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 237 'store' 'store_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>

State 15 <SV = 14> <Delay = 1.39>
ST_15 : Operation 238 [12/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 238 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.39>
ST_16 : Operation 239 [11/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 239 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 240 [10/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 240 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.39>
ST_18 : Operation 241 [9/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 241 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 242 [8/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 242 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 243 [7/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 243 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 244 [6/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 244 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 245 [5/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 245 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 246 [4/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 246 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 247 [3/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 247 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 248 [2/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 248 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.42>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 249 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 250 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/13] (1.39ns)   --->   "%urem_ln100 = urem i9 %add_ln100_1, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 251 'urem' 'urem_ln100' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i9 %urem_ln100" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 252 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.79ns)   --->   "%add_ln100_4 = add i11 %trunc_ln99_1, i11 %zext_ln100" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 253 'add' 'add_ln100_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i11 %add_ln100_4" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 254 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 255 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln100 = store i12 %trunc_ln100, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 256 'store' 'store_ln100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc.i.0" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 257 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 258 [8/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 258 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 259 [7/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 259 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 260 [6/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 260 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 261 [5/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 261 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 262 [4/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 262 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 263 [3/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 263 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 264 [2/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 264 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 265 [1/8] (7.30ns)   --->   "%empty_411 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 265 'readreq' 'empty_411' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 266 [1/1] (0.42ns)   --->   "%br_ln104 = br void %load-store-loop.i.0" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 266 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 35 <SV = 22> <Delay = 5.83>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%loop_index_i_0 = phi i8 0, void %for.end.i.0, i8 %empty_412, void %.exit.0"   --->   Operation 267 'phi' 'loop_index_i_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (0.00ns)   --->   "%loop_index_i_0_cast = zext i8 %loop_index_i_0"   --->   Operation 268 'zext' 'loop_index_i_0_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (0.76ns)   --->   "%exitcond1532_011 = icmp_eq  i8 %loop_index_i_0, i8 255"   --->   Operation 269 'icmp' 'exitcond1532_011' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [1/1] (0.76ns)   --->   "%empty_412 = add i8 %loop_index_i_0, i8 1"   --->   Operation 270 'add' 'empty_412' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1532_011, void %load-store-loop.i.0.split, void %for.inc42.i.0"   --->   Operation 271 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_0 = add i9 %loop_index_i_0_cast, i9 4"   --->   Operation 272 'add' 'arrayidx36612_sum_i_0' <Predicate = (!exitcond1532_011)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 273 [13/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 273 'urem' 'empty_414' <Predicate = (!exitcond1532_011)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 274 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_0_cast = zext i9 %arrayidx36612_sum_i_0"   --->   Operation 274 'zext' 'arrayidx36612_sum_i_0_cast' <Predicate = (!exitcond1532_011)> <Delay = 0.00>
ST_35 : Operation 275 [1/1] (2.14ns)   --->   "%mul = mul i19 %arrayidx36612_sum_i_0_cast, i19 745"   --->   Operation 275 'mul' 'mul' <Predicate = (!exitcond1532_011)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul, i32 16, i32 17"   --->   Operation 276 'partselect' 'p_cast' <Predicate = (!exitcond1532_011)> <Delay = 0.00>
ST_35 : Operation 277 [1/1] (0.00ns)   --->   "%bh_1 = or i64 %bh, i64 1" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 277 'or' 'bh_1' <Predicate = (exitcond1532_011)> <Delay = 0.00>
ST_35 : [1/1] (0.42ns)   --->   Input mux for Operation 278 '%mul_ln99_1 = mul i64 %bh_1, i64 88'
ST_35 : Operation 278 [1/1] (4.10ns)   --->   "%mul_ln99_1 = mul i64 %bh_1, i64 88" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 278 'mul' 'mul_ln99_1' <Predicate = (exitcond1532_011)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i64 %mul_ln99_1" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 279 'trunc' 'trunc_ln87' <Predicate = (exitcond1532_011)> <Delay = 0.00>
ST_35 : Operation 280 [1/1] (1.08ns)   --->   "%icmp_ln87 = icmp_eq  i64 %bh_1, i64 23" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 280 'icmp' 'icmp_ln87' <Predicate = (exitcond1532_011)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %PAD.i.1, void %OUT.preheader" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 281 'br' 'br_ln87' <Predicate = (exitcond1532_011)> <Delay = 0.00>
ST_35 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_60)   --->   "%or_ln91 = or i32 %trunc_ln91, i32 1" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 282 'or' 'or_ln91' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln91_3 = add i64 %bh_1, i64 %sext_ln91" [src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 283 'add' 'add_ln91_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln91_3, i32 63" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 284 'bitselect' 'tmp_526' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 285 [1/1] (1.08ns)   --->   "%icmp_ln56_1 = icmp_sgt  i64 %add_ln91_3, i64 254" [src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 285 'icmp' 'icmp_ln56_1' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 286 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln56_60 = add i32 %or_ln91, i32 %sext_ln87" [src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 286 'add' 'add_ln56_60' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%select_ln55_3 = select i1 %tmp_526, i32 0, i32 254" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 287 'select' 'select_ln55_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%or_ln55_1 = or i1 %tmp_526, i1 %icmp_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 288 'or' 'or_ln55_1' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 289 [1/1] (0.44ns) (out node of the LUT)   --->   "%hclamp_1 = select i1 %or_ln55_1, i32 %select_ln55_3, i32 %add_ln56_60" [src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30]   --->   Operation 289 'select' 'hclamp_1' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln99_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %hclamp_1, i9 0" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 290 'bitconcatenate' 'shl_ln99_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln99_6 = sext i41 %shl_ln99_3" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 291 'sext' 'sext_ln99_6' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln99_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %hclamp_1, i1 0" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 292 'bitconcatenate' 'shl_ln99_4' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln99_7 = sext i33 %shl_ln99_4" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 293 'sext' 'sext_ln99_7' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (1.04ns)   --->   "%sub_ln99_1 = sub i42 %sext_ln99_6, i42 %sext_ln99_7" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 294 'sub' 'sub_ln99_1' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln99_8 = sext i42 %sub_ln99_1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 295 'sext' 'sext_ln99_8' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 296 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %sext_ln99_8, i64 %input_ftmap_read" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 296 'add' 'add_ln99_2' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln99_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln99_2, i32 1, i32 63" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 297 'partselect' 'trunc_ln99_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln99_2 = sext i63 %trunc_ln99_3" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 298 'sext' 'sext_ln99_2' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%i1_addr_2 = getelementptr i16 %i1, i64 %sext_ln99_2" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 299 'getelementptr' 'i1_addr_2' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (1.08ns)   --->   "%add_ln100_2 = add i64 %add_ln99_2, i64 508" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 300 'add' 'add_ln100_2' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln100_2, i32 1, i32 63" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 301 'partselect' 'trunc_ln100_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i63 %trunc_ln100_3" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 302 'sext' 'sext_ln100_1' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%i1_addr_3 = getelementptr i16 %i1, i64 %sext_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 303 'getelementptr' 'i1_addr_3' <Predicate = (exitcond1532_011 & !icmp_ln87)> <Delay = 0.00>
ST_35 : Operation 304 [1/1] (0.42ns)   --->   "%br_ln32 = br void %OUT" [src/conv1.cpp:32]   --->   Operation 304 'br' 'br_ln32' <Predicate = (exitcond1532_011 & icmp_ln87)> <Delay = 0.42>

State 36 <SV = 23> <Delay = 7.30>
ST_36 : Operation 305 [1/1] (7.30ns)   --->   "%i1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %i1_addr" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 305 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 306 [1/1] (0.00ns)   --->   "%empty_413 = trunc i16 %i1_addr_read" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 306 'trunc' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 307 [12/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 307 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 1.39>
ST_37 : Operation 308 [11/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 308 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 1.39>
ST_38 : Operation 309 [10/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 309 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 1.39>
ST_39 : Operation 310 [9/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 310 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 1.39>
ST_40 : Operation 311 [8/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 311 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 1.39>
ST_41 : Operation 312 [7/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 312 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 1.39>
ST_42 : Operation 313 [6/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 313 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 1.39>
ST_43 : Operation 314 [5/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 314 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 1.39>
ST_44 : Operation 315 [4/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 315 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 1.39>
ST_45 : Operation 316 [3/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 316 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 1.39>
ST_46 : Operation 317 [2/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 317 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 3.42>
ST_47 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 319 [1/13] (1.39ns)   --->   "%empty_414 = urem i9 %arrayidx36612_sum_i_0, i9 88"   --->   Operation 319 'urem' 'empty_414' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast4313 = zext i9 %empty_414"   --->   Operation 320 'zext' 'p_cast4313' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.79ns)   --->   "%empty_415 = add i11 %trunc_ln99_1, i11 %p_cast4313" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 321 'add' 'empty_415' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast4323 = zext i11 %empty_415" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 322 'zext' 'p_cast4323' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %p_cast4323" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 323 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %p_cast4323" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 324 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %p_cast4323" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 325 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.2.0, i2 0, void %.case.0.0, i2 1, void %.case.1.0"   --->   Operation 326 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_47 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_413, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_634" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 327 'store' 'store_ln99' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 328 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_413, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 329 'store' 'store_ln99' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 330 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_413, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_635" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 331 'store' 'store_ln99' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.0"   --->   Operation 332 'br' 'br_ln0' <Predicate = (p_cast != 0 & p_cast != 1)> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.0"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 23> <Delay = 7.30>
ST_48 : Operation 334 [8/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 334 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 7.30>
ST_49 : Operation 335 [7/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 335 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 336 [8/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 336 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 7.30>
ST_50 : Operation 337 [6/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 337 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 338 [7/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 338 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 26> <Delay = 7.30>
ST_51 : Operation 339 [5/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 339 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 340 [6/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 340 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 341 [4/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 341 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 342 [5/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 342 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 28> <Delay = 7.30>
ST_53 : Operation 343 [3/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 343 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 344 [4/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 344 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 29> <Delay = 7.30>
ST_54 : Operation 345 [2/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 345 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 346 [3/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 346 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 30> <Delay = 7.30>
ST_55 : Operation 347 [1/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_2, i32 1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 347 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 348 [2/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 348 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 349 [1/1] (7.30ns)   --->   "%i1_addr_2_read_1 = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %i1_addr_2" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 349 'read' 'i1_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln99_4 = trunc i16 %i1_addr_2_read_1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 350 'trunc' 'trunc_ln99_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 351 [1/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %i1_addr_3, i32 1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 351 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 352 [1/1] (7.30ns)   --->   "%i1_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %i1_addr_3" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 352 'read' 'i1_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i16 %i1_addr_3_read" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 353 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 354 [1/1] (0.42ns)   --->   "%br_ln97 = br void %for.inc.i.1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 354 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 58 <SV = 33> <Delay = 2.16>
ST_58 : Operation 355 [1/1] (0.00ns)   --->   "%p_1 = phi i3 %add_ln97_1, void %for.inc.i.1.split, i3 0, void %PAD.i.1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 355 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_201_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln99_1, i32 3, i32 10" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 356 'partselect' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_214 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_201_cast, i3 %p_1" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 357 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln99_7 = zext i11 %tmp_214" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 358 'zext' 'zext_ln99_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 359 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %zext_ln99_7" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 359 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i3 %p_1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 360 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 361 [1/1] (0.67ns)   --->   "%icmp_ln97_1 = icmp_eq  i3 %p_1, i3 4" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 361 'icmp' 'icmp_ln97_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 362 [1/1] (0.67ns)   --->   "%add_ln97_1 = add i3 %p_1, i3 1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 362 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97_1, void %for.inc.i.1.split, void %for.end.i.1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 363 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 364 [1/1] (0.77ns)   --->   "%add_ln100_3 = add i9 %zext_ln97_1, i9 259" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 364 'add' 'add_ln100_3' <Predicate = (!icmp_ln97_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 365 [13/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 365 'urem' 'urem_ln100_1' <Predicate = (!icmp_ln97_1)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 366 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %trunc_ln99_4, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_636" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 366 'store' 'store_ln99' <Predicate = (!icmp_ln97_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>

State 59 <SV = 34> <Delay = 1.39>
ST_59 : Operation 367 [12/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 367 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 1.39>
ST_60 : Operation 368 [11/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 368 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 1.39>
ST_61 : Operation 369 [10/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 369 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 1.39>
ST_62 : Operation 370 [9/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 370 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 1.39>
ST_63 : Operation 371 [8/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 371 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 1.39>
ST_64 : Operation 372 [7/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 372 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 1.39>
ST_65 : Operation 373 [6/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 373 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 1.39>
ST_66 : Operation 374 [5/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 374 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 1.39>
ST_67 : Operation 375 [4/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 375 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 1.39>
ST_68 : Operation 376 [3/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 376 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 1.39>
ST_69 : Operation 377 [2/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 377 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 3.42>
ST_70 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 379 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 380 [1/13] (1.39ns)   --->   "%urem_ln100_1 = urem i9 %add_ln100_3, i9 88" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 380 'urem' 'urem_ln100_1' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %urem_ln100_1" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 381 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 382 [1/1] (0.79ns)   --->   "%add_ln100_5 = add i11 %trunc_ln87, i11 %zext_ln100_2" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 382 'add' 'add_ln100_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i11 %add_ln100_5" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 383 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 384 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %zext_ln100_3" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 384 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 385 [1/1] (1.23ns)   --->   "%store_ln100 = store i12 %trunc_ln100_1, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637" [src/conv1.cpp:100->src/conv1.cpp:30]   --->   Operation 385 'store' 'store_ln100' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_70 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc.i.1" [src/conv1.cpp:97->src/conv1.cpp:30]   --->   Operation 386 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 71 <SV = 34> <Delay = 7.30>
ST_71 : Operation 387 [8/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 387 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 35> <Delay = 7.30>
ST_72 : Operation 388 [7/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 388 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 36> <Delay = 7.30>
ST_73 : Operation 389 [6/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 389 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 37> <Delay = 7.30>
ST_74 : Operation 390 [5/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 390 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 38> <Delay = 7.30>
ST_75 : Operation 391 [4/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 391 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 39> <Delay = 7.30>
ST_76 : Operation 392 [3/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 392 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 40> <Delay = 7.30>
ST_77 : Operation 393 [2/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 393 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 41> <Delay = 7.30>
ST_78 : Operation 394 [1/8] (7.30ns)   --->   "%empty_442 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %i1_addr_2, i32 255" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 394 'readreq' 'empty_442' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 395 [1/1] (0.42ns)   --->   "%br_ln104 = br void %load-store-loop.i.1" [src/conv1.cpp:104->src/conv1.cpp:30]   --->   Operation 395 'br' 'br_ln104' <Predicate = true> <Delay = 0.42>

State 79 <SV = 42> <Delay = 2.90>
ST_79 : Operation 396 [1/1] (0.00ns)   --->   "%loop_index_i_1 = phi i8 0, void %for.end.i.1, i8 %empty_443, void %.exit.1"   --->   Operation 396 'phi' 'loop_index_i_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 397 [1/1] (0.00ns)   --->   "%loop_index_i_1_cast = zext i8 %loop_index_i_1"   --->   Operation 397 'zext' 'loop_index_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 398 [1/1] (0.76ns)   --->   "%exitcond1532_113 = icmp_eq  i8 %loop_index_i_1, i8 255"   --->   Operation 398 'icmp' 'exitcond1532_113' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 399 [1/1] (0.76ns)   --->   "%empty_443 = add i8 %loop_index_i_1, i8 1"   --->   Operation 399 'add' 'empty_443' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1532_113, void %load-store-loop.i.1.split, void %for.inc42.i.1"   --->   Operation 400 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 401 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i_1 = add i9 %loop_index_i_1_cast, i9 4"   --->   Operation 401 'add' 'arrayidx36612_sum_i_1' <Predicate = (!exitcond1532_113)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 402 [13/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 402 'urem' 'empty_445' <Predicate = (!exitcond1532_113)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 403 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_1_cast = zext i9 %arrayidx36612_sum_i_1"   --->   Operation 403 'zext' 'arrayidx36612_sum_i_1_cast' <Predicate = (!exitcond1532_113)> <Delay = 0.00>
ST_79 : Operation 404 [1/1] (2.14ns)   --->   "%mul265 = mul i19 %arrayidx36612_sum_i_1_cast, i19 745"   --->   Operation 404 'mul' 'mul265' <Predicate = (!exitcond1532_113)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 405 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul265, i32 16, i32 17"   --->   Operation 405 'partselect' 'p_cast8' <Predicate = (!exitcond1532_113)> <Delay = 0.00>
ST_79 : Operation 406 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %bh, i64 2" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 406 'add' 'add_ln87' <Predicate = (exitcond1532_113)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln87 = br void %PAD.i.0" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 407 'br' 'br_ln87' <Predicate = (exitcond1532_113)> <Delay = 0.00>

State 80 <SV = 43> <Delay = 7.30>
ST_80 : Operation 408 [1/1] (7.30ns)   --->   "%i1_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %i1_addr_2" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 408 'read' 'i1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 409 [1/1] (0.00ns)   --->   "%empty_444 = trunc i16 %i1_addr_2_read" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 409 'trunc' 'empty_444' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 410 [12/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 410 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 44> <Delay = 1.39>
ST_81 : Operation 411 [11/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 411 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 45> <Delay = 1.39>
ST_82 : Operation 412 [10/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 412 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 46> <Delay = 1.39>
ST_83 : Operation 413 [9/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 413 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 47> <Delay = 1.39>
ST_84 : Operation 414 [8/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 414 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 48> <Delay = 1.39>
ST_85 : Operation 415 [7/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 415 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 49> <Delay = 1.39>
ST_86 : Operation 416 [6/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 416 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 50> <Delay = 1.39>
ST_87 : Operation 417 [5/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 417 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 51> <Delay = 1.39>
ST_88 : Operation 418 [4/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 418 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 52> <Delay = 1.39>
ST_89 : Operation 419 [3/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 419 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 53> <Delay = 1.39>
ST_90 : Operation 420 [2/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 420 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 54> <Delay = 3.42>
ST_91 : Operation 421 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 421 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 422 [1/13] (1.39ns)   --->   "%empty_445 = urem i9 %arrayidx36612_sum_i_1, i9 88"   --->   Operation 422 'urem' 'empty_445' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 423 [1/1] (0.00ns)   --->   "%p_cast4314 = zext i9 %empty_445"   --->   Operation 423 'zext' 'p_cast4314' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 424 [1/1] (0.79ns)   --->   "%empty_446 = add i11 %trunc_ln87, i11 %p_cast4314" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 424 'add' 'empty_446' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 425 [1/1] (0.00ns)   --->   "%p_cast4326 = zext i11 %empty_446" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 425 'zext' 'p_cast4326' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 426 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i64 0, i64 %p_cast4326" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 426 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 427 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i64 0, i64 %p_cast4326" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 427 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 428 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640 = getelementptr i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i64 0, i64 %p_cast4326" [src/conv1.cpp:87->src/conv1.cpp:30]   --->   Operation 428 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 429 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast8, void %.case.2.1, i2 0, void %.case.0.1, i2 1, void %.case.1.1"   --->   Operation 429 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_91 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_444, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_639" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 430 'store' 'store_ln99' <Predicate = (p_cast8 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_91 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 431 'br' 'br_ln0' <Predicate = (p_cast8 == 1)> <Delay = 0.00>
ST_91 : Operation 432 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_444, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_638" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 432 'store' 'store_ln99' <Predicate = (p_cast8 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_91 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 433 'br' 'br_ln0' <Predicate = (p_cast8 == 0)> <Delay = 0.00>
ST_91 : Operation 434 [1/1] (1.23ns)   --->   "%store_ln99 = store i12 %empty_444, i11 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640" [src/conv1.cpp:99->src/conv1.cpp:30]   --->   Operation 434 'store' 'store_ln99' <Predicate = (p_cast8 != 0 & p_cast8 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 2024> <RAM>
ST_91 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 435 'br' 'br_ln0' <Predicate = (p_cast8 != 0 & p_cast8 != 1)> <Delay = 0.00>
ST_91 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.1"   --->   Operation 436 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 92 <SV = 23> <Delay = 1.19>
ST_92 : Operation 437 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln32, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit, i7 0, void %OUT.preheader" [src/conv1.cpp:32]   --->   Operation 437 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:32]   --->   Operation 438 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp_527, void %OUT.split, void %for.inc147" [src/conv1.cpp:32]   --->   Operation 439 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i7 %out" [src/conv1.cpp:129->src/conv1.cpp:63]   --->   Operation 440 'trunc' 'trunc_ln129' <Predicate = (!tmp_527)> <Delay = 0.00>
ST_92 : Operation 441 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:32]   --->   Operation 441 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!tmp_527)> <Delay = 0.00>
ST_92 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:32]   --->   Operation 442 'specloopname' 'specloopname_ln32' <Predicate = (!tmp_527)> <Delay = 0.00>
ST_92 : Operation 443 [1/1] (0.42ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 443 'br' 'br_ln114' <Predicate = (!tmp_527)> <Delay = 0.42>
ST_92 : Operation 444 [1/1] (0.76ns)   --->   "%add_ln28 = add i8 %h_4, i8 15" [src/conv1.cpp:28]   --->   Operation 444 'add' 'add_ln28' <Predicate = (tmp_527)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 445 [1/1] (0.42ns)   --->   "%store_ln28 = store i8 %add_ln28, i8 %h" [src/conv1.cpp:28]   --->   Operation 445 'store' 'store_ln28' <Predicate = (tmp_527)> <Delay = 0.42>
ST_92 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln28 = br void %TILE_OUT" [src/conv1.cpp:28]   --->   Operation 446 'br' 'br_ln28' <Predicate = (tmp_527)> <Delay = 0.00>

State 93 <SV = 24> <Delay = 3.60>
ST_93 : Operation 447 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln114_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 447 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i4 %bout" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 448 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %bout" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 449 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 450 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 450 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 451 [1/1] (0.79ns)   --->   "%add_ln114_1 = add i4 %bout, i4 1" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 451 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %IN.i.split, void %for.body104.preheader" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 452 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 453 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 453 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 454 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 454 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 455 [1/1] (0.78ns)   --->   "%add_ln114 = add i6 %zext_ln114, i6 %trunc_ln129" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 455 'add' 'add_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i6 %add_ln114" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 456 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 457 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %bout, i32 1, i32 2" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 457 'partselect' 'lshr_ln' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_528 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %lshr_ln, i1 0, i2 %lshr_ln" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 458 'bitconcatenate' 'tmp_528' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %tmp_528" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 459 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 460 [1/1] (1.74ns)   --->   "%empty_416 = mul i14 %zext_ln114_1, i14 162" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 460 'mul' 'empty_416' <Predicate = (!icmp_ln114)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast32 = zext i14 %empty_416" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 461 'zext' 'p_cast32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_93 : Operation 462 [1/1] (1.08ns)   --->   "%empty_417 = add i64 %p_cast32, i64 %conv1_weights_read" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 462 'add' 'empty_417' <Predicate = (!icmp_ln114)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 463 [1/1] (0.42ns)   --->   "%br_ln116 = br void %for.body8.0.i" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 463 'br' 'br_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_93 : Operation 464 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 464 'call' 'call_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 25> <Delay = 1.56>
ST_94 : Operation 465 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln116, void %for.inc.1.i, i4 0, void %IN.i.split" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 465 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 466 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 466 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 467 [1/1] (0.78ns)   --->   "%empty_418 = add i6 %zext_ln114_2, i6 %k_cast" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 467 'add' 'empty_418' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 468 [1/1] (0.00ns)   --->   "%p_cast4316 = zext i6 %empty_418" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 468 'zext' 'p_cast4316' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 469 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_418, i3 0" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 469 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 470 [1/1] (0.77ns)   --->   "%empty_419 = add i9 %p_shl, i9 %p_cast4316" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 470 'add' 'empty_419' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 471 [1/1] (0.79ns)   --->   "%icmp_ln116 = icmp_ult  i4 %k, i4 9" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 471 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc23.i, void %for.body8.0.i.split" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 472 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 473 'partselect' 'tmp_195' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_94 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_196 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i4.i1, i3 %tmp_195, i4 %k, i1 0" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 474 'bitconcatenate' 'tmp_196' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_94 : Operation 475 [1/1] (0.00ns)   --->   "%p_cast39 = zext i8 %tmp_196" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 475 'zext' 'p_cast39' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_94 : Operation 476 [1/1] (1.08ns)   --->   "%empty_420 = add i64 %p_cast39, i64 %empty_417" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 476 'add' 'empty_420' <Predicate = (icmp_ln116)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_420, i32 1, i32 63" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 477 'partselect' 'trunc_ln' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_94 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i63 %trunc_ln" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 478 'sext' 'sext_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_94 : Operation 479 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i16 %w1, i64 %sext_ln120" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 479 'getelementptr' 'w1_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 95 <SV = 26> <Delay = 7.30>
ST_95 : Operation 480 [8/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 480 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 27> <Delay = 7.30>
ST_96 : Operation 481 [7/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 481 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 28> <Delay = 7.30>
ST_97 : Operation 482 [6/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 482 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 29> <Delay = 7.30>
ST_98 : Operation 483 [5/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 483 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 30> <Delay = 7.30>
ST_99 : Operation 484 [4/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 484 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 31> <Delay = 7.30>
ST_100 : Operation 485 [3/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 485 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 32> <Delay = 7.30>
ST_101 : Operation 486 [2/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 486 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 33> <Delay = 7.30>
ST_102 : Operation 487 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 487 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 488 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 488 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 489 [1/8] (7.30ns)   --->   "%empty_421 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 489 'readreq' 'empty_421' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 490 [1/1] (0.42ns)   --->   "%br_ln120 = br void %load-store-loop.0.i" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 490 'br' 'br_ln120' <Predicate = true> <Delay = 0.42>

State 103 <SV = 34> <Delay = 1.85>
ST_103 : Operation 491 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_423, void %.exit14"   --->   Operation 491 'phi' 'loop_index_0_i' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 492 [1/1] (0.00ns)   --->   "%loop_index_0_i_cast4317 = zext i4 %loop_index_0_i"   --->   Operation 492 'zext' 'loop_index_0_i_cast4317' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 493 [1/1] (0.77ns)   --->   "%empty_422 = add i9 %empty_419, i9 %loop_index_0_i_cast4317" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 493 'add' 'empty_422' <Predicate = (icmp_ln116)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 494 [1/1] (0.00ns)   --->   "%p_cast4328 = zext i9 %empty_422" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 494 'zext' 'p_cast4328' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 495 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4328" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 495 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 496 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4328" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 496 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 497 [1/1] (0.79ns)   --->   "%exitcond153814 = icmp_eq  i4 %loop_index_0_i, i4 9"   --->   Operation 497 'icmp' 'exitcond153814' <Predicate = (icmp_ln116)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 498 [1/1] (0.79ns)   --->   "%empty_423 = add i4 %loop_index_0_i, i4 1"   --->   Operation 498 'add' 'empty_423' <Predicate = (icmp_ln116)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond153814, void %load-store-loop.0.i.split, void %for.inc.0.i"   --->   Operation 499 'br' 'br_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_103 : Operation 500 [1/1] (0.00ns)   --->   "%empty_425 = or i4 %k, i4 1" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 500 'or' 'empty_425' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 501 [1/1] (0.00ns)   --->   "%p_cast4319 = zext i4 %empty_425" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 501 'zext' 'p_cast4319' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 502 [1/1] (0.78ns)   --->   "%empty_426 = add i6 %zext_ln114_2, i6 %p_cast4319" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 502 'add' 'empty_426' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 503 [1/1] (0.00ns)   --->   "%p_cast4320 = zext i6 %empty_426" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 503 'zext' 'p_cast4320' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 504 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_426, i3 0" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 504 'bitconcatenate' 'p_shl3' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 505 [1/1] (0.77ns)   --->   "%empty_427 = add i9 %p_shl3, i9 %p_cast4320" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 505 'add' 'empty_427' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 506 [1/1] (0.76ns)   --->   "%tmp1 = add i8 %tmp_196, i8 18" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 506 'add' 'tmp1' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 507 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 507 'zext' 'tmp1_cast' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 508 [1/1] (1.08ns)   --->   "%empty_428 = add i64 %tmp1_cast, i64 %empty_417" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 508 'add' 'empty_428' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 509 [1/1] (0.79ns)   --->   "%icmp_ln116_1 = icmp_ult  i4 %empty_425, i4 9" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 509 'icmp' 'icmp_ln116_1' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116_1, void %for.inc23.i, void %for.body8.1.i" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 510 'br' 'br_ln116' <Predicate = (icmp_ln116 & exitcond153814)> <Delay = 0.00>
ST_103 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_428, i32 1, i32 63" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 511 'partselect' 'trunc_ln120_1' <Predicate = (icmp_ln116 & exitcond153814 & icmp_ln116_1)> <Delay = 0.00>
ST_103 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i63 %trunc_ln120_1" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 512 'sext' 'sext_ln120_1' <Predicate = (icmp_ln116 & exitcond153814 & icmp_ln116_1)> <Delay = 0.00>
ST_103 : Operation 513 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i16 %w1, i64 %sext_ln120_1" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 513 'getelementptr' 'w1_addr_1' <Predicate = (icmp_ln116 & exitcond153814 & icmp_ln116_1)> <Delay = 0.00>
ST_103 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 514 'br' 'br_ln114' <Predicate = (exitcond153814 & !icmp_ln116_1) | (!icmp_ln116)> <Delay = 0.00>

State 104 <SV = 35> <Delay = 7.30>
ST_104 : Operation 515 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 515 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 516 [1/1] (7.30ns)   --->   "%w1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %w1_addr" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 516 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 517 [1/1] (0.00ns)   --->   "%empty_424 = trunc i16 %w1_addr_read" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 517 'trunc' 'empty_424' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %trunc_ln114, void %.case.015, void %.case.116" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 518 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 105 <SV = 36> <Delay = 0.67>
ST_105 : Operation 519 [1/1] (0.67ns)   --->   "%store_ln120 = store i12 %empty_424, i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_650" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 519 'store' 'store_ln120' <Predicate = (!trunc_ln114)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 324> <RAM>
ST_105 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 520 'br' 'br_ln0' <Predicate = (!trunc_ln114)> <Delay = 0.00>
ST_105 : Operation 521 [1/1] (0.67ns)   --->   "%store_ln120 = store i12 %empty_424, i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_651" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 521 'store' 'store_ln120' <Predicate = (trunc_ln114)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 324> <RAM>
ST_105 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit14"   --->   Operation 522 'br' 'br_ln0' <Predicate = (trunc_ln114)> <Delay = 0.00>
ST_105 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 523 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 106 <SV = 35> <Delay = 7.30>
ST_106 : Operation 524 [8/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 524 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 36> <Delay = 7.30>
ST_107 : Operation 525 [7/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 525 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 37> <Delay = 7.30>
ST_108 : Operation 526 [6/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 526 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 38> <Delay = 7.30>
ST_109 : Operation 527 [5/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 527 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 39> <Delay = 7.30>
ST_110 : Operation 528 [4/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 528 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 40> <Delay = 7.30>
ST_111 : Operation 529 [3/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 529 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 41> <Delay = 7.30>
ST_112 : Operation 530 [2/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 530 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 42> <Delay = 7.30>
ST_113 : Operation 531 [1/8] (7.30ns)   --->   "%empty_429 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr_1, i32 9" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 531 'readreq' 'empty_429' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 532 [1/1] (0.42ns)   --->   "%br_ln120 = br void %load-store-loop.1.i" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 532 'br' 'br_ln120' <Predicate = true> <Delay = 0.42>

State 114 <SV = 43> <Delay = 0.79>
ST_114 : Operation 533 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_431, void %.exit1034"   --->   Operation 533 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 534 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast4321 = zext i4 %loop_index_1_i"   --->   Operation 534 'zext' 'loop_index_1_i_cast4321' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 535 [1/1] (0.77ns)   --->   "%empty_430 = add i9 %empty_427, i9 %loop_index_1_i_cast4321" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 535 'add' 'empty_430' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 536 [1/1] (0.79ns)   --->   "%exitcond153915 = icmp_eq  i4 %loop_index_1_i, i4 9"   --->   Operation 536 'icmp' 'exitcond153915' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 537 [1/1] (0.79ns)   --->   "%empty_431 = add i4 %loop_index_1_i, i4 1"   --->   Operation 537 'add' 'empty_431' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 44> <Delay = 7.30>
ST_115 : Operation 538 [1/1] (0.00ns)   --->   "%p_cast4335 = zext i9 %empty_430" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 538 'zext' 'p_cast4335' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 539 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4335" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 539 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 540 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4335" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 540 'getelementptr' 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond153915, void %load-store-loop.1.i.split, void %for.inc.1.i"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 542 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 542 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond153915)> <Delay = 0.00>
ST_115 : Operation 543 [1/1] (7.30ns)   --->   "%w1_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %w1_addr_1" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 543 'read' 'w1_addr_1_read' <Predicate = (!exitcond153915)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 544 [1/1] (0.00ns)   --->   "%empty_432 = trunc i16 %w1_addr_1_read" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 544 'trunc' 'empty_432' <Predicate = (!exitcond153915)> <Delay = 0.00>
ST_115 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %trunc_ln114, void %.case.01035, void %.case.11036" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 545 'br' 'br_ln114' <Predicate = (!exitcond153915)> <Delay = 0.00>
ST_115 : Operation 546 [1/1] (0.79ns)   --->   "%add_ln116 = add i4 %k, i4 2" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 546 'add' 'add_ln116' <Predicate = (exitcond153915)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.0.i" [src/conv1.cpp:116->src/conv1.cpp:34]   --->   Operation 547 'br' 'br_ln116' <Predicate = (exitcond153915)> <Delay = 0.00>

State 116 <SV = 45> <Delay = 0.67>
ST_116 : Operation 548 [1/1] (0.67ns)   --->   "%store_ln120 = store i12 %empty_432, i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_652" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 548 'store' 'store_ln120' <Predicate = (!trunc_ln114)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 324> <RAM>
ST_116 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1034"   --->   Operation 549 'br' 'br_ln0' <Predicate = (!trunc_ln114)> <Delay = 0.00>
ST_116 : Operation 550 [1/1] (0.67ns)   --->   "%store_ln120 = store i12 %empty_432, i9 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_653" [src/conv1.cpp:120->src/conv1.cpp:34]   --->   Operation 550 'store' 'store_ln120' <Predicate = (trunc_ln114)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 324> <RAM>
ST_116 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit1034"   --->   Operation 551 'br' 'br_ln0' <Predicate = (trunc_ln114)> <Delay = 0.00>
ST_116 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 552 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 117 <SV = 25> <Delay = 0.42>
ST_117 : Operation 553 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"   --->   Operation 553 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 554 [1/1] (0.42ns)   --->   "%br_ln133 = br void %BH.i" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 554 'br' 'br_ln133' <Predicate = true> <Delay = 0.42>

State 118 <SV = 26> <Delay = 4.31>
ST_118 : Operation 555 [1/1] (0.00ns)   --->   "%bout_1 = phi i4 %add_ln133, void %for.inc48.i, i4 0, void %for.body104.preheader" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 555 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 556 [1/1] (0.79ns)   --->   "%icmp_ln133 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 556 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 557 [1/1] (0.79ns)   --->   "%add_ln133 = add i4 %bout_1, i4 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 557 'add' 'add_ln133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %BH.i.split, void %BH.i.i.preheader" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 558 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %bout_1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 559 'zext' 'zext_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 560 [1/1] (0.78ns)   --->   "%empty_434 = add i6 %zext_ln133, i6 %trunc_ln129" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 560 'add' 'empty_434' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 561 [1/1] (0.00ns)   --->   "%p_cast36 = zext i6 %empty_434" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 561 'zext' 'p_cast36' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 562 [1/1] (0.00ns)   --->   "%p_cast70 = zext i6 %empty_434" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 562 'zext' 'p_cast70' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 563 [1/1] (1.08ns)   --->   "%empty_435 = add i64 %p_cast36, i64 %conv1_biases_read" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 563 'add' 'empty_435' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 564 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_435, i32 1, i32 63" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 564 'partselect' 'p_cast2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 565 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i63 %p_cast2" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 565 'sext' 'p_cast11_cast' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 566 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast11_cast" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 566 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 567 [1/1] (2.45ns)   --->   "%mul_ln137 = mul i23 %p_cast70, i23 130050" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 567 'mul' 'mul_ln137' <Predicate = (!icmp_ln133)> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i23 %mul_ln137" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 568 'zext' 'zext_ln137' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_118 : Operation 569 [1/1] (1.08ns)   --->   "%add_ln137 = add i64 %zext_ln137, i64 %output_ftmap_read" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 569 'add' 'add_ln137' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 570 [1/1] (0.42ns)   --->   "%br_ln70 = br void %BH.i.i" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 570 'br' 'br_ln70' <Predicate = (icmp_ln133)> <Delay = 0.42>

State 119 <SV = 27> <Delay = 7.30>
ST_119 : Operation 571 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 571 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 28> <Delay = 7.30>
ST_120 : Operation 572 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 572 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 29> <Delay = 7.30>
ST_121 : Operation 573 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 573 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 30> <Delay = 7.30>
ST_122 : Operation 574 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 574 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 31> <Delay = 7.30>
ST_123 : Operation 575 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 575 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 32> <Delay = 7.30>
ST_124 : Operation 576 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 576 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 33> <Delay = 7.30>
ST_125 : Operation 577 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 577 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 34> <Delay = 7.30>
ST_126 : Operation 578 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 578 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 35> <Delay = 7.30>
ST_127 : Operation 579 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 579 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 36> <Delay = 0.90>
ST_128 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i4 %bout_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 580 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_309 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %bout_1, i4 0" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 581 'bitconcatenate' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i8 %tmp_309" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 582 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 583 [1/1] (0.76ns)   --->   "%sub_ln140 = sub i9 %zext_ln140_1, i9 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 583 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 584 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 584 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 585 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 585 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node empty_437)   --->   "%empty_433 = trunc i4 %bout_1" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 586 'trunc' 'empty_433' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node empty_437)   --->   "%empty_436 = xor i1 %empty_433, i1 %empty" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 587 'xor' 'empty_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node empty_437)   --->   "%tmp_310 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_436, i3 0" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 588 'bitconcatenate' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node empty_437)   --->   "%p_cast37 = zext i4 %tmp_310" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 589 'zext' 'p_cast37' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 590 [1/1] (0.90ns) (out node of the LUT)   --->   "%empty_437 = lshr i16 %gmem_addr_read, i16 %p_cast37" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 590 'lshr' 'empty_437' <Predicate = true> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i16 %empty_437" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 591 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln140, i6 0" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 592 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i9 %sub_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 593 'trunc' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 594 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 594 'br' 'br_ln134' <Predicate = true> <Delay = 0.42>

State 129 <SV = 37> <Delay = 2.72>
ST_129 : Operation 595 [1/1] (0.00ns)   --->   "%bh_2 = phi i5 %add_ln134, void %for.body8.1.i1096.preheader, i5 0, void %BH.i.split" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 595 'phi' 'bh_2' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 596 [1/1] (0.78ns)   --->   "%icmp_ln134 = icmp_ult  i5 %bh_2, i5 15" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 596 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc48.i, void %RELU.0.i.split" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 597 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i5 %bh_2" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 598 'zext' 'zext_ln140_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 599 [1/1] (0.77ns)   --->   "%add_ln134_1 = add i7 %trunc_ln140_1, i7 %zext_ln140_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 599 'add' 'add_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i5 %bh_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 600 'trunc' 'trunc_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %bh_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 601 'zext' 'zext_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 602 [2/2] (1.23ns)   --->   "%call_ln134 = call void @conv1_Pipeline_RELU, i7 %add_ln134_1, i14 %shl_ln5, i14 %shl_ln5, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 602 'call' 'call_ln134' <Predicate = (icmp_ln134)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 603 [1/1] (0.76ns)   --->   "%add_ln137_1 = add i9 %zext_ln134, i9 %zext_ln130" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 603 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %add_ln137_1, i9 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 604 'bitconcatenate' 'shl_ln6' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i18 %shl_ln6" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 605 'zext' 'zext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 606 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln137_1, i1 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 606 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i10 %shl_ln137_1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 607 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 608 [1/1] (0.87ns)   --->   "%sub_ln137 = sub i19 %zext_ln137_1, i19 %zext_ln137_2" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 608 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i19 %sub_ln137" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 609 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 610 [1/1] (1.08ns)   --->   "%add_ln137_2 = add i64 %sext_ln137, i64 %add_ln137" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 610 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln137_2, i32 1, i32 63" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 611 'partselect' 'trunc_ln3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 612 [1/1] (0.00ns)   --->   "%or_ln137 = or i4 %trunc_ln134, i4 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 612 'or' 'or_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i4 %or_ln137" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 613 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 614 [1/1] (0.76ns)   --->   "%add_ln137_3 = add i9 %zext_ln137_3, i9 %zext_ln130" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 614 'add' 'add_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %add_ln137_3, i9 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 615 'bitconcatenate' 'shl_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i18 %shl_ln137_2" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 616 'zext' 'zext_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln137_3, i1 0" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 617 'bitconcatenate' 'shl_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i10 %shl_ln137_3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 618 'zext' 'zext_ln137_5' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 619 [1/1] (0.87ns)   --->   "%sub_ln137_1 = sub i19 %zext_ln137_4, i19 %zext_ln137_5" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 619 'sub' 'sub_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i19 %sub_ln137_1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 620 'sext' 'sext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 621 [1/1] (1.08ns)   --->   "%add_ln137_4 = add i64 %sext_ln137_1, i64 %add_ln137" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 621 'add' 'add_ln137_4' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln140_2 = trunc i9 %sub_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 622 'trunc' 'trunc_ln140_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i4 %or_ln137" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 623 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_129 : Operation 624 [1/1] (0.77ns)   --->   "%add_ln134_2 = add i7 %trunc_ln140_2, i7 %zext_ln140_3" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 624 'add' 'add_ln134_2' <Predicate = (icmp_ln134)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 625 [1/1] (0.79ns)   --->   "%icmp_ln134_1 = icmp_eq  i4 %or_ln137, i4 15" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 625 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 38> <Delay = 7.30>
ST_130 : Operation 626 [1/2] (0.00ns)   --->   "%call_ln134 = call void @conv1_Pipeline_RELU, i7 %add_ln134_1, i14 %shl_ln5, i14 %shl_ln5, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 626 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i63 %trunc_ln3" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 627 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 628 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i16 %i2, i64 %sext_ln147" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 628 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 629 [1/1] (7.30ns)   --->   "%empty_438 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %i2_addr, i32 255" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 629 'writereq' 'empty_438' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 39> <Delay = 1.23>
ST_131 : Operation 630 [2/2] (1.23ns)   --->   "%call_ln147 = call void @conv1_Pipeline_3, i16 %i2, i63 %trunc_ln3, i7 %add_ln134_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 630 'call' 'call_ln147' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 40> <Delay = 0.00>
ST_132 : Operation 631 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv1_Pipeline_3, i16 %i2, i63 %trunc_ln3, i7 %add_ln134_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 631 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 41> <Delay = 7.30>
ST_133 : Operation 632 [5/5] (7.30ns)   --->   "%empty_439 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 632 'writeresp' 'empty_439' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 42> <Delay = 7.30>
ST_134 : Operation 633 [4/5] (7.30ns)   --->   "%empty_439 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 633 'writeresp' 'empty_439' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 43> <Delay = 7.30>
ST_135 : Operation 634 [3/5] (7.30ns)   --->   "%empty_439 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 634 'writeresp' 'empty_439' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 44> <Delay = 7.30>
ST_136 : Operation 635 [2/5] (7.30ns)   --->   "%empty_439 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 635 'writeresp' 'empty_439' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 45> <Delay = 7.30>
ST_137 : Operation 636 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 636 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_137 : Operation 637 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 637 'specloopname' 'specloopname_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_137 : Operation 638 [1/5] (7.30ns)   --->   "%empty_439 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 638 'writeresp' 'empty_439' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.body8.1.i1096.preheader, void %for.inc48.i" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 639 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_137 : Operation 640 [2/2] (1.23ns)   --->   "%call_ln134 = call void @conv1_Pipeline_RELU7, i7 %add_ln134_2, i14 %shl_ln5, i14 %shl_ln5, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 640 'call' 'call_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln137_4, i32 1, i32 63" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 641 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.00>
ST_137 : Operation 642 [1/1] (0.78ns)   --->   "%add_ln134 = add i5 %bh_2, i5 2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 642 'add' 'add_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln133 = br void %BH.i" [src/conv1.cpp:133->src/conv1.cpp:63]   --->   Operation 643 'br' 'br_ln133' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00>

State 138 <SV = 46> <Delay = 7.30>
ST_138 : Operation 644 [1/2] (0.00ns)   --->   "%call_ln134 = call void @conv1_Pipeline_RELU7, i7 %add_ln134_2, i14 %shl_ln5, i14 %shl_ln5, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 644 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i63 %trunc_ln147_1" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 645 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 646 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i16 %i2, i64 %sext_ln147_1" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 646 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 647 [1/1] (7.30ns)   --->   "%empty_440 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %i2_addr_1, i32 255" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 647 'writereq' 'empty_440' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 47> <Delay = 1.23>
ST_139 : Operation 648 [2/2] (1.23ns)   --->   "%call_ln147 = call void @conv1_Pipeline_5, i16 %i2, i63 %trunc_ln147_1, i7 %add_ln134_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 648 'call' 'call_ln147' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 48> <Delay = 0.00>
ST_140 : Operation 649 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv1_Pipeline_5, i16 %i2, i63 %trunc_ln147_1, i7 %add_ln134_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:147->src/conv1.cpp:63]   --->   Operation 649 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 49> <Delay = 7.30>
ST_141 : Operation 650 [5/5] (7.30ns)   --->   "%empty_441 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr_1" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 650 'writeresp' 'empty_441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 50> <Delay = 7.30>
ST_142 : Operation 651 [4/5] (7.30ns)   --->   "%empty_441 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr_1" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 651 'writeresp' 'empty_441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 51> <Delay = 7.30>
ST_143 : Operation 652 [3/5] (7.30ns)   --->   "%empty_441 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr_1" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 652 'writeresp' 'empty_441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 52> <Delay = 7.30>
ST_144 : Operation 653 [2/5] (7.30ns)   --->   "%empty_441 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr_1" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 653 'writeresp' 'empty_441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 53> <Delay = 7.30>
ST_145 : Operation 654 [1/5] (7.30ns)   --->   "%empty_441 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %i2_addr_1" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 654 'writeresp' 'empty_441' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv1.cpp:134->src/conv1.cpp:63]   --->   Operation 655 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 146 <SV = 27> <Delay = 0.79>
ST_146 : Operation 656 [1/1] (0.00ns)   --->   "%o_2 = phi i4 %add_ln70, void %for.inc16.i.i, i4 0, void %BH.i.i.preheader" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 656 'phi' 'o_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 657 [1/1] (0.79ns)   --->   "%icmp_ln70 = icmp_eq  i4 %o_2, i4 8" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 657 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 658 [1/1] (0.79ns)   --->   "%add_ln70 = add i4 %o_2, i4 1" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 658 'add' 'add_ln70' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %BH.i.i.split, void %_Z23export_output_buffer_c1PA15_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 659 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %o_2" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 660 'zext' 'zext_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_313 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %o_2, i4 0" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 661 'bitconcatenate' 'tmp_313' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i8 %tmp_313" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 662 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 663 [1/1] (0.76ns)   --->   "%sub_ln75 = sub i9 %zext_ln75_2, i9 %zext_ln75" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 663 'sub' 'sub_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 664 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 664 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 665 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i9 %sub_ln75" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 666 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_146 : Operation 667 [1/1] (0.42ns)   --->   "%br_ln71 = br void %BW.0.i.i" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 667 'br' 'br_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.42>
ST_146 : Operation 668 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %out, i7 8" [src/conv1.cpp:32]   --->   Operation 668 'add' 'add_ln32' <Predicate = (icmp_ln70)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln32 = br void %OUT" [src/conv1.cpp:32]   --->   Operation 669 'br' 'br_ln32' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 147 <SV = 28> <Delay = 2.02>
ST_147 : Operation 670 [1/1] (0.00ns)   --->   "%h_2 = phi i5 %add_ln71, void %for.body8.1.i.i.preheader, i5 0, void %BH.i.i.split" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 670 'phi' 'h_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 671 [1/1] (0.78ns)   --->   "%icmp_ln71 = icmp_ult  i5 %h_2, i5 15" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 671 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc16.i.i, void %BW.0.i.i.split" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 672 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i5 %h_2" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 673 'zext' 'zext_ln75_3' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_147 : Operation 674 [1/1] (0.77ns)   --->   "%add_ln71_1 = add i7 %trunc_ln75, i7 %zext_ln75_3" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 674 'add' 'add_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 675 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv1_Pipeline_BW, i7 %add_ln71_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 675 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i9 %sub_ln75" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 676 'trunc' 'trunc_ln75_1' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 148 <SV = 29> <Delay = 0.79>
ST_148 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i5 %h_2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 677 'trunc' 'trunc_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 679 'specloopname' 'specloopname_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 680 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv1_Pipeline_BW, i7 %add_ln71_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 680 'call' 'call_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 681 [1/1] (0.00ns)   --->   "%or_ln71 = or i4 %trunc_ln71, i4 1" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 681 'or' 'or_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i4 %or_ln71" [src/conv1.cpp:75->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 682 'zext' 'zext_ln75_4' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 683 [1/1] (0.77ns)   --->   "%add_ln71_2 = add i7 %trunc_ln75_1, i7 %zext_ln75_4" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 683 'add' 'add_ln71_2' <Predicate = (icmp_ln71)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 684 [1/1] (0.79ns)   --->   "%icmp_ln71_1 = icmp_eq  i4 %or_ln71, i4 15" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 684 'icmp' 'icmp_ln71_1' <Predicate = (icmp_ln71)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %for.body8.1.i.i.preheader, void %for.inc16.i.i" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 685 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_148 : Operation 686 [1/1] (0.78ns)   --->   "%add_ln71 = add i5 %h_2, i5 2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 686 'add' 'add_ln71' <Predicate = (icmp_ln71 & !icmp_ln71_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln70 = br void %BH.i.i" [src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 687 'br' 'br_ln70' <Predicate = (icmp_ln71_1) | (!icmp_ln71)> <Delay = 0.00>

State 149 <SV = 30> <Delay = 1.23>
ST_149 : Operation 688 [2/2] (1.23ns)   --->   "%call_ln71 = call void @conv1_Pipeline_BW8, i7 %add_ln71_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 688 'call' 'call_ln71' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 31> <Delay = 0.00>
ST_150 : Operation 689 [1/2] (0.00ns)   --->   "%call_ln71 = call void @conv1_Pipeline_BW8, i7 %add_ln71_2, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 689 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln71 = br void %BW.0.i.i" [src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63]   --->   Operation 690 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [16]  (0.000 ns)
	'store' operation ('store_ln28', src/conv1.cpp:28) of constant 0 on local variable 'h' [30]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:28) on local variable 'h' [33]  (0.000 ns)
	'icmp' operation ('icmp_ln28', src/conv1.cpp:28) [34]  (0.765 ns)

 <State 3>: 5.830ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:87->src/conv1.cpp:30) with incoming values : ('add_ln87', src/conv1.cpp:87->src/conv1.cpp:30) [45]  (0.000 ns)
	'add' operation ('add_ln91_2', src/conv1.cpp:91->src/conv1.cpp:30) [49]  (1.085 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30) [51]  (1.085 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30) [54]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30) [55]  (0.449 ns)
	'sub' operation ('sub_ln99', src/conv1.cpp:99->src/conv1.cpp:30) [60]  (1.041 ns)
	'add' operation ('add_ln99', src/conv1.cpp:99->src/conv1.cpp:30) [62]  (1.085 ns)
	'add' operation ('add_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [69]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [66]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [67]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:100->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:30) [74]  (7.300 ns)

 <State 14>: 5.767ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.427 ns)
'mul' operation ('mul_ln99', src/conv1.cpp:99->src/conv1.cpp:30) [79]  (4.103 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_631', src/conv1.cpp:99->src/conv1.cpp:30) [84]  (0.000 ns)
	'store' operation ('store_ln99', src/conv1.cpp:99->src/conv1.cpp:30) of variable 'trunc_ln99', src/conv1.cpp:99->src/conv1.cpp:30 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [98]  (1.237 ns)

 <State 15>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 16>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 17>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 18>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 19>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 20>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 21>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 22>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 23>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 24>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 25>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)

 <State 26>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln100', src/conv1.cpp:100->src/conv1.cpp:30) [93]  (1.392 ns)
	'add' operation ('add_ln100_4', src/conv1.cpp:100->src/conv1.cpp:30) [95]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_632', src/conv1.cpp:100->src/conv1.cpp:30) [97]  (0.000 ns)
	'store' operation ('store_ln100', src/conv1.cpp:100->src/conv1.cpp:30) of variable 'trunc_ln100', src/conv1.cpp:100->src/conv1.cpp:30 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [99]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_411', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [102]  (7.300 ns)

 <State 35>: 5.830ns
The critical path consists of the following:
	'or' operation ('bh', src/conv1.cpp:87->src/conv1.cpp:30) [138]  (0.000 ns)
	'add' operation ('add_ln91_3', src/conv1.cpp:91->src/conv1.cpp:30) [145]  (1.085 ns)
	'icmp' operation ('icmp_ln56_1', src/srcnn.cpp:56->src/conv1.cpp:91->src/conv1.cpp:30) [147]  (1.085 ns)
	'or' operation ('or_ln55_1', src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30) [150]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:91->src/conv1.cpp:30) [151]  (0.449 ns)
	'sub' operation ('sub_ln99_1', src/conv1.cpp:99->src/conv1.cpp:30) [156]  (1.041 ns)
	'add' operation ('add_ln99_2', src/conv1.cpp:99->src/conv1.cpp:30) [158]  (1.085 ns)
	'add' operation ('add_ln100_2', src/conv1.cpp:100->src/conv1.cpp:30) [165]  (1.085 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [112]  (7.300 ns)

 <State 37>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 38>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 39>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 40>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 41>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 42>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 43>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 44>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 45>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 46>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)

 <State 47>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_414') [115]  (1.392 ns)
	'add' operation ('empty_415', src/conv1.cpp:99->src/conv1.cpp:30) [117]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_633', src/conv1.cpp:99->src/conv1.cpp:30) [119]  (0.000 ns)
	'store' operation ('store_ln99', src/conv1.cpp:99->src/conv1.cpp:30) of variable 'empty_413', src/conv1.cpp:99->src/conv1.cpp:30 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4' [130]  (1.237 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [162]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read_1', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [163]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_3_read', src/conv1.cpp:100->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:100->src/conv1.cpp:30) [170]  (7.300 ns)

 <State 58>: 2.168ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:97->src/conv1.cpp:30) with incoming values : ('add_ln97_1', src/conv1.cpp:97->src/conv1.cpp:30) [174]  (0.000 ns)
	'add' operation ('add_ln100_3', src/conv1.cpp:100->src/conv1.cpp:30) [186]  (0.776 ns)
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 59>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 60>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 61>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 62>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 63>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 64>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 65>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 66>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 67>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 68>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 69>: 1.392ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)

 <State 70>: 3.427ns
The critical path consists of the following:
	'urem' operation ('urem_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30) [187]  (1.392 ns)
	'add' operation ('add_ln100_5', src/conv1.cpp:100->src/conv1.cpp:30) [189]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_637', src/conv1.cpp:100->src/conv1.cpp:30) [191]  (0.000 ns)
	'store' operation ('store_ln100', src/conv1.cpp:100->src/conv1.cpp:30) of variable 'trunc_ln100_1', src/conv1.cpp:100->src/conv1.cpp:30 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [193]  (1.237 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_442', src/conv1.cpp:104->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:104->src/conv1.cpp:30) [196]  (7.300 ns)

 <State 79>: 2.905ns
The critical path consists of the following:
	'phi' operation ('loop_index_i_1') with incoming values : ('empty_443') [199]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i_1') [208]  (0.765 ns)
	'mul' operation ('mul265') [217]  (2.140 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read', src/conv1.cpp:99->src/conv1.cpp:30) on port 'i1' (src/conv1.cpp:99->src/conv1.cpp:30) [206]  (7.300 ns)

 <State 81>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 82>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 83>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 84>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 85>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 86>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 87>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 88>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 89>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 90>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)

 <State 91>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_445') [209]  (1.392 ns)
	'add' operation ('empty_446', src/conv1.cpp:87->src/conv1.cpp:30) [211]  (0.798 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_640', src/conv1.cpp:87->src/conv1.cpp:30) [215]  (0.000 ns)
	'store' operation ('store_ln99', src/conv1.cpp:99->src/conv1.cpp:30) of variable 'empty_444', src/conv1.cpp:99->src/conv1.cpp:30 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2' [227]  (1.237 ns)

 <State 92>: 1.192ns
The critical path consists of the following:
	'add' operation ('add_ln28', src/conv1.cpp:28) [487]  (0.765 ns)
	'store' operation ('store_ln28', src/conv1.cpp:28) of variable 'add_ln28', src/conv1.cpp:28 on local variable 'h' [488]  (0.427 ns)

 <State 93>: 3.606ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:114->src/conv1.cpp:34) with incoming values : ('add_ln114_1', src/conv1.cpp:114->src/conv1.cpp:34) [246]  (0.000 ns)
	'add' operation ('add_ln114', src/conv1.cpp:114->src/conv1.cpp:34) [255]  (0.781 ns)
	'mul' operation ('empty_416', src/conv1.cpp:114->src/conv1.cpp:34) [260]  (1.740 ns)
	'add' operation ('empty_417', src/conv1.cpp:114->src/conv1.cpp:34) [262]  (1.085 ns)

 <State 94>: 1.565ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:116->src/conv1.cpp:34) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:34) [265]  (0.000 ns)
	'add' operation ('empty_418', src/conv1.cpp:114->src/conv1.cpp:34) [267]  (0.789 ns)
	'add' operation ('empty_419', src/conv1.cpp:114->src/conv1.cpp:34) [270]  (0.776 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_421', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [283]  (7.300 ns)

 <State 103>: 1.850ns
The critical path consists of the following:
	'add' operation ('tmp1', src/conv1.cpp:116->src/conv1.cpp:34) [315]  (0.765 ns)
	'add' operation ('empty_428', src/conv1.cpp:116->src/conv1.cpp:34) [317]  (1.085 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [297]  (7.300 ns)

 <State 105>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln120', src/conv1.cpp:120->src/conv1.cpp:34) of variable 'empty_424', src/conv1.cpp:120->src/conv1.cpp:34 on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1' [301]  (0.677 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_429', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [324]  (7.300 ns)

 <State 114>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_1_i') with incoming values : ('empty_431') [327]  (0.000 ns)
	'icmp' operation ('exitcond153915') [333]  (0.797 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_1_read', src/conv1.cpp:120->src/conv1.cpp:34) on port 'w1' (src/conv1.cpp:120->src/conv1.cpp:34) [338]  (7.300 ns)

 <State 116>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln120', src/conv1.cpp:120->src/conv1.cpp:34) of variable 'empty_432', src/conv1.cpp:120->src/conv1.cpp:34 on array 'p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s' [345]  (0.677 ns)

 <State 117>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv1.cpp:133->src/conv1.cpp:63) with incoming values : ('add_ln133', src/conv1.cpp:133->src/conv1.cpp:63) [358]  (0.427 ns)

 <State 118>: 4.319ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:133->src/conv1.cpp:63) with incoming values : ('add_ln133', src/conv1.cpp:133->src/conv1.cpp:63) [358]  (0.000 ns)
	'add' operation ('empty_434', src/conv1.cpp:133->src/conv1.cpp:63) [371]  (0.781 ns)
	'mul' operation ('mul_ln137', src/conv1.cpp:137->src/conv1.cpp:63) [386]  (2.453 ns)
	'add' operation ('add_ln137', src/conv1.cpp:137->src/conv1.cpp:63) [388]  (1.085 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 122>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [378]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv1.cpp:133->src/conv1.cpp:63) on port 'gmem' (src/conv1.cpp:133->src/conv1.cpp:63) [379]  (7.300 ns)

 <State 128>: 0.904ns
The critical path consists of the following:
	'xor' operation ('empty_436', src/conv1.cpp:133->src/conv1.cpp:63) [380]  (0.000 ns)
	'lshr' operation ('empty_437', src/conv1.cpp:133->src/conv1.cpp:63) [383]  (0.904 ns)

 <State 129>: 2.723ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:134->src/conv1.cpp:63) with incoming values : ('add_ln134', src/conv1.cpp:134->src/conv1.cpp:63) [392]  (0.000 ns)
	'add' operation ('add_ln137_1', src/conv1.cpp:137->src/conv1.cpp:63) [403]  (0.765 ns)
	'sub' operation ('sub_ln137', src/conv1.cpp:137->src/conv1.cpp:63) [408]  (0.873 ns)
	'add' operation ('add_ln137_2', src/conv1.cpp:137->src/conv1.cpp:63) [410]  (1.085 ns)

 <State 130>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv1.cpp:147->src/conv1.cpp:63) [413]  (0.000 ns)
	bus request operation ('empty_438', src/conv1.cpp:147->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:147->src/conv1.cpp:63) [414]  (7.300 ns)

 <State 131>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln147', src/conv1.cpp:147->src/conv1.cpp:63) to 'conv1_Pipeline_3' [415]  (1.237 ns)

 <State 132>: 0.000ns
The critical path consists of the following:

 <State 133>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_439', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [426]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_439', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [426]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_439', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [426]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_439', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [426]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_439', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [426]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_1', src/conv1.cpp:147->src/conv1.cpp:63) [436]  (0.000 ns)
	bus request operation ('empty_440', src/conv1.cpp:147->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:147->src/conv1.cpp:63) [437]  (7.300 ns)

 <State 139>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln147', src/conv1.cpp:147->src/conv1.cpp:63) to 'conv1_Pipeline_5' [438]  (1.237 ns)

 <State 140>: 0.000ns
The critical path consists of the following:

 <State 141>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_441', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [439]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_441', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [439]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_441', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [439]  (7.300 ns)

 <State 144>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_441', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [439]  (7.300 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_441', src/conv1.cpp:134->src/conv1.cpp:63) on port 'i2' (src/conv1.cpp:134->src/conv1.cpp:63) [439]  (7.300 ns)

 <State 146>: 0.797ns
The critical path consists of the following:
	'phi' operation ('o', src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63) with incoming values : ('add_ln70', src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63) [447]  (0.000 ns)
	'icmp' operation ('icmp_ln70', src/conv1.cpp:70->src/conv1.cpp:150->src/conv1.cpp:63) [448]  (0.797 ns)

 <State 147>: 2.026ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) with incoming values : ('add_ln71', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) [461]  (0.000 ns)
	'add' operation ('add_ln71_1', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) [466]  (0.773 ns)
	'call' operation ('call_ln71', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) to 'conv1_Pipeline_BW' [470]  (1.237 ns)
	blocking operation 0.016 ns on control path)

 <State 148>: 0.797ns
The critical path consists of the following:
	'or' operation ('or_ln71', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) [471]  (0.000 ns)
	'icmp' operation ('icmp_ln71_1', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) [475]  (0.797 ns)

 <State 149>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln71', src/conv1.cpp:71->src/conv1.cpp:150->src/conv1.cpp:63) to 'conv1_Pipeline_BW8' [478]  (1.237 ns)

 <State 150>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
