// Seed: 1599123707
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  logic id_3;
  type_7(
      1, id_2
  );
  assign id_0 = 1;
  reg id_4;
  assign id_0 = 1 & 1;
  always @(id_3 or posedge 1) id_4 <= id_1;
endmodule
