example-0: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset)
begin 
if (reset) 
present_state <= IDLE; 
else 
present_state <= next_state; 
end 

always @(x or present_state)
begin 
case(present_state) 
IDLE: if(x) 
next_state=S1; 
else 
next_state=IDLE; 
S1: if(x) 
next_state=S10; 
else 
next_state=S1; 
S10: if(x) 
next_state=S101; 
else 
next_state=S10; 
S101: if(x) 
next_state=S1; 
else 
next_state=IDLE; 
endcase 
end 

assign
================================================================
example-1: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) 
begin 
if(reset) 
present_state <= IDLE; 
else 
present_state <= next_state; 
end 

assign z = (present_state == S101) ? 1:0;

always @(*) 
case(present_state) 
IDLE: if(x) 
next_state = S1; 
else 
next_state = IDLE; 
S1: if(x) 
next_state = S10; 
else 
next_state = S1; 
S10: if(x) 
next_state = S101; 
else 
next_state = S1; 
S101: if(x) 
next_state = S1; 
else 
next_state = S10; 
default
================================================================
example-2: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) 
begin
if(reset) 
present_state <= IDLE; 
else 
present_state <= next_state; 
end 

always @(present_state or x) 
begin 
case(present_state) 
IDLE: if(x) next_state = S1; 
	else next_state = IDLE; 
S1: if(x) next_state = S10; 
	else next_state = IDLE; 
S10: if(x) next_state = S101; 
	else next_state = IDLE; 
S101: if(x) next_state = S1; 
	else next_state = IDLE; 
default: next_state = IDLE; 
endcase 
end 

always @(present_state
================================================================
example-3: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset)
begin 
if (reset) 
present_state <= IDLE; 
else 
present_state <= next_state; 
end 

always @(present_state or x)
begin 
case(present_state) 
IDLE: 
begin 
if (x) 
next_state = S1; 
else 
next_state = IDLE; 
end 
S1: 
begin 
if (x) 
next_state = S10; 
else 
next_state = S1; 
end 
S10: 
begin 
if (x) 
next_state = S101; 
else 
next_state = S1; 
end 
S101: 
begin 
if (x) 
next_
================================================================
example-4: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset)
begin 
	if (reset) 
	present_state<=IDLE;
	else 
	present_state<=next_state;
end 

always @(x or present_state)
begin 
	case(present_state) 
	IDLE: 
	begin 
	if (x) next_state=S1; 
	else next_state=IDLE; 
	end 
	S1: 
	begin 
	if (x) next_state=S10; 
	else next_state=IDLE; 
	end 
	S10: 
	begin 
	if (x) next_state=S101; 
	else next_state=IDLE; 
	end 
	S101: 
	begin
================================================================
example-5: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(*) 
begin 
	case(present_state) 
	IDLE: next_state = x?S1:IDLE;
	S1: next_state = x?S10:IDLE;
	S10: next_state = x?S101:IDLE;
	S101: next_state = x?IDLE:S1;
	default: next_state = IDLE;
	endcase
end

always @(posedge clk or posedge reset) 
begin 
	if(reset) 
	present_state = IDLE; 
	else 
	present_state = next_state;
end

assign z = (present_state == S101);

================================================================
example-6: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) 
begin 
if(reset) 
present_state<= IDLE; 
else 
present_state<=next_state; 
end 

always @(present_state,x) 
case(present_state) 
IDLE: if(x) 
next_state=S1; 
else 
next_state=IDLE; 
S1: if(x) 
next_state=S10; 
else 
next_state=S1; 
S10: if(x) 
next_state=S101; 
else 
next_state=S10; 
S101: if(x) 
next_state=S1; 
else 
next_state=IDLE; 
default: next_state=IDLE; 
endcase
================================================================
example-7: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(present_state,x) 
begin 
case(present_state) 
IDLE: if(x) next_state=S1; 
else next_state=IDLE; 
S1: if(x) next_state=S10; 
else next_state=IDLE; 
S10: if(x) next_state=S101; 
else next_state=IDLE; 
S101: if(x) next_state=S1; 
else next_state=IDLE; 
default: next_state=IDLE; 
endcase 
end 

always @(posedge clk, posedge reset) 
begin 
if(reset) 
present_state<=IDLE; 
else 
present_state<=next_state; 
end 

assign z
================================================================
example-8: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset)
begin 
	if(reset) 
	present_state<=IDLE;
	else 
	present_state<=next_state;
end 

always @(present_state or x)
begin 
	case(present_state)
	IDLE: if(x) next_state=S1;
	else next_state=IDLE;
	S1: if(x) next_state=S10;
	else next_state=IDLE;
	S10: if(x) next_state=S101;
	else next_state=IDLE;
	S101: if(x) next_state=S1;
	else next_state=IDLE;
	default: next_state=IDLE;
	endcase
end

always @(present
================================================================
example-9: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk)
begin 
if(reset) 
present_state <= IDLE; 
else 
present_state <= next_state; 
end 

always @(present_state or x)
case(present_state) 
IDLE: if(x) 
next_state <= S1; 
else 
next_state <= IDLE; 
S1: if(x) 
next_state <= S10; 
else 
next_state <= S1; 
S10: if(x) 
next_state <= S101; 
else 
next_state <= S1; 
S101: if(x) 
next_state <= S1; 
else 
next_state <= S10; 
default: next_state <= IDLE; 
endcase 

ass
================================================================
