# Computer Architecture Note W11D1

Q: Why we need memory reorder buffer?

A: For Process SYNC & IPC (Inter-Process Communication). (e.g. we may have memory barrier)

Q: Is it always better to have more stages in the CPU pipeline?

A: No. (e.g. the story of Pentium 4)

*Some interesting stories and comments about Kuan Yang...*

- Hyper-threading Technology (HTT) (e.g. one core, two registers)
- Simultaneous Multi-threading (SMT)
