<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="573" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="7" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="22" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="36" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="49" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="63" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="5">
<![CDATA[
:4  %output_width_cast = zext i5 %output_width_read to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 29, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 29, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="6">
<![CDATA[
:7  %tmp_cast = zext i6 %input_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="6">
<![CDATA[
:8  %tmp_53_cast2_cast = zext i6 %input_width_read to i13

]]></Node>
<StgValue><ssdm name="tmp_53_cast2_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="5">
<![CDATA[
:9  %tmp_54_cast = zext i5 %output_height_read to i7

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="5">
<![CDATA[
:10  %tmp_55_cast_cast = zext i5 %output_width_read to i12

]]></Node>
<StgValue><ssdm name="tmp_55_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i7 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i7 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %next_mul3 = add i7 %phi_mul2, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:4  %next_mul = add i7 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %exitcond4 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:7  %out_d_4 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %exitcond4, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %tmp_s = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:1  %bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="4">
<![CDATA[
.preheader5.preheader:2  %tmp_57_cast = zext i4 %out_d to i6

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
.preheader5.preheader:3  %tmp_38 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader5.preheader:4  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_38, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:5  %tmp_54 = add i6 %tmp_57_cast, %p_shl

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.preheader:6  %tmp_59_cast = zext i6 %tmp_54 to i7

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
.preheader5.preheader:7  %tmp_64 = zext i6 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:8  %kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="kernel_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:9  %tmp_116_0_0_1 = add i7 1, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:10  %tmp_117_0_0_1 = zext i7 %tmp_116_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:11  %kernel_0_addr_1 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:12  %tmp_116_0_0_2 = add i7 2, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_0_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:13  %tmp_117_0_0_2 = zext i7 %tmp_116_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_0_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:14  %kernel_0_addr_2 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:15  %tmp_116_0_1 = add i7 3, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:16  %tmp_117_0_1 = zext i7 %tmp_116_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:17  %kernel_0_addr_3 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:18  %tmp_116_0_1_1 = add i7 4, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:19  %tmp_117_0_1_1 = zext i7 %tmp_116_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:20  %kernel_0_addr_4 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_4"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:21  %tmp_116_0_1_2 = add i7 5, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:22  %tmp_117_0_1_2 = zext i7 %tmp_116_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_1_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:23  %kernel_0_addr_5 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:24  %tmp_116_0_2 = add i7 6, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:25  %tmp_117_0_2 = zext i7 %tmp_116_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:26  %kernel_0_addr_6 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_6"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:27  %tmp_116_0_2_1 = add i7 7, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:28  %tmp_117_0_2_1 = zext i7 %tmp_116_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:29  %kernel_0_addr_7 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_1

]]></Node>
<StgValue><ssdm name="kernel_0_addr_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader:30  %tmp_116_0_2_2 = add i7 8, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
.preheader5.preheader:31  %tmp_117_0_2_2 = zext i7 %tmp_116_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_0_2_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:32  %kernel_0_addr_8 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_2

]]></Node>
<StgValue><ssdm name="kernel_0_addr_8"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:33  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_h = phi i4 [ %out_h_4, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="4">
<![CDATA[
.preheader5:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2  %exitcond3 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:4  %out_h_4 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_61_cast = zext i4 %out_h to i7

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp39 = add i7 %tmp_61_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:13  %tmp6 = add i7 %tmp_61_cast, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5  %tmp_0_1 = add i7 %tmp39, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:9  %tmp_0_2 = add i7 %tmp39, 2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="7">
<![CDATA[
.preheader.preheader:14  %tmp6_cast_cast = zext i7 %tmp6 to i12

]]></Node>
<StgValue><ssdm name="tmp6_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:15  %tmp7 = mul i12 %tmp_55_cast_cast, %tmp6_cast_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:2  %tmp_0_cast_cast = zext i7 %tmp39 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_cast_cast"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:3  %tmp40 = mul i13 %tmp_53_cast2_cast, %tmp_0_cast_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:4  %tmp44_cast = zext i13 %tmp40 to i17

]]></Node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %tmp_0_1_cast_cast = zext i7 %tmp_0_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_1_cast_cast"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:7  %tmp5_0_1 = mul i13 %tmp_53_cast2_cast, %tmp_0_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:8  %tmp5_0_1_cast = zext i13 %tmp5_0_1 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_1_cast"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="7">
<![CDATA[
.preheader.preheader:10  %tmp_0_2_cast_cast = zext i7 %tmp_0_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_0_2_cast_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:11  %tmp5_0_2 = mul i13 %tmp_53_cast2_cast, %tmp_0_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="13">
<![CDATA[
.preheader.preheader:12  %tmp5_0_2_cast = zext i13 %tmp5_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp5_0_2_cast"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="12">
<![CDATA[
.preheader.preheader:16  %tmp7_cast = zext i12 %tmp7 to i17

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:17  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i16 [ %out_w_4_3, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i16 %out_w, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %exitcond2, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:1  %tmp_62_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:2  %tmp_65 = add i17 %tmp44_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:3  %tmp_66 = zext i17 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:11  %tmp_111_0_0_s = or i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_s"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:12  %tmp_111_0_0_cast = zext i16 %tmp_111_0_0_s to i17

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_cast"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:13  %tmp_112_0_0_1 = add i17 %tmp_111_0_0_cast, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:22  %tmp_111_0_0_2 = or i16 %out_w, 2

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:23  %tmp_111_0_0_2_cast = zext i16 %tmp_111_0_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_111_0_0_2_cast"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:24  %tmp_112_0_0_2 = add i17 %tmp_111_0_0_2_cast, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_0_2"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:100  %exitcond2_1 = icmp eq i16 %tmp_111_0_0_s, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:7  %kernel_0_load = load i16* %kernel_0_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:14  %tmp_113_0_0_1 = zext i17 %tmp_112_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_1"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:15  %input_addr_262 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_262"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_217 = load i16* %input_addr_262, align 2

]]></Node>
<StgValue><ssdm name="input_load_217"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:25  %tmp_113_0_0_2 = zext i17 %tmp_112_0_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_0_2"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:26  %input_addr_263 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2

]]></Node>
<StgValue><ssdm name="input_addr_263"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:27  %input_load_218 = load i16* %input_addr_263, align 2

]]></Node>
<StgValue><ssdm name="input_load_218"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:29  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:33  %tmp_112_0_1 = add i17 %tmp5_0_1_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:42  %tmp_112_0_1_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:16  %input_load_217 = load i16* %input_addr_262, align 2

]]></Node>
<StgValue><ssdm name="input_load_217"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:18  %kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:27  %input_load_218 = load i16* %input_addr_263, align 2

]]></Node>
<StgValue><ssdm name="input_load_218"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:29  %kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:34  %tmp_113_0_1 = zext i17 %tmp_112_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:35  %input_addr_264 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1

]]></Node>
<StgValue><ssdm name="input_addr_264"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:36  %input_load_219 = load i16* %input_addr_264, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:38  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:43  %tmp_113_0_1_1 = zext i17 %tmp_112_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:44  %input_addr_265 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_265"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_220 = load i16* %input_addr_265, align 2

]]></Node>
<StgValue><ssdm name="input_load_220"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:47  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:51  %tmp_112_0_1_2 = add i17 %tmp_111_0_0_2_cast, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_2"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:60  %tmp_112_0_2 = add i17 %tmp5_0_2_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="187" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:36  %input_load_219 = load i16* %input_addr_264, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:38  %kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_3"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:45  %input_load_220 = load i16* %input_addr_265, align 2

]]></Node>
<StgValue><ssdm name="input_load_220"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:47  %kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_4"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:52  %tmp_113_0_1_2 = zext i17 %tmp_112_0_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_1_2"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:53  %input_addr_266 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2

]]></Node>
<StgValue><ssdm name="input_addr_266"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_221 = load i16* %input_addr_266, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:56  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:61  %tmp_113_0_2 = zext i17 %tmp_112_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:62  %input_addr_267 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2

]]></Node>
<StgValue><ssdm name="input_addr_267"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_222 = load i16* %input_addr_267, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:65  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:69  %tmp_112_0_2_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_1"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:78  %tmp_112_0_2_2 = add i17 %tmp_111_0_0_2_cast, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="201" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_221 = load i16* %input_addr_266, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:56  %kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_5"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_222 = load i16* %input_addr_267, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:65  %kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_6"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:70  %tmp_113_0_2_1 = zext i17 %tmp_112_0_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_1"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:71  %input_addr_268 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1

]]></Node>
<StgValue><ssdm name="input_addr_268"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:72  %input_load_223 = load i16* %input_addr_268, align 2

]]></Node>
<StgValue><ssdm name="input_load_223"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:74  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:79  %tmp_113_0_2_2 = zext i17 %tmp_112_0_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_0_2_2"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:80  %input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2

]]></Node>
<StgValue><ssdm name="input_addr_269"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:81  %input_load_224 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:83  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="213" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:72  %input_load_223 = load i16* %input_addr_268, align 2

]]></Node>
<StgValue><ssdm name="input_load_223"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:74  %kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_7"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:81  %input_load_224 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="7">
<![CDATA[
.preheader.1:83  %kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_0_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:28  %tmp_114_0_0_2_cast = sext i16 %input_load_218 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_2_cast"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:30  %tmp_118_0_0_2_cast = sext i16 %kernel_0_load_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_2_cast"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:37  %tmp_114_0_1_cast = sext i16 %input_load_219 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_cast"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:39  %tmp_118_0_1_cast = sext i16 %kernel_0_load_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_cast"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:73  %tmp_114_0_2_1_cast = sext i16 %input_load_223 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_1_cast"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:75  %tmp_118_0_2_1_cast = sext i16 %kernel_0_load_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_1_cast"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:76  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:82  %tmp_114_0_2_2_cast = sext i16 %input_load_224 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_2_cast"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:84  %tmp_118_0_2_2_cast = sext i16 %kernel_0_load_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_2_cast"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:85  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:6  %tmp_114_0_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_cast"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:8  %tmp_118_0_cast = sext i16 %kernel_0_load to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_cast"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:17  %tmp_114_0_0_1_cast = sext i16 %input_load_217 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_0_1_cast"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:19  %tmp_118_0_0_1_cast = sext i16 %kernel_0_load_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_0_1_cast"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:46  %tmp_114_0_1_1_cast = sext i16 %input_load_220 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_1_cast"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:48  %tmp_118_0_1_1_cast = sext i16 %kernel_0_load_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_1_cast"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:49  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %tmp_114_0_1_2_cast = sext i16 %input_load_221 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_1_2_cast"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:57  %tmp_118_0_1_2_cast = sext i16 %kernel_0_load_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_1_2_cast"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:58  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:64  %tmp_114_0_2_cast = sext i16 %input_load_222 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_0_2_cast"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:66  %tmp_118_0_2_cast = sext i16 %kernel_0_load_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_118_0_2_cast"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:67  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:76  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:85  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="248" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:49  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:58  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:67  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:76  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:85  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:31  %tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_2"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:32  %tmp_121_0_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_2"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:41  %tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:49  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:58  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:67  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:76  %tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_1"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:77  %tmp_121_0_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:85  %tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2_2"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:86  %tmp_121_0_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="271" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
.preheader.1:0  %bias_load = load i16* %bias_addr, align 2

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:9  %tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:10  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_67, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:20  %tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_0_1"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:21  %tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_0_1"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:49  %tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_1"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:50  %tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_1"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:58  %tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_1_2"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:59  %tmp_121_0_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_1_2"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:67  %tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_0_2"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:68  %tmp_121_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_0_2"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %tmp3 = add i16 %tmp_121_0_0_2, %tmp_121_0_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %tmp9 = add i16 %tmp_121_0_2_1, %tmp_121_0_2_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="284" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %tmp1 = add i16 %bias_load, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %tmp2 = add i16 %tmp3, %tmp_121_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %tmp5 = add i16 %tmp_121_0_1_1, %tmp_121_0_1_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %tmp8 = add i16 %tmp9, %tmp_121_0_2

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="288" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %tmp = add i16 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:94  %tmp4 = add i16 %tmp8, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="290" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:95  %buffer_6_0_2_2 = add i16 %tmp4, %tmp

]]></Node>
<StgValue><ssdm name="buffer_6_0_2_2"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:96  %tmp_56 = add i17 %tmp7_cast, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:97  %tmp_57 = zext i17 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:98  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:99  store i16 %buffer_6_0_2_2, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:101  br i1 %exitcond2_1, label %2, label %.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="22" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:2  %tmp_111_1_0_1 = add i17 %tmp_111_0_0_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_1"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:19  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:35  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:64  %exitcond2_2 = icmp eq i16 %tmp_111_0_0_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="301" st_id="23" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:3  %tmp_112_1_0_1 = add i17 %tmp_111_1_0_1, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_1"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:10  %tmp_111_1_0_s = or i16 %out_w, 3

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_s"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="16">
<![CDATA[
.preheader.2:11  %tmp_111_1_0_cast = zext i16 %tmp_111_1_0_s to i17

]]></Node>
<StgValue><ssdm name="tmp_111_1_0_cast"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:12  %tmp_112_1_0_2 = add i17 %tmp_111_1_0_cast, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_0_2"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:19  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:35  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="308" st_id="24" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:4  %tmp_113_1_0_1 = zext i17 %tmp_112_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:5  %input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_270"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_225 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:13  %tmp_113_1_0_2 = zext i17 %tmp_112_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_0_2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:14  %input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2

]]></Node>
<StgValue><ssdm name="input_addr_271"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:15  %input_load_226 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_226"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:19  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:21  %tmp_112_1_1_1 = add i17 %tmp_111_1_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_1"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:28  %tmp_112_1_1_2 = add i17 %tmp_111_1_0_cast, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_1_2"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:35  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="319" st_id="25" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:0  %tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:1  %tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_225 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:15  %input_load_226 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_226"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:19  %tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:20  %tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:22  %tmp_113_1_1_1 = zext i17 %tmp_112_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:23  %input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_272"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:24  %input_load_227 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:29  %tmp_113_1_1_2 = zext i17 %tmp_112_1_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_1_2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:30  %input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2

]]></Node>
<StgValue><ssdm name="input_addr_273"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:31  %input_load_228 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:35  %tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:36  %tmp_121_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:37  %tmp_112_1_2_1 = add i17 %tmp_111_1_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_1"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:44  %tmp_112_1_2_2 = add i17 %tmp_111_1_0_cast, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_1_2_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:16  %tmp_114_1_0_2_cast = sext i16 %input_load_226 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_2_cast"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:17  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:24  %input_load_227 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:31  %input_load_228 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:38  %tmp_113_1_2_1 = zext i17 %tmp_112_1_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_1"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:39  %input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1

]]></Node>
<StgValue><ssdm name="input_addr_274"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:40  %input_load_229 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_229"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:45  %tmp_113_1_2_2 = zext i17 %tmp_112_1_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_1_2_2"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:46  %input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2

]]></Node>
<StgValue><ssdm name="input_addr_275"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:47  %input_load_230 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:7  %tmp_114_1_0_1_cast = sext i16 %input_load_225 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_0_1_cast"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:17  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:40  %input_load_229 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_229"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:47  %input_load_230 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_230"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="350" st_id="28" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:17  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:41  %tmp_114_1_2_1_cast = sext i16 %input_load_229 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_1_cast"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:42  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:48  %tmp_114_1_2_2_cast = sext i16 %input_load_230 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_2_2_cast"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:49  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="356" st_id="29" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:17  %tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_2"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:18  %tmp_121_1_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_2"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:25  %tmp_114_1_1_1_cast = sext i16 %input_load_227 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_1_cast"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:26  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="16">
<![CDATA[
.preheader.2:32  %tmp_114_1_1_2_cast = sext i16 %input_load_228 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_1_1_2_cast"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:33  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:42  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:49  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="365" st_id="30" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:8  %tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_0_1"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:9  %tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_0_1"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:26  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:33  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:42  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:49  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:52  %tmp13 = add i16 %tmp_121_1_0_2, %tmp_121_1_1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="372" st_id="31" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:26  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:33  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:42  %tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_1"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:43  %tmp_121_1_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_1"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:49  %tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_2_2"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:50  %tmp_121_1_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_2_2"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:51  %tmp11 = add i16 %bias_load, %tmp_121_1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:53  %tmp12 = add i16 %tmp13, %tmp_121_1_0_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="380" st_id="32" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:26  %tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_1"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:27  %tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_1"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.2:33  %tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_1_1_2"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.2:34  %tmp_121_1_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_1_1_2"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:54  %tmp10 = add i16 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:56  %tmp17 = add i16 %tmp_121_1_2_1, %tmp_121_1_2_2

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="386" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:55  %tmp15 = add i16 %tmp_121_1_1_1, %tmp_121_1_1_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:57  %tmp16 = add i16 %tmp17, %tmp_121_1_2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="388" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:58  %tmp14 = add i16 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="389" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:59  %buffer_6_1_2_2 = add i16 %tmp14, %tmp10

]]></Node>
<StgValue><ssdm name="buffer_6_1_2_2"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:60  %tmp_105_1 = add i17 %tmp7_cast, %tmp_111_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_105_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="391" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:61  %tmp_106_1 = zext i17 %tmp_105_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="392" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:62  %output_addr_185 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1

]]></Node>
<StgValue><ssdm name="output_addr_185"/></StgValue>
</operation>

<operation id="393" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.2:63  store i16 %buffer_6_1_2_2, i16* %output_addr_185, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:65  br i1 %exitcond2_2, label %2, label %.preheader.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="36" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:0  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="396" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:4  %tmp_111_2_0_2 = add i17 %tmp_111_0_0_2_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_2_0_2"/></StgValue>
</operation>

<operation id="397" st_id="36" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:12  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="398" st_id="36" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:23  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="399" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:47  %exitcond2_3 = icmp eq i16 %tmp_111_1_0_s, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond2_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="400" st_id="37" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:0  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="401" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:5  %tmp_112_2_0_2 = add i17 %tmp_111_2_0_2, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_0_2"/></StgValue>
</operation>

<operation id="402" st_id="37" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:12  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="403" st_id="37" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:23  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="404" st_id="38" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:0  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:6  %tmp_113_2_0_2 = zext i17 %tmp_112_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_0_2"/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:7  %input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_0_2

]]></Node>
<StgValue><ssdm name="input_addr_276"/></StgValue>
</operation>

<operation id="407" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:8  %input_load_231 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:12  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:16  %tmp_112_2_1_2 = add i17 %tmp_111_2_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_1_2"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:23  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:27  %tmp_112_2_2_2 = add i17 %tmp_111_2_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_2_2_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="412" st_id="39" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:0  %tmp_119_2 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:1  %tmp_121_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:8  %input_load_231 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_231"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:12  %tmp_119_2_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:13  %tmp_121_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:17  %tmp_113_2_1_2 = zext i17 %tmp_112_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_1_2"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:18  %input_addr_277 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_1_2

]]></Node>
<StgValue><ssdm name="input_addr_277"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:19  %input_load_232 = load i16* %input_addr_277, align 2

]]></Node>
<StgValue><ssdm name="input_load_232"/></StgValue>
</operation>

<operation id="420" st_id="39" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:23  %tmp_119_2_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:24  %tmp_121_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:28  %tmp_113_2_2_2 = zext i17 %tmp_112_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_2_2_2"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:29  %input_addr_278 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_2_2_2

]]></Node>
<StgValue><ssdm name="input_addr_278"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_233 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="425" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:9  %tmp_114_2_0_2_cast = sext i16 %input_load_231 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_0_2_cast"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:10  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:19  %input_load_232 = load i16* %input_addr_277, align 2

]]></Node>
<StgValue><ssdm name="input_load_232"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_233 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_233"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="429" st_id="41" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:2  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:10  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:25  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:31  %tmp_114_2_2_2_cast = sext i16 %input_load_233 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_2_2_cast"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:32  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="434" st_id="42" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:2  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="435" st_id="42" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:10  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="436" st_id="42" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="437" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="30" op_0_bw="16">
<![CDATA[
.preheader.3:20  %tmp_114_2_1_2_cast = sext i16 %input_load_232 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_2_1_2_cast"/></StgValue>
</operation>

<operation id="438" st_id="42" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:21  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="439" st_id="42" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:25  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="440" st_id="42" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:32  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="441" st_id="43" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:2  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:10  %tmp_119_2_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_2_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_2"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:11  %tmp_121_2_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_2"/></StgValue>
</operation>

<operation id="444" st_id="43" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="445" st_id="43" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:21  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="446" st_id="43" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:25  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="447" st_id="43" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:32  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="448" st_id="44" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:2  %tmp_119_2_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_0_1"/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:3  %tmp_121_2_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_0_1"/></StgValue>
</operation>

<operation id="450" st_id="44" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="451" st_id="44" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:21  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:25  %tmp_119_2_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_1"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:26  %tmp_121_2_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_1"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:32  %tmp_119_2_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_2_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_2_2"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:33  %tmp_121_2_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_2_2"/></StgValue>
</operation>

<operation id="456" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:35  %tmp21 = add i16 %tmp_121_2_0_2, %tmp_121_2_1

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="457" st_id="45" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:14  %tmp_119_2_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_1"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:15  %tmp_121_2_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_1"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.3:21  %tmp_119_2_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_2_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_2_1_2"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.3:22  %tmp_121_2_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_2_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_2_1_2"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:34  %tmp19 = add i16 %bias_load, %tmp_121_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:36  %tmp20 = add i16 %tmp21, %tmp_121_2_0_1

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="463" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:39  %tmp25 = add i16 %tmp_121_2_2_1, %tmp_121_2_2_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="464" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:37  %tmp18 = add i16 %tmp20, %tmp19

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:38  %tmp23 = add i16 %tmp_121_2_1_1, %tmp_121_2_1_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:40  %tmp24 = add i16 %tmp25, %tmp_121_2_2

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="467" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:41  %tmp22 = add i16 %tmp24, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="468" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:42  %buffer_6_2_2_2 = add i16 %tmp22, %tmp18

]]></Node>
<StgValue><ssdm name="buffer_6_2_2_2"/></StgValue>
</operation>

<operation id="469" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:43  %tmp_105_2 = add i17 %tmp7_cast, %tmp_111_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_105_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="470" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:44  %tmp_106_2 = zext i17 %tmp_105_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_2"/></StgValue>
</operation>

<operation id="471" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:45  %output_addr_186 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_2

]]></Node>
<StgValue><ssdm name="output_addr_186"/></StgValue>
</operation>

<operation id="472" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.3:46  store i16 %buffer_6_2_2_2, i16* %output_addr_186, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:48  br i1 %exitcond2_3, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="49" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="475" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_111_3_0_1 = add i17 %tmp_111_1_0_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_1"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10  %tmp_111_3_0_2 = add i17 %tmp_111_1_0_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_111_3_0_2"/></StgValue>
</operation>

<operation id="477" st_id="49" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="478" st_id="49" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="479" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:59  %tmp_105_3 = add i17 %tmp7_cast, %tmp_111_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_105_3"/></StgValue>
</operation>

<operation id="480" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %out_w_4_3 = add i16 %out_w, 4

]]></Node>
<StgValue><ssdm name="out_w_4_3"/></StgValue>
</operation>

<operation id="481" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="482" st_id="50" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="483" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %tmp_112_3_0_1 = add i17 %tmp_111_3_0_1, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_1"/></StgValue>
</operation>

<operation id="484" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:11  %tmp_112_3_0_2 = add i17 %tmp_111_3_0_2, %tmp44_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_0_2"/></StgValue>
</operation>

<operation id="485" st_id="50" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="486" st_id="50" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="487" st_id="51" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="488" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="17">
<![CDATA[
:4  %tmp_113_3_0_1 = zext i17 %tmp_112_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_1"/></StgValue>
</operation>

<operation id="489" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_1

]]></Node>
<StgValue><ssdm name="input_addr_279"/></StgValue>
</operation>

<operation id="490" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_234 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="491" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="17">
<![CDATA[
:12  %tmp_113_3_0_2 = zext i17 %tmp_112_3_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_0_2"/></StgValue>
</operation>

<operation id="492" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_addr_280 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_0_2

]]></Node>
<StgValue><ssdm name="input_addr_280"/></StgValue>
</operation>

<operation id="493" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_235 = load i16* %input_addr_280, align 2

]]></Node>
<StgValue><ssdm name="input_load_235"/></StgValue>
</operation>

<operation id="494" st_id="51" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="495" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:20  %tmp_112_3_1_1 = add i17 %tmp_111_3_0_1, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_1"/></StgValue>
</operation>

<operation id="496" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:27  %tmp_112_3_1_2 = add i17 %tmp_111_3_0_2, %tmp5_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_1_2"/></StgValue>
</operation>

<operation id="497" st_id="51" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="498" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %tmp_112_3_2_1 = add i17 %tmp_111_3_0_1, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_1"/></StgValue>
</operation>

<operation id="499" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %tmp_112_3_2_2 = add i17 %tmp_111_3_0_2, %tmp5_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_112_3_2_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="500" st_id="52" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %tmp_119_3 = mul i30 %tmp_118_0_cast, %tmp_114_1_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_121_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="502" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_234 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_234"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="14">
<![CDATA[
:14  %input_load_235 = load i16* %input_addr_280, align 2

]]></Node>
<StgValue><ssdm name="input_load_235"/></StgValue>
</operation>

<operation id="504" st_id="52" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:18  %tmp_119_3_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_1_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_121_3_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1"/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="17">
<![CDATA[
:21  %tmp_113_3_1_1 = zext i17 %tmp_112_3_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_1"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_addr_281 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_1

]]></Node>
<StgValue><ssdm name="input_addr_281"/></StgValue>
</operation>

<operation id="508" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_236 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="17">
<![CDATA[
:28  %tmp_113_3_1_2 = zext i17 %tmp_112_3_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_1_2"/></StgValue>
</operation>

<operation id="510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_1_2

]]></Node>
<StgValue><ssdm name="input_addr_282"/></StgValue>
</operation>

<operation id="511" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_237 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:34  %tmp_119_3_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_1_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_121_3_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="514" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="30" op_0_bw="16">
<![CDATA[
:7  %tmp_114_3_0_1_cast = sext i16 %input_load_234 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_1_cast"/></StgValue>
</operation>

<operation id="515" st_id="53" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="16">
<![CDATA[
:15  %tmp_114_3_0_2_cast = sext i16 %input_load_235 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_0_2_cast"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="518" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="14">
<![CDATA[
:23  %input_load_236 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_236"/></StgValue>
</operation>

<operation id="519" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_237 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_237"/></StgValue>
</operation>

<operation id="520" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="17">
<![CDATA[
:37  %tmp_113_3_2_1 = zext i17 %tmp_112_3_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_1"/></StgValue>
</operation>

<operation id="521" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_283 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_1

]]></Node>
<StgValue><ssdm name="input_addr_283"/></StgValue>
</operation>

<operation id="522" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_238 = load i16* %input_addr_283, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="523" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="17">
<![CDATA[
:44  %tmp_113_3_2_2 = zext i17 %tmp_112_3_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_3_2_2"/></StgValue>
</operation>

<operation id="524" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %input_addr_284 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_3_2_2

]]></Node>
<StgValue><ssdm name="input_addr_284"/></StgValue>
</operation>

<operation id="525" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_239 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>

<operation id="526" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp27 = add i16 %bias_load, %tmp_121_3

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="527" st_id="54" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="528" st_id="54" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="529" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="16">
<![CDATA[
:24  %tmp_114_3_1_1_cast = sext i16 %input_load_236 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_1_cast"/></StgValue>
</operation>

<operation id="530" st_id="54" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="531" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="30" op_0_bw="16">
<![CDATA[
:31  %tmp_114_3_1_2_cast = sext i16 %input_load_237 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_1_2_cast"/></StgValue>
</operation>

<operation id="532" st_id="54" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="533" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="14">
<![CDATA[
:39  %input_load_238 = load i16* %input_addr_283, align 2

]]></Node>
<StgValue><ssdm name="input_load_238"/></StgValue>
</operation>

<operation id="534" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="14">
<![CDATA[
:46  %input_load_239 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_239"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="535" st_id="55" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="536" st_id="55" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="537" st_id="55" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="30" op_0_bw="16">
<![CDATA[
:40  %tmp_114_3_2_1_cast = sext i16 %input_load_238 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_1_cast"/></StgValue>
</operation>

<operation id="540" st_id="55" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="30" op_0_bw="16">
<![CDATA[
:47  %tmp_114_3_2_2_cast = sext i16 %input_load_239 to i30

]]></Node>
<StgValue><ssdm name="tmp_114_3_2_2_cast"/></StgValue>
</operation>

<operation id="542" st_id="55" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="543" st_id="56" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8  %tmp_119_3_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_3_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_1"/></StgValue>
</operation>

<operation id="544" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_121_3_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_1"/></StgValue>
</operation>

<operation id="545" st_id="56" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_119_3_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_3_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_0_2"/></StgValue>
</operation>

<operation id="546" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_121_3_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_0_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_0_2"/></StgValue>
</operation>

<operation id="547" st_id="56" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="548" st_id="56" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="549" st_id="56" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="550" st_id="56" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="551" st_id="57" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:25  %tmp_119_3_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_3_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_1"/></StgValue>
</operation>

<operation id="552" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_121_3_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_1"/></StgValue>
</operation>

<operation id="553" st_id="57" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:32  %tmp_119_3_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_3_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_1_2"/></StgValue>
</operation>

<operation id="554" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_121_3_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_1_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_1_2"/></StgValue>
</operation>

<operation id="555" st_id="57" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="556" st_id="57" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="557" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp29 = add i16 %tmp_121_3_0_2, %tmp_121_3_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="558" st_id="58" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:41  %tmp_119_3_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_3_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_1"/></StgValue>
</operation>

<operation id="559" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_121_3_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_1"/></StgValue>
</operation>

<operation id="560" st_id="58" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_119_3_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_3_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp_119_3_2_2"/></StgValue>
</operation>

<operation id="561" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_121_3_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_3_2_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_121_3_2_2"/></StgValue>
</operation>

<operation id="562" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp28 = add i16 %tmp29, %tmp_121_3_0_1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="563" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp31 = add i16 %tmp_121_3_1_1, %tmp_121_3_1_2

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="564" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp26 = add i16 %tmp28, %tmp27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="565" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp33 = add i16 %tmp_121_3_2_1, %tmp_121_3_2_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="566" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp32 = add i16 %tmp33, %tmp_121_3_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="567" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %tmp30 = add i16 %tmp32, %tmp31

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="568" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %buffer_6_3_2_2 = add i16 %tmp30, %tmp26

]]></Node>
<StgValue><ssdm name="buffer_6_3_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="569" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="17">
<![CDATA[
:60  %tmp_106_3 = zext i17 %tmp_105_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_3"/></StgValue>
</operation>

<operation id="570" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %output_addr_187 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_3

]]></Node>
<StgValue><ssdm name="output_addr_187"/></StgValue>
</operation>

<operation id="571" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:62  store i16 %buffer_6_3_2_2, i16* %output_addr_187, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
