{
    "fileIDs": {
        "1": "/nfs_project/castor/DV/Azfar/Jira_Testcase/RIGELIP-6/./and2.v"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "Verilog 2000",
            "line": 7,
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "c",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "and2"
        }
    ],
    "modules": null
}
