Classic Timing Analyzer report for cla4
Fri Jun 01 14:04:18 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.469 ns   ; b[2] ; p  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.469 ns       ; b[2] ; p    ;
; N/A   ; None              ; 11.410 ns       ; b[1] ; s[2] ;
; N/A   ; None              ; 11.405 ns       ; a[2] ; p    ;
; N/A   ; None              ; 11.404 ns       ; a[1] ; s[2] ;
; N/A   ; None              ; 11.278 ns       ; b[1] ; p    ;
; N/A   ; None              ; 11.258 ns       ; b[0] ; s[2] ;
; N/A   ; None              ; 11.192 ns       ; b[1] ; g    ;
; N/A   ; None              ; 11.186 ns       ; a[1] ; g    ;
; N/A   ; None              ; 11.178 ns       ; a[1] ; p    ;
; N/A   ; None              ; 11.137 ns       ; a[0] ; s[2] ;
; N/A   ; None              ; 11.130 ns       ; a[2] ; g    ;
; N/A   ; None              ; 11.076 ns       ; a[2] ; s[2] ;
; N/A   ; None              ; 11.034 ns       ; b[0] ; g    ;
; N/A   ; None              ; 10.996 ns       ; b[2] ; s[3] ;
; N/A   ; None              ; 10.994 ns       ; b[0] ; s[1] ;
; N/A   ; None              ; 10.993 ns       ; b[2] ; g    ;
; N/A   ; None              ; 10.985 ns       ; b[0] ; s[3] ;
; N/A   ; None              ; 10.943 ns       ; a[2] ; s[3] ;
; N/A   ; None              ; 10.915 ns       ; a[0] ; g    ;
; N/A   ; None              ; 10.883 ns       ; a[0] ; s[1] ;
; N/A   ; None              ; 10.874 ns       ; a[0] ; s[3] ;
; N/A   ; None              ; 10.864 ns       ; cin  ; s[2] ;
; N/A   ; None              ; 10.829 ns       ; b[2] ; s[2] ;
; N/A   ; None              ; 10.812 ns       ; b[1] ; s[3] ;
; N/A   ; None              ; 10.798 ns       ; a[0] ; p    ;
; N/A   ; None              ; 10.713 ns       ; a[1] ; s[3] ;
; N/A   ; None              ; 10.635 ns       ; b[0] ; p    ;
; N/A   ; None              ; 10.615 ns       ; cin  ; s[1] ;
; N/A   ; None              ; 10.606 ns       ; cin  ; s[3] ;
; N/A   ; None              ; 10.296 ns       ; b[1] ; s[1] ;
; N/A   ; None              ; 10.194 ns       ; a[1] ; s[1] ;
; N/A   ; None              ; 10.042 ns       ; b[0] ; s[0] ;
; N/A   ; None              ; 9.931 ns        ; a[0] ; s[0] ;
; N/A   ; None              ; 9.661 ns        ; cin  ; s[0] ;
; N/A   ; None              ; 7.312 ns        ; b[3] ; s[3] ;
; N/A   ; None              ; 7.191 ns        ; a[3] ; s[3] ;
; N/A   ; None              ; 7.166 ns        ; b[3] ; p    ;
; N/A   ; None              ; 7.045 ns        ; a[3] ; p    ;
; N/A   ; None              ; 6.938 ns        ; b[3] ; g    ;
; N/A   ; None              ; 6.823 ns        ; a[3] ; g    ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 01 14:04:18 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cla4 -c cla4 --timing_analysis_only
Info: Longest tpd from source pin "b[2]" to destination pin "p" is 11.469 ns
    Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_75; Fanout = 4; PIN Node = 'b[2]'
    Info: 2: + IC(5.605 ns) + CELL(0.438 ns) = 6.915 ns; Loc. = LCCOMB_X3_Y4_N30; Fanout = 2; COMB Node = 'vuaparalela:carry|pg~0'
    Info: 3: + IC(0.269 ns) + CELL(0.389 ns) = 7.573 ns; Loc. = LCCOMB_X3_Y4_N22; Fanout = 1; COMB Node = 'vuaparalela:carry|pg~1'
    Info: 4: + IC(1.098 ns) + CELL(2.798 ns) = 11.469 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'p'
    Info: Total cell delay = 4.497 ns ( 39.21 % )
    Info: Total interconnect delay = 6.972 ns ( 60.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Jun 01 14:04:19 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


