{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765387567758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765387567770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 01:26:07 2025 " "Processing started: Thu Dec 11 01:26:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765387567770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387567770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387567770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765387568103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765387568103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel_tb_Group55-sim " "Found design unit 1: Parallel_tb_Group55-sim" {  } { { "Parallel_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Parallel_tb_Group55.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578871 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel_tb_Group55 " "Found entity 1: Parallel_tb_Group55" {  } { { "Parallel_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Parallel_tb_Group55.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_16bit_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend_16bit_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extend_16bit_tb_Group55-sim " "Found design unit 1: Extend_16bit_tb_Group55-sim" {  } { { "Extend_16bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Extend_16bit_tb_Group55.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extend_16bit_tb_Group55 " "Found entity 1: Extend_16bit_tb_Group55" {  } { { "Extend_16bit_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Extend_16bit_tb_Group55.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_pipeline_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_pipeline_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_Pipeline_tb_Group55-sim " "Found design unit 1: CLA_Pipeline_tb_Group55-sim" {  } { { "CLA_Pipeline_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/CLA_Pipeline_tb_Group55.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578875 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_Pipeline_tb_Group55 " "Found entity 1: CLA_Pipeline_tb_Group55" {  } { { "CLA_Pipeline_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/CLA_Pipeline_tb_Group55.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algorithm_6k1_tb_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algorithm_6k1_tb_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Algorithm_6k1_tb_Group55-sim " "Found design unit 1: Algorithm_6k1_tb_Group55-sim" {  } { { "Algorithm_6k1_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Algorithm_6k1_tb_Group55.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578878 ""} { "Info" "ISGN_ENTITY_NAME" "1 Algorithm_6k1_tb_Group55 " "Found entity 1: Algorithm_6k1_tb_Group55" {  } { { "Algorithm_6k1_tb_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Algorithm_6k1_tb_Group55.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_8bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_8bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_8bit_Group55-structural " "Found design unit 1: RipSub_8bit_Group55-structural" {  } { { "RipSub_8bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_8bit_Group55.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578882 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_8bit_Group55 " "Found entity 1: RipSub_8bit_Group55" {  } { { "RipSub_8bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_8bit_Group55.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_parallel_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_parallel_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Parallel_Group55-rtl " "Found design unit 1: Prime_Finder_Parallel_Group55-rtl" {  } { { "Prime_Finder_Parallel_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Parallel_Group55.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Parallel_Group55 " "Found entity 1: Prime_Finder_Parallel_Group55" {  } { { "Prime_Finder_Parallel_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Parallel_Group55.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_6k1_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_6k1_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_6k1_Group55-rtl " "Found design unit 1: Prime_Finder_6k1_Group55-rtl" {  } { { "Prime_Finder_6k1_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_6k1_Group55.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_6k1_Group55 " "Found entity 1: Prime_Finder_6k1_Group55" {  } { { "Prime_Finder_6k1_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_6k1_Group55.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_16bit_top_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_16bit_top_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_16bit_Top_Group55-rtl " "Found design unit 1: Prime_Finder_16bit_Top_Group55-rtl" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_16bit_Top_Group55 " "Found entity 1: Prime_Finder_16bit_Top_Group55" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_cla_pipeline_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_cla_pipeline_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_CLA_Pipeline_Group55-rtl " "Found design unit 1: LongDivision_CLA_Pipeline_Group55-rtl" {  } { { "LongDivision_CLA_Pipeline_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_CLA_Pipeline_Group55.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578895 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_CLA_Pipeline_Group55 " "Found entity 1: LongDivision_CLA_Pipeline_Group55" {  } { { "LongDivision_CLA_Pipeline_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_CLA_Pipeline_Group55.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_2bit_Group55-rtl " "Found design unit 1: And_2bit_Group55-rtl" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/And_2bit_Group55.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578899 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_2bit_Group55 " "Found entity 1: And_2bit_Group55" {  } { { "And_2bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/And_2bit_Group55.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder_Group55-rtl " "Found design unit 1: Full_adder_Group55-rtl" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Full_adder_Group55.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_Group55 " "Found entity 1: Full_adder_Group55" {  } { { "Full_adder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Full_adder_Group55.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit_Group55-structural " "Found design unit 1: Multiplier_4bit_Group55-structural" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Multiplier_4bit_Group55.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit_Group55 " "Found entity 1: Multiplier_4bit_Group55" {  } { { "Multiplier_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Multiplier_4bit_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripsub_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripsub_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RipSub_4bit_Group55-dataflow " "Found design unit 1: RipSub_4bit_Group55-dataflow" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_4bit_Group55.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578913 ""} { "Info" "ISGN_ENTITY_NAME" "1 RipSub_4bit_Group55 " "Found entity 1: RipSub_4bit_Group55" {  } { { "RipSub_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_4bit_Group55.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "longdivision_4bit_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file longdivision_4bit_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LongDivision_4bit_Group55-rtl " "Found design unit 1: LongDivision_4bit_Group55-rtl" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_4bit_Group55.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578916 ""} { "Info" "ISGN_ENTITY_NAME" "1 LongDivision_4bit_Group55 " "Found entity 1: LongDivision_4bit_Group55" {  } { { "LongDivision_4bit_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_4bit_Group55.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Group55-rtl " "Found design unit 1: Prime_Finder_Group55-rtl" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Group55.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Group55 " "Found entity 1: Prime_Finder_Group55" {  } { { "Prime_Finder_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Group55.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_finder_top_group55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prime_finder_top_group55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime_Finder_Top_Group55-rtl " "Found design unit 1: Prime_Finder_Top_Group55-rtl" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Top_Group55.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime_Finder_Top_Group55 " "Found entity 1: Prime_Finder_Top_Group55" {  } { { "Prime_Finder_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Top_Group55.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765387578923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387578923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prime_Finder_16bit_Top_Group55 " "Elaborating entity \"Prime_Finder_16bit_Top_Group55\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765387579002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_low Prime_Finder_16bit_Top_Group55.vhd(64) " "Verilog HDL or VHDL warning at Prime_Finder_16bit_Top_Group55.vhd(64): object \"data_low\" assigned a value but never read" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765387579007 "|Prime_Finder_16bit_Top_Group55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit4 Prime_Finder_16bit_Top_Group55.vhd(90) " "Verilog HDL or VHDL warning at Prime_Finder_16bit_Top_Group55.vhd(90): object \"digit4\" assigned a value but never read" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765387579007 "|Prime_Finder_16bit_Top_Group55"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765387579868 "|Prime_Finder_16bit_Top_Group55|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765387579868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765387579957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765387580852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765387580852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765387580932 "|Prime_Finder_16bit_Top_Group55|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Prime_Finder_16bit_Top_Group55.vhd" "" { Text "D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765387580932 "|Prime_Finder_16bit_Top_Group55|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765387580932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765387580933 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765387580933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765387580933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765387580933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765387580957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 01:26:20 2025 " "Processing ended: Thu Dec 11 01:26:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765387580957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765387580957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765387580957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765387580957 ""}
