#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Disable configurable memory outputs for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Oct  7 01:24:55 2020
#############################################

set_disable_timing fpga_top/grid_io_bottom_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/Q
set_disable_timing fpga_top/grid_io_bottom_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/QN
set_disable_timing fpga_top/grid_io_bottom_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_bottom_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_right_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/Q
set_disable_timing fpga_top/grid_io_right_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/QN
set_disable_timing fpga_top/grid_io_right_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_right_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_top_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/Q
set_disable_timing fpga_top/grid_io_top_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/QN
set_disable_timing fpga_top/grid_io_top_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_top_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_left_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/Q
set_disable_timing fpga_top/grid_io_left_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/LATCH_*_/QN
set_disable_timing fpga_top/grid_io_left_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_LATCH_mem/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_io_left_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_mode_default__lut*_*/lut*_LATCH_mem/LATCH_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_mode_default__lut*_*/lut*_LATCH_mem/LATCH_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_mode_default__lut*_*/lut*_LATCH_mem/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/mem_ble*_out_*/LATCH_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/mem_ble*_out_*/LATCH_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/mem_ble*_out_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_n*_lut*__ble*_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/mem_fle_*_in_*/LATCH_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/mem_fle_*_in_*/LATCH_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/mem_fle_*_in_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cby_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/LATCH_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/cbx_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/LATCH_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/decoder*to*_*_/data_out
set_disable_timing fpga_top/sb_*__*_/decoder*to*_*_/data_out
set_disable_timing fpga_top/decoder*to*_*_/data_out
