// Seed: 668752585
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    input wor id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16
);
  assign id_7 = id_6;
  assign id_0 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wor   id_3
);
  wire id_5;
  module_0(
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
