# âš¡ï¸ Gate-Level Simulation (GLS)

Gate-Level Simulation (**GLS**) is a **critical verification step** in the VLSI design flow where the **synthesized gate-level netlist** of a digital circuit is simulated.  
It ensures that what you designed at RTL truly works at the gate level, **with real delays and test structures** âœ…  

---

## â“ What is GLS?
GLS is the process of simulating a **post-synthesis netlist** (a circuit represented as logic gates) instead of high-level RTL.  
It helps to validate the following aspects:

- ðŸ§© **Functional correctness** â€“ Does the netlist behave exactly like the RTL?  
- â± **Timing behavior** â€“ Does it meet timing constraints (setup/hold)?  
- ðŸ”‹ **Power estimates** â€“ Switching activity and power can be observed.  
- ðŸ§ª **DFT structures** â€“ Scan chains and test logic work correctly.  

> âš ï¸ GLS is slower than RTL simulation but much more **realistic** and **trustworthy**.

---

## ðŸ’¡ Why Perform GLS?
- âœ… **Synthesis Validation** â†’ Ensures synthesis tools correctly map RTL â†’ gates.  
- â³ **Timing Verification** â†’ Detects violations using **SDF (Standard Delay Format)** back-annotation.  
- ðŸ§¬ **Testability Checks** â†’ Verifies scan chains and DFT features.  
- ðŸš€ **Confidence before tape-out** â†’ Reduces risk of silicon failure.  

---

## ðŸ• When is GLS Performed?
GLS is usually done at **two critical points**:
1. **After Synthesis** â€“ Verify RTL â†’ Gate translation.  
2. **Before Physical Design (P&R)** â€“ Catch timing/test issues early.  

---

## ðŸ§­ Types of GLS
| Type             | Description                                                                 |
|------------------|-----------------------------------------------------------------------------|
| **Functional GLS** | ðŸ”¹ Logic-only simulation (zero or unit delays). Fast but ignores real timing. |
| **Timing GLS**     | ðŸ”¹ Uses SDF annotated delays. Checks setup/hold, glitches, and real-world timing. |

---

## â³ Delay Annotation
GLS often uses **SDF Back-Annotation** to model **real delays** from synthesis or P&R:
- **Without annotation** â†’ Ideal behavior, unrealistic.  
- **With SDF annotation** â†’ Realistic timing behavior (net delays, cell delays, setup/hold).  

> ðŸ’Ž This step bridges the gap between **ideal RTL sim** and **silicon reality**.

---

---

# ðŸ§ª Lab Experiments

---

## ðŸ”¹ Lab 1: Ternary Operator MUX

In this lab, we design a **2:1 Multiplexer** using the **ternary operator** in Verilog.  
The multiplexer selects one of two inputs (`i0`, `i1`) based on the control signal (`sel`) and drives it to the output (`y`).  

### ðŸ“œ Verilog Code
```verilog
// 2:1 MUX using Ternary Operator
module ternary_operator_mux (
  input  i0, 
  input  i1, 
  input  sel, 
  output y
);
  assign y = sel ? i1 : i0;
endmodule
```
## Waveform of RTL Code Simulation :

![Ternary Operator Waveform ](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_wave.png)

---

## Netlist of RTL Code :

![Netlist](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_net_code.png)

---


## Waveform of Netlist Simulation :

![Ternary Operator Waveform ](https://github.com/Gowtham007007/Week-1_RISC-V_Tapeout/blob/main/Day_4/Images/ternary_net_wave.png)

---



### Lab 2: Synthesis Using Yosys

Synthesize the above MUX using Yosys.  
_Follow the standard Yosys synthesis flow._

![lab2](https://github.com/user-attachments/assets/7a0cdc7c-cbbd-4943-bd3d-130a0d66b9b1)

---

### Lab 3: Gate-Level Simulation (GLS) of MUX

Run GLS for the synthesized MUX.  
Use this command (adjust paths as needed):

```shell
iverilog /path/to/primitives.v /path/to/sky130_fd_sc_hd.v ternary_operator_mux.v testbench.v
```

![lab3](https://github.com/user-attachments/assets/9acf45b3-2e42-4ac1-88ae-b4a494cc8d87)

---


