Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 14 19:25:39 2018
| Host         : ESL06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Counter16/count_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.308        0.000                      0                  128        0.096        0.000                      0                  128        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.308        0.000                      0                  128        0.096        0.000                      0                  128        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.156ns  (logic 0.494ns (15.637%)  route 2.662ns (84.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.662     8.100    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X59Y98         LUT6 (Prop_lut6_I0_O)        0.056     8.156 f  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     8.156    p_0_in
    SLICE_X59Y98         FDRE                                         f  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567    11.486    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y98         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.035    11.451    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.013    11.464    CLK_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.684ns (22.273%)  route 2.387ns (77.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.247     4.178    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  Clock5Hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.393     4.571 f  Clock5Hz/count_reg[1]/Q
                         net (fo=2, routed)           0.600     5.171    Clock5Hz/count_reg_n_0_[1]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.268 f  Clock5Hz/count[0]_i_5__0/O
                         net (fo=1, routed)           0.700     5.968    Clock5Hz/count[0]_i_5__0_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.065 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.281     6.346    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X61Y99         LUT3 (Prop_lut3_I1_O)        0.097     6.443 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.806     7.249    Clock5Hz/count[24]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.121    13.899    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.035    14.017    
    SLICE_X60Y100        FDRE (Setup_fdre_C_R)       -0.373    13.644    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.684ns (22.273%)  route 2.387ns (77.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.247     4.178    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  Clock5Hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.393     4.571 f  Clock5Hz/count_reg[1]/Q
                         net (fo=2, routed)           0.600     5.171    Clock5Hz/count_reg_n_0_[1]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.268 f  Clock5Hz/count[0]_i_5__0/O
                         net (fo=1, routed)           0.700     5.968    Clock5Hz/count[0]_i_5__0_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.065 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.281     6.346    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X61Y99         LUT3 (Prop_lut3_I1_O)        0.097     6.443 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.806     7.249    Clock5Hz/count[24]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.121    13.899    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[18]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.035    14.017    
    SLICE_X60Y100        FDRE (Setup_fdre_C_R)       -0.373    13.644    Clock5Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.684ns (22.273%)  route 2.387ns (77.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.247     4.178    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  Clock5Hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.393     4.571 f  Clock5Hz/count_reg[1]/Q
                         net (fo=2, routed)           0.600     5.171    Clock5Hz/count_reg_n_0_[1]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.268 f  Clock5Hz/count[0]_i_5__0/O
                         net (fo=1, routed)           0.700     5.968    Clock5Hz/count[0]_i_5__0_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.065 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.281     6.346    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X61Y99         LUT3 (Prop_lut3_I1_O)        0.097     6.443 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.806     7.249    Clock5Hz/count[24]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.121    13.899    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[19]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.035    14.017    
    SLICE_X60Y100        FDRE (Setup_fdre_C_R)       -0.373    13.644    Clock5Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Clock5Hz/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.684ns (22.273%)  route 2.387ns (77.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.899 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.247     4.178    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  Clock5Hz/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.393     4.571 f  Clock5Hz/count_reg[1]/Q
                         net (fo=2, routed)           0.600     5.171    Clock5Hz/count_reg_n_0_[1]
    SLICE_X59Y96         LUT4 (Prop_lut4_I1_O)        0.097     5.268 f  Clock5Hz/count[0]_i_5__0/O
                         net (fo=1, routed)           0.700     5.968    Clock5Hz/count[0]_i_5__0_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.097     6.065 f  Clock5Hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.281     6.346    Clock5Hz/count[0]_i_2__0_n_0
    SLICE_X61Y99         LUT3 (Prop_lut3_I1_O)        0.097     6.443 r  Clock5Hz/count[24]_i_1/O
                         net (fo=24, routed)          0.806     7.249    Clock5Hz/count[24]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.121    13.899    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[20]/C
                         clock pessimism              0.153    14.052    
                         clock uncertainty           -0.035    14.017    
    SLICE_X60Y100        FDRE (Setup_fdre_C_R)       -0.373    13.644    Clock5Hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.830ns (26.448%)  route 2.308ns (73.552%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.223     4.154    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.393     4.547 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.611     5.158    Clock100Hz/count_reg_n_0_[17]
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.097     5.255 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.603     5.858    Clock100Hz/count[19]_i_5_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.959 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.536     6.494    Clock100Hz/count[19]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.239     6.733 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.559     7.292    Clock100Hz/count[19]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.120    13.898    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[13]/C
                         clock pessimism              0.230    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    13.720    Clock100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.830ns (26.448%)  route 2.308ns (73.552%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.223     4.154    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.393     4.547 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.611     5.158    Clock100Hz/count_reg_n_0_[17]
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.097     5.255 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.603     5.858    Clock100Hz/count[19]_i_5_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.959 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.536     6.494    Clock100Hz/count[19]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.239     6.733 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.559     7.292    Clock100Hz/count[19]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.120    13.898    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[14]/C
                         clock pessimism              0.230    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    13.720    Clock100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.830ns (26.448%)  route 2.308ns (73.552%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.223     4.154    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.393     4.547 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.611     5.158    Clock100Hz/count_reg_n_0_[17]
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.097     5.255 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.603     5.858    Clock100Hz/count[19]_i_5_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.959 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.536     6.494    Clock100Hz/count[19]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.239     6.733 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.559     7.292    Clock100Hz/count[19]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.120    13.898    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[15]/C
                         clock pessimism              0.230    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    13.720    Clock100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.830ns (26.448%)  route 2.308ns (73.552%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 13.898 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.223     4.154    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.393     4.547 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.611     5.158    Clock100Hz/count_reg_n_0_[17]
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.097     5.255 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.603     5.858    Clock100Hz/count[19]_i_5_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.959 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.536     6.494    Clock100Hz/count[19]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.239     6.733 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.559     7.292    Clock100Hz/count[19]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.120    13.898    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[16]/C
                         clock pessimism              0.230    14.128    
                         clock uncertainty           -0.035    14.093    
    SLICE_X56Y100        FDRE (Setup_fdre_C_R)       -0.373    13.720    Clock100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.830ns (27.686%)  route 2.168ns (72.314%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.223     4.154    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.393     4.547 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.611     5.158    Clock100Hz/count_reg_n_0_[17]
    SLICE_X57Y99         LUT4 (Prop_lut4_I2_O)        0.097     5.255 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.603     5.858    Clock100Hz/count[19]_i_5_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.101     5.959 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.536     6.494    Clock100Hz/count[19]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.239     6.733 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.418     7.152    Clock100Hz/count[19]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  Clock100Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.141    13.919    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  Clock100Hz/count_reg[5]/C
                         clock pessimism              0.153    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X56Y98         FDRE (Setup_fdre_C_R)       -0.373    13.664    Clock100Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  6.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.373ns (75.479%)  route 0.121ns (24.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.980 r  Clock100Hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.980    Clock100Hz/count0_carry__2_n_7
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.386ns (76.107%)  route 0.121ns (23.892%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.993 r  Clock100Hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.993    Clock100Hz/count0_carry__2_n_5
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.409ns (77.144%)  route 0.121ns (22.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.016 r  Clock100Hz/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.016    Clock100Hz/count0_carry__2_n_6
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[14]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.411ns (77.230%)  route 0.121ns (22.770%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.018 r  Clock100Hz/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.018    Clock100Hz/count0_carry__2_n_4
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  Clock100Hz/count_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.413ns (77.315%)  route 0.121ns (22.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    Clock100Hz/count0_carry__2_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.020 r  Clock100Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.020    Clock100Hz/count0_carry__3_n_7
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.413ns (75.893%)  route 0.131ns (24.107%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  Clock5Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  Clock5Hz/count_reg[11]/Q
                         net (fo=3, routed)           0.130     1.781    Clock5Hz/count_reg_n_0_[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  Clock5Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.937    Clock5Hz/count0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.977 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.978    Clock5Hz/count0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.031 r  Clock5Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.031    Clock5Hz/count0_carry__3_n_7
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    Clock5Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.426ns (77.854%)  route 0.121ns (22.146%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    Clock100Hz/count0_carry__2_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.033 r  Clock100Hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.033    Clock100Hz/count0_carry__3_n_5
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.426ns (76.456%)  route 0.131ns (23.544%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  Clock5Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  Clock5Hz/count_reg[11]/Q
                         net (fo=3, routed)           0.130     1.781    Clock5Hz/count_reg_n_0_[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  Clock5Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.937    Clock5Hz/count0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.977 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.978    Clock5Hz/count0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.044 r  Clock5Hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.044    Clock5Hz/count0_carry__3_n_5
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    Clock5Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Clock100Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.449ns (78.747%)  route 0.121ns (21.253%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  Clock100Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Clock100Hz/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    Clock100Hz/count_reg_n_0_[11]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.926 r  Clock100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.927    Clock100Hz/count0_carry__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  Clock100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.967    Clock100Hz/count0_carry__2_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.056 r  Clock100Hz/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.056    Clock100Hz/count0_carry__3_n_6
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock100Hz/count_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     1.883    Clock100Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.449ns (77.389%)  route 0.131ns (22.611%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  Clock5Hz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  Clock5Hz/count_reg[11]/Q
                         net (fo=3, routed)           0.130     1.781    Clock5Hz/count_reg_n_0_[11]
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.937 r  Clock5Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.937    Clock5Hz/count0_carry__1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.977 r  Clock5Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.978    Clock5Hz/count0_carry__2_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.067 r  Clock5Hz/count0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.067    Clock5Hz/count0_carry__3_n_6
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y100        FDRE                                         r  Clock5Hz/count_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     1.885    Clock5Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y99    JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    RESET_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y98    CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Clock1000Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    Clock1000Hz/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y99    JA_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    RESET_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y98    CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    Clock1000Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y99    JA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y98    CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y97    Clock100Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y99    Clock100Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y99    Clock100Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y99    Clock100Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y100   Clock100Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y100   Clock100Hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y100   Clock100Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y100   Clock100Hz/count_reg[16]/C



