-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Fri Jul 18 23:50:44 2025
-- Host        : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {e:/FPGA/VHDL/Lab
--               Training/I2C/I2C01/I2C01.gen/sources_1/bd/top/ip/top_debouncer_0_0/top_debouncer_0_0_sim_netlist.vhdl}
-- Design      : top_debouncer_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_debouncer_0_0_debouncer is
  port (
    switch_debounced : out STD_LOGIC;
    switch : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_debouncer_0_0_debouncer : entity is "debouncer";
end top_debouncer_0_0_debouncer;

architecture STRUCTURE of top_debouncer_0_0_debouncer is
begin
debounced_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => switch,
      Q => switch_debounced,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_debouncer_0_0 is
  port (
    clk : in STD_LOGIC;
    switch : in STD_LOGIC;
    switch_debounced : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_debouncer_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_debouncer_0_0 : entity is "top_debouncer_0_0,debouncer,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of top_debouncer_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of top_debouncer_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of top_debouncer_0_0 : entity is "debouncer,Vivado 2023.2";
end top_debouncer_0_0;

architecture STRUCTURE of top_debouncer_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
begin
U0: entity work.top_debouncer_0_0_debouncer
     port map (
      clk => clk,
      switch => switch,
      switch_debounced => switch_debounced
    );
end STRUCTURE;
