#define VPU_REGISTER_VF00 0
#define VPU_REGISTER_VF01 1
#define VPU_REGISTER_VF02 2
#define VPU_REGISTER_VF03 3
#define VPU_REGISTER_VF04 4
#define VPU_REGISTER_VF05 5
#define VPU_REGISTER_VF06 6
#define VPU_REGISTER_VF07 7
#define VPU_REGISTER_VF08 8
#define VPU_REGISTER_VF09 9
#define VPU_REGISTER_VF10 10
#define VPU_REGISTER_VF11 11
#define VPU_REGISTER_VF12 12
#define VPU_REGISTER_VF13 13
#define VPU_REGISTER_VF14 14
#define VPU_REGISTER_VF15 15
#define VPU_REGISTER_VF16 16
#define VPU_REGISTER_VF17 17
#define VPU_REGISTER_VF18 18
#define VPU_REGISTER_VF19 19
#define VPU_REGISTER_VF20 20
#define VPU_REGISTER_VF21 21
#define VPU_REGISTER_VF22 22
#define VPU_REGISTER_VF23 23
#define VPU_REGISTER_VF24 24
#define VPU_REGISTER_VF25 25
#define VPU_REGISTER_VF26 26
#define VPU_REGISTER_VF27 27
#define VPU_REGISTER_VF28 28
#define VPU_REGISTER_VF29 29
#define VPU_REGISTER_VF30 30
#define VPU_REGISTER_VF31 31
#define VPU_REGISTER_ACCUMULATOR 32

#define VPU_REGISTER_VI00 0
#define VPU_REGISTER_VI01 1
#define VPU_REGISTER_VI02 2
#define VPU_REGISTER_VI03 3
#define VPU_REGISTER_VI04 4
#define VPU_REGISTER_VI05 5
#define VPU_REGISTER_VI06 6
#define VPU_REGISTER_VI07 7
#define VPU_REGISTER_VI08 8
#define VPU_REGISTER_VI09 9
#define VPU_REGISTER_VI10 10
#define VPU_REGISTER_VI11 11
#define VPU_REGISTER_VI12 12
#define VPU_REGISTER_VI13 13
#define VPU_REGISTER_VI14 14
