<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\impl\gwsynthesis\gowin_empu_m1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\src\gowin_empu_m1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\gowin_projects\gowin_empu_m1_primer20K\src\gowin_empu_m1.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 13 00:23:56 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>42029</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>21658</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>47</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2084</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>JTAG_9</td>
<td>Base</td>
<td>200.000</td>
<td>5.000
<td>0.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td>JTAG_9 </td>
</tr>
<tr>
<td>HCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>HCLK_ibuf/I </td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/RGMII_RXC_ibuf/I </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q </td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.667
<td>0.000</td>
<td>12.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>your_instance_name/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>HCLK_ibuf/I</td>
<td>HCLK</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>JTAG_9</td>
<td>5.000(MHz)</td>
<td>109.084(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>RGMII_RXC</td>
<td>100.000(MHz)</td>
<td>133.750(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>100.000(MHz)</td>
<td>128.137(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>100.000(MHz)</td>
<td>385.749(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>125.000(MHz)</td>
<td style="color: #FF0000;">112.043(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">58.134(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>145.401(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>3.000(MHz)</td>
<td>178.852(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of HCLK!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src!</h4>
<h4>No timing paths to get frequency of u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>JTAG_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>JTAG_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>RGMII_RXC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-3.081</td>
<td>9</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2737.775</td>
<td>1781</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.845</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>11.379</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.845</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>11.379</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.241</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>10.775</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.078</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
<td>5.000</td>
<td>0.396</td>
<td>10.613</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.749</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.860</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.689</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.654</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.596</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.561</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.432</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.543</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.420</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.531</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.408</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.519</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.326</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.437</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.306</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.417</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.291</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.402</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.291</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.402</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.288</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.399</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.285</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.396</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.261</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.372</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.254</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/D</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.365</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.229</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.194</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.224</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.189</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.212</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.177</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.132</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.097</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.114</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.225</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.114</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.225</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.114</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0/CE</td>
<td>JTAG_9:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.819</td>
<td>14.225</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.789</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.110</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.627</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
<td>0.000</td>
<td>-0.873</td>
<td>0.292</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.564</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
<td>0.000</td>
<td>-0.884</td>
<td>0.366</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.386</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.278</td>
<td>0.938</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.265</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/I0</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
<td>0.000</td>
<td>-0.565</td>
<td>0.346</td>
</tr>
<tr>
<td>6</td>
<td>0.091</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.560</td>
</tr>
<tr>
<td>7</td>
<td>0.124</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.564</td>
</tr>
<tr>
<td>8</td>
<td>0.129</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.569</td>
</tr>
<tr>
<td>9</td>
<td>0.216</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.685</td>
</tr>
<tr>
<td>10</td>
<td>0.225</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[6]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>11</td>
<td>0.241</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.245</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.714</td>
</tr>
<tr>
<td>13</td>
<td>0.245</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.246</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.686</td>
</tr>
<tr>
<td>15</td>
<td>0.250</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.690</td>
</tr>
<tr>
<td>16</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>17</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>18</td>
<td>0.261</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.701</td>
</tr>
<tr>
<td>19</td>
<td>0.263</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.702</td>
</tr>
<tr>
<td>20</td>
<td>0.265</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.705</td>
</tr>
<tr>
<td>21</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>22</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>23</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>24</td>
<td>0.272</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/D</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>25</td>
<td>0.274</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0/D</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.394</td>
<td>0.713</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/PRESET</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.055</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.000</td>
<td>0.000</td>
<td>3.985</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.240</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[F]</td>
<td>0.000</td>
<td>-0.638</td>
<td>0.925</td>
</tr>
<tr>
<td>2</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>3</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>4</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>5</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>6</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>7</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>8</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>9</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>10</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>11</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>12</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>13</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>14</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>15</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>16</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>17</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>18</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>19</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>20</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>21</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>22</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>23</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>24</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
<tr>
<td>25</td>
<td>0.456</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLEAR</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>JTAG_9:[R]</td>
<td>0.000</td>
<td>-0.423</td>
<td>0.925</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.923</td>
<td>3.923</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I2</td>
</tr>
<tr>
<td>3.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.102</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.207</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/SUM</td>
</tr>
<tr>
<td>7.951</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/I0</td>
</tr>
<tr>
<td>8.506</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C50[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/F</td>
</tr>
<tr>
<td>9.333</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/S0</td>
</tr>
<tr>
<td>9.584</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/O</td>
</tr>
<tr>
<td>9.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C52[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>10.341</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>10.975</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>11.524</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>11.525</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>11.978</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C53[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>12.167</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/I0</td>
</tr>
<tr>
<td>12.716</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n366_s2/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.280, 46.401%; route: 5.867, 51.560%; tC2Q: 0.232, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I2</td>
</tr>
<tr>
<td>3.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.102</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.207</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/SUM</td>
</tr>
<tr>
<td>7.951</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/I0</td>
</tr>
<tr>
<td>8.506</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C50[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/F</td>
</tr>
<tr>
<td>9.333</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/S0</td>
</tr>
<tr>
<td>9.584</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C52[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s30/O</td>
</tr>
<tr>
<td>9.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/I0</td>
</tr>
<tr>
<td>9.687</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C52[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1251_s29/O</td>
</tr>
<tr>
<td>10.341</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/I1</td>
</tr>
<tr>
<td>10.803</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s7/F</td>
</tr>
<tr>
<td>10.975</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/I1</td>
</tr>
<tr>
<td>11.524</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s3/F</td>
</tr>
<tr>
<td>11.525</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/I0</td>
</tr>
<tr>
<td>11.978</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C53[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s8/F</td>
</tr>
<tr>
<td>12.167</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/I0</td>
</tr>
<tr>
<td>12.716</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n363_s0/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.280, 46.401%; route: 5.867, 51.560%; tC2Q: 0.232, 2.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I2</td>
</tr>
<tr>
<td>3.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.102</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.207</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/SUM</td>
</tr>
<tr>
<td>7.951</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/I0</td>
</tr>
<tr>
<td>8.506</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C50[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/F</td>
</tr>
<tr>
<td>9.431</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s14/S0</td>
</tr>
<tr>
<td>9.682</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C53[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s14/O</td>
</tr>
<tr>
<td>9.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C53[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s13/I0</td>
</tr>
<tr>
<td>9.785</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C53[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1239_s13/O</td>
</tr>
<tr>
<td>10.681</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/I1</td>
</tr>
<tr>
<td>11.052</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C53[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n361_s1/F</td>
</tr>
<tr>
<td>12.112</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C54[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.638, 33.764%; route: 6.905, 64.083%; tC2Q: 0.232, 2.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.769</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/I2</td>
</tr>
<tr>
<td>3.324</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C48[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_regif/reg_rd_a_Z_s3/F</td>
</tr>
<tr>
<td>4.102</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C48[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/I3</td>
</tr>
<tr>
<td>4.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R8C48[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_4_s6/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/I1</td>
</tr>
<tr>
<td>5.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C49[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s7/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/I1</td>
</tr>
<tr>
<td>6.207</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_word_len_3_s5/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/I0</td>
</tr>
<tr>
<td>7.296</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C49[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1229_s/SUM</td>
</tr>
<tr>
<td>7.951</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C50[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/I0</td>
</tr>
<tr>
<td>8.506</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C50[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/tx_ptr_3_s0/F</td>
</tr>
<tr>
<td>9.355</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C55[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s14/S0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C55[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s14/O</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/I0</td>
</tr>
<tr>
<td>9.709</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C55[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n1238_s13/O</td>
</tr>
<tr>
<td>10.556</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/I1</td>
</tr>
<tr>
<td>11.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C53[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n360_s1/F</td>
</tr>
<tr>
<td>11.949</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R22C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n344_s2/F</td>
</tr>
<tr>
<td>5.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2/CLK</td>
</tr>
<tr>
<td>5.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
<tr>
<td>5.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_out_slv_r_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.396</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.822, 36.014%; route: 6.559, 61.800%; tC2Q: 0.232, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.985</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C18[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s6/I2</td>
</tr>
<tr>
<td>15.555</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C18[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_1_s6/F</td>
</tr>
<tr>
<td>15.558</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s4/I1</td>
</tr>
<tr>
<td>16.113</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C18[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s4/F</td>
</tr>
<tr>
<td>16.554</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_0_s12/I0</td>
</tr>
<tr>
<td>17.016</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBnext_0_s12/F</td>
</tr>
<tr>
<td>17.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/APBcurr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.935, 46.667%; route: 7.693, 51.772%; tC2Q: 0.232, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>2.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>3.999</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.721</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.276</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.715</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.168</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.421</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.209</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>9.777</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.294</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.691</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.246</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.668</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s11/I2</td>
</tr>
<tr>
<td>12.185</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s11/F</td>
</tr>
<tr>
<td>13.953</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s9/I2</td>
</tr>
<tr>
<td>14.502</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R38C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextState_0_s9/F</td>
</tr>
<tr>
<td>14.504</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDataEn_s0/I0</td>
</tr>
<tr>
<td>14.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>69</td>
<td>R38C19[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDataEn_s0/F</td>
</tr>
<tr>
<td>16.991</td>
<td>2.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HTRANSM_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.716, 36.514%; route: 9.706, 62.004%; tC2Q: 0.232, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>207</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/Q</td>
</tr>
<tr>
<td>5.185</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/n211_s2/I0</td>
</tr>
<tr>
<td>5.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/n211_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C51[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/n939_s23/I2</td>
</tr>
<tr>
<td>7.748</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C51[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/n939_s23/F</td>
</tr>
<tr>
<td>8.541</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/n595_s2/I3</td>
</tr>
<tr>
<td>8.912</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/n595_s2/F</td>
</tr>
<tr>
<td>10.119</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s16/I3</td>
</tr>
<tr>
<td>10.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s16/F</td>
</tr>
<tr>
<td>11.146</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s11/I2</td>
</tr>
<tr>
<td>11.701</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s11/F</td>
</tr>
<tr>
<td>12.628</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s10/I0</td>
</tr>
<tr>
<td>13.145</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s10/F</td>
</tr>
<tr>
<td>14.238</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s5/I3</td>
</tr>
<tr>
<td>14.691</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s5/F</td>
</tr>
<tr>
<td>15.375</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s1/I3</td>
</tr>
<tr>
<td>15.828</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C39[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s1/F</td>
</tr>
<tr>
<td>16.435</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0/I2</td>
</tr>
<tr>
<td>16.897</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0/F</td>
</tr>
<tr>
<td>16.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 27.338%; route: 11.075, 71.171%; tC2Q: 0.232, 1.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>16.150</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s0/I3</td>
</tr>
<tr>
<td>16.699</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C14[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_10_s0/F</td>
</tr>
<tr>
<td>16.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.350, 43.661%; route: 7.961, 54.744%; tC2Q: 0.232, 1.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>16.117</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_7_s0/I3</td>
</tr>
<tr>
<td>16.687</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_7_s0/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C14[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.371, 43.841%; route: 7.928, 54.562%; tC2Q: 0.232, 1.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>16.126</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C17[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_1_s0/I3</td>
</tr>
<tr>
<td>16.675</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C17[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_1_s0/F</td>
</tr>
<tr>
<td>16.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C17[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.350, 43.733%; route: 7.937, 54.669%; tC2Q: 0.232, 1.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.593</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 52.660%; route: 6.602, 45.733%; tC2Q: 0.232, 1.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_3_s0/I0</td>
</tr>
<tr>
<td>16.573</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_3_s0/F</td>
</tr>
<tr>
<td>16.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.350, 44.042%; route: 7.836, 54.349%; tC2Q: 0.232, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 52.788%; route: 6.567, 45.601%; tC2Q: 0.232, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.558</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 52.788%; route: 6.567, 45.601%; tC2Q: 0.232, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>15.985</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_9_s0/I0</td>
</tr>
<tr>
<td>16.555</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_9_s0/F</td>
</tr>
<tr>
<td>16.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.371, 44.244%; route: 7.796, 54.145%; tC2Q: 0.232, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 52.810%; route: 6.561, 45.579%; tC2Q: 0.232, 1.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>15.979</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_4_s0/I3</td>
</tr>
<tr>
<td>16.528</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C14[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_4_s0/F</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C14[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C14[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.350, 44.180%; route: 7.791, 54.206%; tC2Q: 0.232, 1.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/ApSel_1_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/I0</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s6/F</td>
</tr>
<tr>
<td>3.785</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/I2</td>
</tr>
<tr>
<td>4.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s4/F</td>
</tr>
<tr>
<td>5.389</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/I2</td>
</tr>
<tr>
<td>5.760</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R49C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbCtlEn_s2/F</td>
</tr>
<tr>
<td>6.795</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/I1</td>
</tr>
<tr>
<td>7.312</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C18[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_dapdecmux/DAPRDATA_Z_16_s0/F</td>
</tr>
<tr>
<td>8.272</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C15[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n131_s0/COUT</td>
</tr>
<tr>
<td>8.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/CIN</td>
</tr>
<tr>
<td>8.877</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n132_s0/COUT</td>
</tr>
<tr>
<td>8.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/CIN</td>
</tr>
<tr>
<td>8.912</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n133_s0/COUT</td>
</tr>
<tr>
<td>8.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/CIN</td>
</tr>
<tr>
<td>8.947</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n134_s0/COUT</td>
</tr>
<tr>
<td>8.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C15[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/CIN</td>
</tr>
<tr>
<td>8.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C15[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n135_s0/COUT</td>
</tr>
<tr>
<td>8.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/CIN</td>
</tr>
<tr>
<td>9.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n136_s0/COUT</td>
</tr>
<tr>
<td>9.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/CIN</td>
</tr>
<tr>
<td>9.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n137_s0/COUT</td>
</tr>
<tr>
<td>9.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C16[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/CIN</td>
</tr>
<tr>
<td>9.088</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C16[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n138_s0/COUT</td>
</tr>
<tr>
<td>9.971</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/I0</td>
</tr>
<tr>
<td>10.526</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Cmplane_2_s2/F</td>
</tr>
<tr>
<td>10.773</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R54C15[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C15[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n153_s0/COUT</td>
</tr>
<tr>
<td>11.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/CIN</td>
</tr>
<tr>
<td>11.358</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R54C15[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/n154_s0/COUT</td>
</tr>
<tr>
<td>12.516</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s4/F</td>
</tr>
<tr>
<td>13.739</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/I1</td>
</tr>
<tr>
<td>14.110</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C17[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s3/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/I3</td>
</tr>
<tr>
<td>14.567</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C17[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntEn_s2/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/I2</td>
</tr>
<tr>
<td>15.444</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R54C18[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_11_s3/F</td>
</tr>
<tr>
<td>16.150</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C14[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_5_s0/I3</td>
</tr>
<tr>
<td>16.521</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C14[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/BuscntD_5_s0/F</td>
</tr>
<tr>
<td>16.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C14[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C14[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.172, 42.963%; route: 7.961, 55.422%; tC2Q: 0.232, 1.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>207</td>
<td>R11C42[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0/Q</td>
</tr>
<tr>
<td>5.185</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/n211_s2/I0</td>
</tr>
<tr>
<td>5.740</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_apb2_i2c/n211_s2/F</td>
</tr>
<tr>
<td>7.231</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C51[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/n939_s23/I2</td>
</tr>
<tr>
<td>7.748</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R22C51[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/n939_s23/F</td>
</tr>
<tr>
<td>8.541</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/n595_s2/I3</td>
</tr>
<tr>
<td>8.912</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/n595_s2/F</td>
</tr>
<tr>
<td>10.119</td>
<td>1.208</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s18/I3</td>
</tr>
<tr>
<td>10.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C45[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s18/F</td>
</tr>
<tr>
<td>11.098</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s11/I0</td>
</tr>
<tr>
<td>11.653</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s11/F</td>
</tr>
<tr>
<td>12.551</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s8/I0</td>
</tr>
<tr>
<td>13.068</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s8/F</td>
</tr>
<tr>
<td>13.753</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s5/I3</td>
</tr>
<tr>
<td>14.270</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s5/F</td>
</tr>
<tr>
<td>14.788</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s1/I3</td>
</tr>
<tr>
<td>15.305</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C38[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s1/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0/I3</td>
</tr>
<tr>
<td>16.530</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0/F</td>
</tr>
<tr>
<td>16.530</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.490, 29.552%; route: 10.472, 68.921%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C55[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19/I0</td>
</tr>
<tr>
<td>3.200</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20/CIN</td>
</tr>
<tr>
<td>3.235</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20/COUT</td>
</tr>
<tr>
<td>3.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21/CIN</td>
</tr>
<tr>
<td>3.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C54[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21/COUT</td>
</tr>
<tr>
<td>3.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C55[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22/CIN</td>
</tr>
<tr>
<td>3.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C55[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22/COUT</td>
</tr>
<tr>
<td>4.423</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C55[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4/F</td>
</tr>
<tr>
<td>5.062</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s13/I3</td>
</tr>
<tr>
<td>5.515</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C54[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s13/F</td>
</tr>
<tr>
<td>6.428</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s12/I1</td>
</tr>
<tr>
<td>6.945</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>7.367</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s8/I3</td>
</tr>
<tr>
<td>7.820</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C53[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s8/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_Z_s/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R18C54[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_Z_s/F</td>
</tr>
<tr>
<td>9.721</td>
<td>1.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s14/I1</td>
</tr>
<tr>
<td>10.291</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C45[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s14/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/I0</td>
</tr>
<tr>
<td>10.847</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C45[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s5/F</td>
</tr>
<tr>
<td>11.507</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C48[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/I3</td>
</tr>
<tr>
<td>12.024</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C48[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_1_s1/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1/I0</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R8C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_0_s1/F</td>
</tr>
<tr>
<td>14.094</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/I3</td>
</tr>
<tr>
<td>14.547</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C54[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/F</td>
</tr>
<tr>
<td>14.965</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n329_s0/I0</td>
</tr>
<tr>
<td>15.482</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C55[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n329_s0/COUT</td>
</tr>
<tr>
<td>15.956</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2/I2</td>
</tr>
<tr>
<td>16.526</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/n332_s2/F</td>
</tr>
<tr>
<td>16.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.648, 43.765%; route: 8.310, 54.708%; tC2Q: 0.232, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C55[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_3_s1/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19/I0</td>
</tr>
<tr>
<td>3.200</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C54[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s19/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20/CIN</td>
</tr>
<tr>
<td>3.235</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s20/COUT</td>
</tr>
<tr>
<td>3.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C54[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21/CIN</td>
</tr>
<tr>
<td>3.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C54[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s21/COUT</td>
</tr>
<tr>
<td>3.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C55[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22/CIN</td>
</tr>
<tr>
<td>3.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C55[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/n148_s22/COUT</td>
</tr>
<tr>
<td>4.423</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R20C55[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/period_cnt_r_7_s4/F</td>
</tr>
<tr>
<td>5.062</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s13/I3</td>
</tr>
<tr>
<td>5.515</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C54[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s13/F</td>
</tr>
<tr>
<td>6.428</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s12/I1</td>
</tr>
<tr>
<td>6.945</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C54[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s12/F</td>
</tr>
<tr>
<td>7.367</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s8/I3</td>
</tr>
<tr>
<td>7.820</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R18C53[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_ns_2_s8/F</td>
</tr>
<tr>
<td>8.077</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C54[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_Z_s/I2</td>
</tr>
<tr>
<td>8.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R18C54[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_spiif/spi_txdata_rd_Z_s/F</td>
</tr>
<tr>
<td>9.638</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s4/I1</td>
</tr>
<tr>
<td>10.155</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C45[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s4/F</td>
</tr>
<tr>
<td>10.590</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_2_s2/I0</td>
</tr>
<tr>
<td>10.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C46[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_2_s2/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_2_s1/I0</td>
</tr>
<tr>
<td>12.181</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C45[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/ctrl_ns_2_s1/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/I1</td>
</tr>
<tr>
<td>13.187</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C46[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>13.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C46[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>13.222</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R6C46[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>13.885</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/I3</td>
</tr>
<tr>
<td>14.256</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C47[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s11/F</td>
</tr>
<tr>
<td>14.426</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>14.879</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C47[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>15.314</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C49[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>15.776</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R4C49[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>16.514</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.245, 41.145%; route: 8.701, 57.326%; tC2Q: 0.232, 1.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/CLK</td>
</tr>
<tr>
<td>1.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R18C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_reg/spi_master_r_s1/Q</td>
</tr>
<tr>
<td>2.579</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/I2</td>
</tr>
<tr>
<td>2.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R5C52[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_arbiter/arb_sel_ahb_s0/F</td>
</tr>
<tr>
<td>3.999</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/I2</td>
</tr>
<tr>
<td>4.548</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s16/F</td>
</tr>
<tr>
<td>4.721</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/I3</td>
</tr>
<tr>
<td>5.276</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C45[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_spi1/u_spi_ahbif_ctrl/ahb_ns_1_s14/F</td>
</tr>
<tr>
<td>5.715</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/I0</td>
</tr>
<tr>
<td>6.168</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C44[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/I1</td>
</tr>
<tr>
<td>7.112</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7/F</td>
</tr>
<tr>
<td>7.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/I1</td>
</tr>
<tr>
<td>7.215</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2/O</td>
</tr>
<tr>
<td>7.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/I0</td>
</tr>
<tr>
<td>7.318</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0/O</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/I0</td>
</tr>
<tr>
<td>7.421</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s/O</td>
</tr>
<tr>
<td>9.209</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/I1</td>
</tr>
<tr>
<td>9.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s/F</td>
</tr>
<tr>
<td>9.777</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/I1</td>
</tr>
<tr>
<td>10.294</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s2/F</td>
</tr>
<tr>
<td>10.691</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/I1</td>
</tr>
<tr>
<td>11.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/nxt_hresp_hold_s1/F</td>
</tr>
<tr>
<td>11.439</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/I1</td>
</tr>
<tr>
<td>11.956</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C5[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_matrix/u_matrix_dbg/hready_dap_Z_s/F</td>
</tr>
<tr>
<td>13.742</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/I3</td>
</tr>
<tr>
<td>14.259</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R39C19[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/AhbTrDoneEn_s0/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/I2</td>
</tr>
<tr>
<td>15.056</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C18[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_31_s5/F</td>
</tr>
<tr>
<td>15.885</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_28_s3/I2</td>
</tr>
<tr>
<td>16.434</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/NextRdData_28_s3/F</td>
</tr>
<tr>
<td>16.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.166, 40.843%; route: 8.699, 57.620%; tC2Q: 0.232, 1.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.381</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 53.445%; route: 6.390, 44.924%; tC2Q: 0.232, 1.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.381</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C21[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 53.445%; route: 6.390, 44.924%; tC2Q: 0.232, 1.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C13[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R50C13[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/State_cdc_check_0_s0/Q</td>
</tr>
<tr>
<td>3.283</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/I0</td>
</tr>
<tr>
<td>3.736</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R50C14[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s1/F</td>
</tr>
<tr>
<td>3.753</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/I1</td>
</tr>
<tr>
<td>4.206</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R50C14[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwjWatcher/iDBGDI_s0/F</td>
</tr>
<tr>
<td>5.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/I2</td>
</tr>
<tr>
<td>5.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R49C20[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/BdSel_s2/F</td>
</tr>
<tr>
<td>5.917</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/I3</td>
</tr>
<tr>
<td>6.472</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C22[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_0_s4/F</td>
</tr>
<tr>
<td>6.899</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapSlvErr_s5/F</td>
</tr>
<tr>
<td>8.021</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/I3</td>
</tr>
<tr>
<td>8.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s4/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/I0</td>
</tr>
<tr>
<td>8.946</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R42C21[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbTrReq_s5/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/I0</td>
</tr>
<tr>
<td>9.689</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s22/F</td>
</tr>
<tr>
<td>9.863</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C22[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextState_1_s21/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n364_s0/COUT</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/CIN</td>
</tr>
<tr>
<td>11.212</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n365_s0/COUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/CIN</td>
</tr>
<tr>
<td>11.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n366_s0/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s2/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/I1</td>
</tr>
<tr>
<td>13.134</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/n527_s1/F</td>
</tr>
<tr>
<td>14.008</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C22[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/I0</td>
</tr>
<tr>
<td>14.525</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C22[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/PackCtr_1_s4/F</td>
</tr>
<tr>
<td>14.947</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/I1</td>
</tr>
<tr>
<td>15.496</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s3/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[3][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/I2</td>
</tr>
<tr>
<td>16.046</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R44C23[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaWrEn_s0/F</td>
</tr>
<tr>
<td>16.381</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0</td>
</tr>
<tr>
<td>11.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C23[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 31.655%; route: 1.474, 68.345%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.602, 53.445%; route: 6.390, 44.924%; tC2Q: 0.232, 1.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/I0</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n118_s2/F</td>
</tr>
<tr>
<td>1000.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1001.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1002.110</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/CLK</td>
</tr>
<tr>
<td>1002.145</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
<tr>
<td>1002.156</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.110</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/I0</td>
</tr>
<tr>
<td>0.292</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n14_s2/F</td>
</tr>
<tr>
<td>0.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q</td>
</tr>
<tr>
<td>0.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/CLK</td>
</tr>
<tr>
<td>0.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
<tr>
<td>0.919</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 99.164%; route: 0.000, 0.000%; tC2Q: 0.002, 0.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.873, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>98</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/I0</td>
</tr>
<tr>
<td>0.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n20_s2/F</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R31C29[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_4_s0/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0/CLK</td>
</tr>
<tr>
<td>0.919</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
<tr>
<td>0.930</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.884</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C41[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/sync_stage1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.938, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/I0</td>
</tr>
<tr>
<td>0.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/n8_s2/F</td>
</tr>
<tr>
<td>0.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rnd_src</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rosc_i/u_entropy/out_s0/Q</td>
</tr>
<tr>
<td>0.565</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0/CLK</td>
</tr>
<tr>
<td>0.600</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
<tr>
<td>0.611</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_trng/rng_engine_i/rng_top_i/trng_top_i/trng_sync_i/rnd_src_div_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.565, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C18[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R53C18[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_3_s0/Q</td>
</tr>
<tr>
<td>201.605</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_3_s0/I1</td>
</tr>
<tr>
<td>201.837</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_3_s0/F</td>
</tr>
<tr>
<td>201.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.453%; route: 0.126, 22.454%; tC2Q: 0.202, 36.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R50C55[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_28_s0/Q</td>
</tr>
<tr>
<td>1.448</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.362, 64.177%; tC2Q: 0.202, 35.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R50C55[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_26_s0/Q</td>
</tr>
<tr>
<td>1.453</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.478%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C16[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R52C16[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_16_s0/Q</td>
</tr>
<tr>
<td>201.962</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.483, 70.497%; tC2Q: 0.202, 29.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_5_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.396</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.325%; tC2Q: 0.201, 58.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C16[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R54C16[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_2_s0/Q</td>
</tr>
<tr>
<td>201.756</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_2_s0/I1</td>
</tr>
<tr>
<td>201.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TrncntD_2_s0/F</td>
</tr>
<tr>
<td>201.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C20[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Trncnt_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.669%; route: 0.276, 38.886%; tC2Q: 0.202, 28.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C18[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R50C18[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_5_s0/Q</td>
</tr>
<tr>
<td>201.992</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.697%; tC2Q: 0.202, 28.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C16[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R49C16[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_23_s0/Q</td>
</tr>
<tr>
<td>201.992</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C6[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpProtocol/RetryReg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 71.697%; tC2Q: 0.202, 28.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C55[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R54C55[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_16_s0/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C53[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.549%; tC2Q: 0.202, 29.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R51C54[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_12_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.488, 70.719%; tC2Q: 0.202, 29.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R50C55[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_27_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R51C55[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_29_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C53[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R49C54[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_30_s0/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C52[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.499, 71.186%; tC2Q: 0.202, 28.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R51C54[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_11_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 71.236%; tC2Q: 0.202, 28.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C54[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C54[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_23_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C53[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 71.334%; tC2Q: 0.202, 28.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_initSD/initError_0_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDInitErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C49[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_0_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C55[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_readWriteSDBlock/readError_1_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C55[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C55[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/SDReadErrorSTB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/CLK</td>
</tr>
<tr>
<td>101.479</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxDataSTB_5_s0/Q</td>
</tr>
<tr>
<td>101.596</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>367</td>
<td>PLL_L[1]</td>
<td>u_Gowin_rPLL_2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0/CLK</td>
</tr>
<tr>
<td>101.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
<tr>
<td>101.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_sdCard/u_ctrlStsRegBI/spiDirectAccessTxData_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>33</td>
<td>R29C26[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/rtc_1hz_clk_s1/Q</td>
</tr>
<tr>
<td>0.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/CLK</td>
</tr>
<tr>
<td>1.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R52C55[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcCounter/Count_5_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0</td>
</tr>
<tr>
<td>1.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C51[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_rtc/uRtcSynctoPCLK/CountSync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 71.675%; tC2Q: 0.202, 28.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>31.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>31.569</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>33.139</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/I0</td>
</tr>
<tr>
<td>33.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4272</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>32.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>33.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>290</td>
<td>PLL_L[0]</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.337</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0/CLK</td>
</tr>
<tr>
<td>33.302</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
<tr>
<td>33.267</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.928%; route: 3.198, 80.250%; tC2Q: 0.232, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>101.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>101.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>101.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>101.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>102.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>100.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>101.916</td>
<td>1.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1/CLK</td>
</tr>
<tr>
<td>101.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
<tr>
<td>101.962</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/TDOi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 35.362%; route: 1.238, 64.638%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C12[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C24[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C24[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPSwDpSync/uSyncBusAck/sync2_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C9[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busreq_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C7[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C7[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C12[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C10[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPDpIMux/Busabort_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C24[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Optr_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C24[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Busreqi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Iptr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Transapdp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C23[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickyerr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C23[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Stickycmp_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/APdir_cdc_check_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C19[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C18[2][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/DPaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C21[0][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C21[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C19[1][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>201.747</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>JTAG_9:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5621</td>
<td>PLL_R[0]</td>
<td>your_instance_name/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_Gowin_EMPU_M1_Top/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>201.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1008</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>202.202</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>JTAG_9</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>324</td>
<td>IOL15[A]</td>
<td>u_Gowin_EMPU_M1_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>201.701</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0/CLK</td>
</tr>
<tr>
<td>201.736</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
<tr>
<td>201.747</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[2][B]</td>
<td>u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1DbgIntegration_inst/u_swj_dp/uDAPJtagDpProtocol/Buswdatai_cdc_check_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.151%; tC2Q: 0.202, 21.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 39.717%; route: 1.025, 60.283%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_send_en_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_frm_lgt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/eth_tx_fail_late_col_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_eth_mac_wrapper/u_eth_mac_tx_wrapper/retransmit_gap_cnt_4_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_if_block/u_rgmii_tx_if/gmii_txd_int_6_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_ready_o_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/lfsr_o_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.923</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.094</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.355</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_rPLL_1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_mac/u_triple_speed_mac/u_mac_tx_ctrl/c_state_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5621</td>
<td>MCU_CLK</td>
<td>-6.845</td>
<td>0.427</td>
</tr>
<tr>
<td>4272</td>
<td>n929_6</td>
<td>-2.055</td>
<td>1.628</td>
</tr>
<tr>
<td>1008</td>
<td>dbgRstGen</td>
<td>7.939</td>
<td>1.317</td>
</tr>
<tr>
<td>654</td>
<td>RGMII_RXC_d</td>
<td>-0.558</td>
<td>1.211</td>
</tr>
<tr>
<td>572</td>
<td>n575_5</td>
<td>4.622</td>
<td>2.986</td>
</tr>
<tr>
<td>367</td>
<td>SD_SPICLK</td>
<td>1.557</td>
<td>0.261</td>
</tr>
<tr>
<td>324</td>
<td>JTAG_9_1</td>
<td>-5.749</td>
<td>1.830</td>
</tr>
<tr>
<td>290</td>
<td>GTX_CLK</td>
<td>-1.047</td>
<td>0.261</td>
</tr>
<tr>
<td>286</td>
<td>rstSyncToSpiClk</td>
<td>30.158</td>
<td>2.346</td>
</tr>
<tr>
<td>255</td>
<td>rnd_src_en_Z</td>
<td>3.090</td>
<td>3.525</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C13</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C38</td>
<td>94.44%</td>
</tr>
<tr>
<td>R15C46</td>
<td>94.44%</td>
</tr>
<tr>
<td>R16C50</td>
<td>94.44%</td>
</tr>
<tr>
<td>R11C38</td>
<td>94.44%</td>
</tr>
<tr>
<td>R12C38</td>
<td>94.44%</td>
</tr>
<tr>
<td>R38C45</td>
<td>94.44%</td>
</tr>
<tr>
<td>R40C47</td>
<td>94.44%</td>
</tr>
<tr>
<td>R16C38</td>
<td>93.06%</td>
</tr>
<tr>
<td>R15C30</td>
<td>93.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name JTAG_9 -period 200 -waveform {0 100} [get_ports {JTAG_9}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
