[INF:CM0023] Creating log file ../../build/regression/StructVar/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "dut1".

[WRN:PA0205] dut.sv:34:1: No timescale set for "dut2".

[WRN:PA0205] dut.sv:47:1: No timescale set for "prim_generic_ram_1".

[WRN:PA0205] dut.sv:69:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut1".

[INF:CP0303] dut.sv:34:1: Compile module "work@dut2".

[INF:CP0303] dut.sv:47:1: Compile module "work@prim_generic_ram_1".

[INF:CP0303] dut.sv:69:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:59:2: Compile generate block "work@test.u3.g_pmp_csrs[0]".

[INF:CP0335] dut.sv:59:2: Compile generate block "work@test.u3.g_pmp_csrs[1]".

[NTE:EL0503] dut.sv:69:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StructVar/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StructVar/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StructVar/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@dut1
  |vpiTypedef:
  \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:intf
    |vpiInstance:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiTypespecMember:
    \_typespec_member: (addr), line:14:22, endln:14:26, parent:intf
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
      |vpiName:addr
      |vpiTypespec:
      \_logic_typespec: , line:14:6, endln:14:11
        |vpiRange:
        \_range: , line:14:15, endln:14:18, parent:intf
          |vpiParent:
          \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
          |vpiLeftRange:
          \_constant: , line:14:15, endln:14:16
            |vpiParent:
            \_range: , line:14:15, endln:14:18, parent:intf
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:14:15, endln:14:18, parent:intf
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:14:17, endln:14:18
            |vpiParent:
            \_range: , line:14:15, endln:14:18, parent:intf
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:14:15, endln:14:18, parent:intf
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:14
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:14
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (data), line:15:22, endln:15:26, parent:intf
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
      |vpiName:data
      |vpiTypespec:
      \_logic_typespec: , line:15:6, endln:15:11
        |vpiRange:
        \_range: , line:15:15, endln:15:18, parent:intf
          |vpiParent:
          \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
          |vpiLeftRange:
          \_constant: , line:15:15, endln:15:16
            |vpiParent:
            \_range: , line:15:15, endln:15:18, parent:intf
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:15:15, endln:15:18, parent:intf
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:17, endln:15:18
            |vpiParent:
            \_range: , line:15:15, endln:15:18, parent:intf
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:15:15, endln:15:18, parent:intf
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:15
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:15
      |vpiRefEndColumnNo:19
    |vpiTypespecMember:
    \_typespec_member: (wr), line:16:22, endln:16:24, parent:intf
      |vpiParent:
      \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
      |vpiName:wr
      |vpiTypespec:
      \_logic_typespec: , line:16:6, endln:16:11
      |vpiRefFile:dut.sv
      |vpiRefLineNo:16
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:16
      |vpiRefEndColumnNo:11
  |vpiTypedef:
  \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:mem_s
    |vpiInstance:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:4:20, endln:4:24, parent:mem_s
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
      |vpiName:addr
      |vpiTypespec:
      \_bit_typespec: , line:4:6, endln:4:9
        |vpiRange:
        \_range: , line:4:13, endln:4:16, parent:mem_s
          |vpiParent:
          \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
          |vpiLeftRange:
          \_constant: , line:4:13, endln:4:14
            |vpiParent:
            \_range: , line:4:13, endln:4:16, parent:mem_s
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:4:13, endln:4:16, parent:mem_s
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:15, endln:4:16
            |vpiParent:
            \_range: , line:4:13, endln:4:16, parent:mem_s
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:4:13, endln:4:16, parent:mem_s
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (data), line:5:20, endln:5:24, parent:mem_s
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
      |vpiName:data
      |vpiTypespec:
      \_bit_typespec: , line:5:6, endln:5:9
        |vpiRange:
        \_range: , line:5:13, endln:5:16, parent:mem_s
          |vpiParent:
          \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
          |vpiLeftRange:
          \_constant: , line:5:13, endln:5:14
            |vpiParent:
            \_range: , line:5:13, endln:5:16, parent:mem_s
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:5:13, endln:5:16, parent:mem_s
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:15, endln:5:16
            |vpiParent:
            \_range: , line:5:13, endln:5:16, parent:mem_s
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:5:13, endln:5:16, parent:mem_s
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (wr), line:6:20, endln:6:22, parent:mem_s
      |vpiParent:
      \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
      |vpiName:wr
      |vpiTypespec:
      \_bit_typespec: , line:6:6, endln:6:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:9
  |vpiParent:
  \_design: (work@test)
  |vpiDefName:work@dut1
  |vpiNet:
  \_logic_net: (work@dut1.mem1), line:9:9, endln:9:13, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:mem1
    |vpiFullName:work@dut1.mem1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.mem2), line:11:9, endln:11:13, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:mem2
    |vpiFullName:work@dut1.mem2
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.intf1), line:19:13, endln:19:18, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:intf1
    |vpiFullName:work@dut1.intf1
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.intf2), line:21:13, endln:21:18, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:intf2
    |vpiFullName:work@dut1.intf2
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.intf3), line:22:13, endln:22:18, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:intf3
    |vpiFullName:work@dut1.intf3
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.csr_pmp_addr), line:26:16, endln:26:28, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:csr_pmp_addr
    |vpiFullName:work@dut1.csr_pmp_addr
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.pmp_req_err), line:27:16, endln:27:27, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:pmp_req_err
    |vpiFullName:work@dut1.pmp_req_err
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut1.pmp_req_err1), line:28:16, endln:28:28, parent:work@dut1
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiName:pmp_req_err1
    |vpiFullName:work@dut1.pmp_req_err1
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
    |vpiParent:
    \_module: work@dut1 (work@dut1) dut.sv:1:1: , endln:31:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@dut2
  |vpiTypedef:
  \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiName:mem_s
    |vpiInstance:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (addr), line:37:20, endln:37:24, parent:mem_s
      |vpiParent:
      \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
      |vpiName:addr
      |vpiTypespec:
      \_bit_typespec: , line:37:6, endln:37:9
        |vpiRange:
        \_range: , line:37:13, endln:37:16, parent:mem_s
          |vpiParent:
          \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
          |vpiLeftRange:
          \_constant: , line:37:13, endln:37:14
            |vpiParent:
            \_range: , line:37:13, endln:37:16, parent:mem_s
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:37:13, endln:37:16, parent:mem_s
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:37:15, endln:37:16
            |vpiParent:
            \_range: , line:37:13, endln:37:16, parent:mem_s
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:37:13, endln:37:16, parent:mem_s
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:37
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:37
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (data), line:38:20, endln:38:24, parent:mem_s
      |vpiParent:
      \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
      |vpiName:data
      |vpiTypespec:
      \_bit_typespec: , line:38:6, endln:38:9
        |vpiRange:
        \_range: , line:38:13, endln:38:16, parent:mem_s
          |vpiParent:
          \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
          |vpiLeftRange:
          \_constant: , line:38:13, endln:38:14
            |vpiParent:
            \_range: , line:38:13, endln:38:16, parent:mem_s
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiParent:
            \_range: , line:38:13, endln:38:16, parent:mem_s
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:38:15, endln:38:16
            |vpiParent:
            \_range: , line:38:13, endln:38:16, parent:mem_s
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:38:13, endln:38:16, parent:mem_s
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:38
      |vpiRefColumnNo:6
      |vpiRefEndLineNo:38
      |vpiRefEndColumnNo:17
  |vpiParent:
  \_design: (work@test)
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.mem), line:41:9, endln:41:12, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiName:mem
    |vpiFullName:work@dut2.mem
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut2.memArr), line:42:9, endln:42:15, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiName:memArr
    |vpiFullName:work@dut2.memArr
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
  |vpiNet:
  \_logic_net: (work@dut2.memMulti), line:43:9, endln:43:17, parent:work@dut2
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiName:memMulti
    |vpiFullName:work@dut2.memMulti
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
    |vpiParent:
    \_module: work@dut2 (work@dut2) dut.sv:34:1: , endln:44:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
|uhdmallModules:
\_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@prim_generic_ram_1
  |vpiTypedef:
  \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20, parent:work@prim_generic_ram_1
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiName:pmp_cfg_mode_e
    |vpiInstance:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiBaseTypespec:
    \_logic_typespec: , line:49:16, endln:49:21
      |vpiRange:
      \_range: , line:49:23, endln:49:26
        |vpiLeftRange:
        \_constant: , line:49:23, endln:49:24
          |vpiParent:
          \_range: , line:49:23, endln:49:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , line:49:23, endln:49:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:49:25, endln:49:26
          |vpiParent:
          \_range: , line:49:23, endln:49:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:49:23, endln:49:26
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
      |vpiName:PMP_MODE_TOR
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
  |vpiTypedef:
  \_struct_typespec: (pmp_cfg_t), line:52:11, endln:52:17, parent:work@prim_generic_ram_1
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiName:pmp_cfg_t
    |vpiInstance:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (lock), line:53:20, endln:53:24, parent:pmp_cfg_t
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:52:11, endln:52:17, parent:work@prim_generic_ram_1
      |vpiName:lock
      |vpiTypespec:
      \_logic_typespec: , line:53:5, endln:53:10
      |vpiRefFile:dut.sv
      |vpiRefLineNo:53
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:53
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (mode), line:54:20, endln:54:24, parent:pmp_cfg_t
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:52:11, endln:52:17, parent:work@prim_generic_ram_1
      |vpiName:mode
      |vpiTypespec:
      \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20, parent:work@prim_generic_ram_1
      |vpiRefFile:dut.sv
      |vpiRefLineNo:54
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:54
      |vpiRefEndColumnNo:19
  |vpiParent:
  \_design: (work@test)
  |vpiDefName:work@prim_generic_ram_1
  |vpiNet:
  \_logic_net: (work@prim_generic_ram_1.pmp_cfg), line:57:17, endln:57:24, parent:work@prim_generic_ram_1
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiName:pmp_cfg
    |vpiFullName:work@prim_generic_ram_1.pmp_cfg
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
    |vpiParent:
    \_module: work@prim_generic_ram_1 (work@prim_generic_ram_1) dut.sv:47:1: , endln:66:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
|uhdmallModules:
\_module: work@test (work@test) dut.sv:69:1: , endln:76:10, parent:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiDefName:work@test
  |vpiParent:
  \_design: (work@test)
  |vpiProcess:
  \_initial: , line:74:1, endln:75:25, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10, parent:work@test
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
      |vpiArgument:
      \_ref_obj: (work@test.test), line:75:19, endln:75:23, parent:$vpi_decompiler
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_logic_net: (test)
          |vpiName:test
          |vpiNetType:1
      |vpiName:$vpi_decompiler
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10, parent:work@test
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:69:1: , endln:76:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (test)
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:74:1, endln:75:25, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiStmt:
    \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
      |vpiArgument:
      \_ref_obj: (work@test.test), line:75:19, endln:75:23, parent:$vpi_decompiler
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiParent:
        \_sys_func_call: ($vpi_decompiler), line:75:3, endln:75:24
        |vpiName:test
        |vpiFullName:work@test.test
        |vpiActual:
        \_logic_net: (test)
      |vpiName:$vpi_decompiler
      |vpiParent:
      \_initial: , line:74:1, endln:75:25, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
  |vpiModule:
  \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiName:u1
    |vpiFullName:work@test.u1
    |vpiVariables:
    \_struct_var: (work@test.u1.mem1), line:9:9, endln:9:13, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiTypespec:
      \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:mem1
      |vpiFullName:work@test.u1.mem1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
    |vpiVariables:
    \_array_var: (work@test.u1.mem2), line:11:9, endln:11:17, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:2
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:mem2
      |vpiFullName:work@test.u1.mem2
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:11:15, endln:11:16
        |vpiLeftRange:
        \_constant: , line:11:15, endln:11:16
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiParent:
          \_range: , line:11:15, endln:11:16
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:11:15, endln:11:16
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u1.mem2), line:11:9, endln:11:13, parent:work@test.u1.mem2
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:17, parent:work@test.u1
        |vpiTypespec:
        \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:17, parent:work@test.u1
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:17, parent:work@test.u1
        |vpiFullName:work@test.u1.mem2
        |vpiParent:
        \_array_var: (work@test.u1.mem2), line:11:9, endln:11:17, parent:work@test.u1
    |vpiVariables:
    \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:32, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:2
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:csr_pmp_addr
      |vpiFullName:work@test.u1.csr_pmp_addr
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:26:30, endln:26:31
        |vpiLeftRange:
        \_constant: , line:26:30, endln:26:31
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiParent:
          \_range: , line:26:30, endln:26:31
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:26:30, endln:26:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:28, parent:work@test.u1.csr_pmp_addr
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:32, parent:work@test.u1
        |vpiTypespec:
        \_logic_typespec: , line:26:3, endln:26:8
          |vpiRange:
          \_range: , line:26:10, endln:26:14
            |vpiLeftRange:
            \_constant: , line:26:10, endln:26:12
              |vpiParent:
              \_range: , line:26:10, endln:26:14
              |vpiDecompile:33
              |vpiSize:64
              |UINT:33
              |vpiParent:
              \_range: , line:26:10, endln:26:14
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:26:13, endln:26:14
              |vpiParent:
              \_range: , line:26:10, endln:26:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:26:10, endln:26:14
              |vpiConstType:9
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:32, parent:work@test.u1
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:32, parent:work@test.u1
        |vpiFullName:work@test.u1.csr_pmp_addr
        |vpiParent:
        \_array_var: (work@test.u1.csr_pmp_addr), line:26:16, endln:26:32, parent:work@test.u1
        |vpiRange:
        \_range: , line:26:10, endln:26:14
          |vpiLeftRange:
          \_constant: , line:26:10, endln:26:12
            |vpiParent:
            \_range: , line:26:10, endln:26:14
            |vpiDecompile:33
            |vpiSize:64
            |UINT:33
            |vpiParent:
            \_range: , line:26:10, endln:26:14
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:26:13, endln:26:14
            |vpiParent:
            \_range: , line:26:10, endln:26:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:26:10, endln:26:14
            |vpiConstType:9
    |vpiVariables:
    \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:32, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:2
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:pmp_req_err
      |vpiFullName:work@test.u1.pmp_req_err
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:27:30, endln:27:31
        |vpiLeftRange:
        \_constant: , line:27:30, endln:27:31
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiParent:
          \_range: , line:27:30, endln:27:31
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:27:30, endln:27:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:27, parent:work@test.u1.pmp_req_err
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:32, parent:work@test.u1
        |vpiTypespec:
        \_logic_typespec: , line:27:3, endln:27:8
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:32, parent:work@test.u1
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:32, parent:work@test.u1
        |vpiFullName:work@test.u1.pmp_req_err
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err), line:27:16, endln:27:32, parent:work@test.u1
    |vpiVariables:
    \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:33, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:6
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:pmp_req_err1
      |vpiFullName:work@test.u1.pmp_req_err1
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:28:31, endln:28:32
        |vpiLeftRange:
        \_constant: , line:28:31, endln:28:32
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiParent:
          \_range: , line:28:31, endln:28:32
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:28:31, endln:28:32
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:28:34, endln:28:35
        |vpiLeftRange:
        \_constant: , line:28:34, endln:28:35
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiParent:
          \_range: , line:28:34, endln:28:35
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:28:34, endln:28:35
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_logic_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:28, parent:work@test.u1.pmp_req_err1
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:33, parent:work@test.u1
        |vpiTypespec:
        \_logic_typespec: , line:28:3, endln:28:8
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:33, parent:work@test.u1
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:33, parent:work@test.u1
        |vpiFullName:work@test.u1.pmp_req_err1
        |vpiParent:
        \_array_var: (work@test.u1.pmp_req_err1), line:28:16, endln:28:33, parent:work@test.u1
    |vpiTypedef:
    \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
    |vpiTypedef:
    \_struct_typespec: (mem_s), line:3:11, endln:3:17, parent:work@dut1
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiDefName:work@dut1
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_struct_net: (work@test.u1.intf1), line:19:13, endln:19:18, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiTypespec:
      \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:intf1
      |vpiFullName:work@test.u1.intf1
      |vpiNetType:1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
    |vpiArrayNet:
    \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:2
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:intf2
      |vpiFullName:work@test.u1.intf2
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiRange:
      \_range: , line:21:21, endln:21:22
        |vpiLeftRange:
        \_constant: , line:21:21, endln:21:22
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiParent:
          \_range: , line:21:21, endln:21:22
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:21:21, endln:21:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_struct_net: (work@test.u1.intf2.intf2), line:21:13, endln:21:23, parent:work@test.u1.intf2
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
        |vpiTypespec:
        \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
        |vpiName:intf2
        |vpiFullName:work@test.u1.intf2.intf2
        |vpiNetType:1
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
        |vpiParent:
        \_array_net: (work@test.u1.intf2), line:21:13, endln:21:18, parent:work@test.u1
    |vpiArrayNet:
    \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiSize:6
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiName:intf3
      |vpiFullName:work@test.u1.intf3
      |vpiParent:
      \_module: work@dut1 (work@test.u1) dut.sv:70:3: , endln:70:13, parent:work@test
      |vpiRange:
      \_range: , line:22:21, endln:22:22
        |vpiLeftRange:
        \_constant: , line:22:21, endln:22:22
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiParent:
          \_range: , line:22:21, endln:22:22
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:22:21, endln:22:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:22:24, endln:22:25
        |vpiLeftRange:
        \_constant: , line:22:24, endln:22:25
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiParent:
          \_range: , line:22:24, endln:22:25
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:22:24, endln:22:25
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiNet:
      \_struct_net: (work@test.u1.intf3.intf3), line:22:13, endln:22:23, parent:work@test.u1.intf3
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
        |vpiTypespec:
        \_struct_typespec: (intf), line:13:11, endln:13:17, parent:work@dut1
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
        |vpiName:intf3
        |vpiFullName:work@test.u1.intf3.intf3
        |vpiNetType:1
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
        |vpiParent:
        \_array_net: (work@test.u1.intf3), line:22:13, endln:22:18, parent:work@test.u1
    |vpiInstance:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
  |vpiModule:
  \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiName:u2
    |vpiFullName:work@test.u2
    |vpiVariables:
    \_struct_var: (work@test.u2.mem), line:41:9, endln:41:12, parent:work@test.u2
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiTypespec:
      \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiName:mem
      |vpiFullName:work@test.u2.mem
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
    |vpiVariables:
    \_array_var: (work@test.u2.memArr), line:42:9, endln:42:20, parent:work@test.u2
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiSize:20
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiName:memArr
      |vpiFullName:work@test.u2.memArr
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:42:17, endln:42:19
        |vpiLeftRange:
        \_constant: , line:42:17, endln:42:18
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiParent:
          \_range: , line:42:17, endln:42:19
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:42:17, endln:42:19
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u2.memArr), line:42:9, endln:42:15, parent:work@test.u2.memArr
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:20, parent:work@test.u2
        |vpiTypespec:
        \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:20, parent:work@test.u2
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:20, parent:work@test.u2
        |vpiFullName:work@test.u2.memArr
        |vpiParent:
        \_array_var: (work@test.u2.memArr), line:42:9, endln:42:20, parent:work@test.u2
    |vpiVariables:
    \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:22, parent:work@test.u2
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiSize:600
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiName:memMulti
      |vpiFullName:work@test.u2.memMulti
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dut2 (work@test.u2) dut.sv:71:3: , endln:71:13, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:43:19, endln:43:21
        |vpiLeftRange:
        \_constant: , line:43:19, endln:43:20
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiParent:
          \_range: , line:43:19, endln:43:21
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:43:19, endln:43:21
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiRange:
      \_range: , line:43:23, endln:43:25
        |vpiLeftRange:
        \_constant: , line:43:23, endln:43:24
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiParent:
          \_range: , line:43:23, endln:43:25
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:43:23, endln:43:25
            |vpiDecompile:30
            |vpiSize:64
            |UINT:30
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u2.memMulti), line:43:9, endln:43:17, parent:work@test.u2.memMulti
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:22, parent:work@test.u2
        |vpiTypespec:
        \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:22, parent:work@test.u2
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:22, parent:work@test.u2
        |vpiFullName:work@test.u2.memMulti
        |vpiParent:
        \_array_var: (work@test.u2.memMulti), line:43:9, endln:43:22, parent:work@test.u2
    |vpiTypedef:
    \_struct_typespec: (mem_s), line:36:11, endln:36:17, parent:work@dut2
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiDefName:work@dut2
    |vpiDefFile:dut.sv
    |vpiDefLineNo:34
    |vpiInstance:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
  |vpiModule:
  \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiName:u3
    |vpiFullName:work@test.u3
    |vpiVariables:
    \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:29, parent:work@test.u3
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiSize:2
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiName:pmp_cfg
      |vpiFullName:work@test.u3.pmp_cfg
      |vpiRandType:1
      |vpiVisibility:1
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:57:27, endln:57:28
        |vpiLeftRange:
        \_constant: , line:57:27, endln:57:28
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiParent:
          \_range: , line:57:27, endln:57:28
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:57:27, endln:57:28
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_struct_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:24, parent:work@test.u3.pmp_cfg
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:29, parent:work@test.u3
        |vpiTypespec:
        \_struct_typespec: (pmp_cfg_t), line:52:11, endln:52:17, parent:work@prim_generic_ram_1
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:29, parent:work@test.u3
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:29, parent:work@test.u3
        |vpiFullName:work@test.u3.pmp_cfg
        |vpiParent:
        \_array_var: (work@test.u3.pmp_cfg), line:57:17, endln:57:29, parent:work@test.u3
    |vpiTypedef:
    \_enum_typespec: (pmp_cfg_mode_e), line:49:3, endln:51:20, parent:work@prim_generic_ram_1
    |vpiTypedef:
    \_struct_typespec: (pmp_cfg_t), line:52:11, endln:52:17, parent:work@prim_generic_ram_1
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiDefName:work@prim_generic_ram_1
    |vpiDefFile:dut.sv
    |vpiDefLineNo:47
    |vpiInstance:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiParent:
    \_module: work@test (work@test) dut.sv:69:1: , endln:76:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5, parent:work@test.u3
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiName:g_pmp_csrs[0]
      |vpiFullName:work@test.u3.g_pmp_csrs[0]
      |vpiGenScope:
      \_gen_scope: (work@test.u3.g_pmp_csrs[0]), parent:work@test.u3.g_pmp_csrs[0]
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5, parent:work@test.u3
        |vpiFullName:work@test.u3.g_pmp_csrs[0]
        |vpiParameter:
        \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59, parent:work@test.u3.g_pmp_csrs[0]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), parent:work@test.u3.g_pmp_csrs[0]
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), parent:work@test.u3.g_pmp_csrs[0]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), parent:work@test.u3.g_pmp_csrs[0]
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[0].i
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[0]), line:59:33, endln:64:5, parent:work@test.u3
        |vpiContAssign:
        \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[0]), parent:work@test.u3.g_pmp_csrs[0]
          |vpiRhs:
          \_operation: , line:61:24, endln:62:38
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:61:24, endln:61:40
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:4
              |vpiOperand:
              \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiName:pmp_cfg[i].lock
                |vpiActual:
                \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiName:pmp_cfg
                  |vpiIndex:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock.i), line:61:33, endln:61:34, parent:pmp_cfg
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock
                    |vpiName:i
                    |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_cfg[i].lock.i
                    |vpiActual:
                    \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59, parent:work@test.u3.g_pmp_csrs[0]
                |vpiActual:
                \_ref_obj: (lock), line:61:36, endln:61:40, parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:lock
            |vpiOperand:
            \_operation: , line:62:4, endln:62:37
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:15
              |vpiOperand:
              \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:pmp_cfg[...].mode
                |vpiActual:
                \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiName:pmp_cfg
                  |vpiIndex:
                  \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode.i), line:62:12, endln:62:13
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiName:i
                      |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_cfg[...].mode.i
                      |vpiActual:
                      \_parameter: (work@test.u3.g_pmp_csrs[0].i), line:59, parent:work@test.u3.g_pmp_csrs[0]
                    |vpiOperand:
                    \_constant: , line:62:14, endln:62:15
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiConstType:9
                |vpiActual:
                \_ref_obj: (mode), line:62:17, endln:62:21, parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiName:mode
              |vpiOperand:
              \_ref_obj: (work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR), line:62:25, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:PMP_MODE_TOR
                |vpiFullName:work@test.u3.g_pmp_csrs[0].PMP_MODE_TOR
                |vpiActual:
                \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
          |vpiLhs:
          \_ref_obj: (work@test.u3.g_pmp_csrs[0].pmp_addr_we), line:61:10, endln:61:21
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[0]
            |vpiName:pmp_addr_we
            |vpiFullName:work@test.u3.g_pmp_csrs[0].pmp_addr_we
    |vpiGenScopeArray:
    \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5, parent:work@test.u3
      |vpiParent:
      \_module: work@prim_generic_ram_1 (work@test.u3) dut.sv:72:3: , endln:72:27, parent:work@test
      |vpiName:g_pmp_csrs[1]
      |vpiFullName:work@test.u3.g_pmp_csrs[1]
      |vpiGenScope:
      \_gen_scope: (work@test.u3.g_pmp_csrs[1]), parent:work@test.u3.g_pmp_csrs[1]
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5, parent:work@test.u3
        |vpiFullName:work@test.u3.g_pmp_csrs[1]
        |vpiParameter:
        \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59, parent:work@test.u3.g_pmp_csrs[1]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), parent:work@test.u3.g_pmp_csrs[1]
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), parent:work@test.u3.g_pmp_csrs[1]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), parent:work@test.u3.g_pmp_csrs[1]
          |vpiLocalParam:1
          |vpiName:i
          |vpiFullName:work@test.u3.g_pmp_csrs[1].i
        |vpiParent:
        \_gen_scope_array: (work@test.u3.g_pmp_csrs[1]), line:59:33, endln:64:5, parent:work@test.u3
        |vpiContAssign:
        \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
          |vpiParent:
          \_gen_scope: (work@test.u3.g_pmp_csrs[1]), parent:work@test.u3.g_pmp_csrs[1]
          |vpiRhs:
          \_operation: , line:61:24, endln:62:38
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:61:24, endln:61:40
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:4
              |vpiOperand:
              \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiParent:
                \_operation: , line:61:24, endln:61:40
                |vpiName:pmp_cfg[i].lock
                |vpiActual:
                \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock), parent:pmp_cfg[i].lock
                  |vpiName:pmp_cfg
                  |vpiIndex:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock.i), line:61:33, endln:61:34, parent:pmp_cfg
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:61:25, endln:61:32, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock
                    |vpiName:i
                    |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_cfg[i].lock.i
                    |vpiActual:
                    \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59, parent:work@test.u3.g_pmp_csrs[1]
                |vpiActual:
                \_ref_obj: (lock), line:61:36, endln:61:40, parent:pmp_cfg[i].lock
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiParent:
                  \_hier_path: (pmp_cfg[i].lock), line:61:25, endln:61:40
                  |vpiName:lock
            |vpiOperand:
            \_operation: , line:62:4, endln:62:37
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiParent:
              \_operation: , line:61:24, endln:62:38
              |vpiOpType:15
              |vpiOperand:
              \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:pmp_cfg[...].mode
                |vpiActual:
                \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode), parent:pmp_cfg[...].mode
                  |vpiName:pmp_cfg
                  |vpiIndex:
                  \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode
                    |vpiParent:
                    \_bit_select: (pmp_cfg), line:62:4, endln:62:11, parent:work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode.i), line:62:12, endln:62:13
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15, parent:pmp_cfg
                      |vpiName:i
                      |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_cfg[...].mode.i
                      |vpiActual:
                      \_parameter: (work@test.u3.g_pmp_csrs[1].i), line:59, parent:work@test.u3.g_pmp_csrs[1]
                    |vpiOperand:
                    \_constant: , line:62:14, endln:62:15
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiParent:
                      \_operation: , line:62:12, endln:62:15
                      |vpiConstType:9
                |vpiActual:
                \_ref_obj: (mode), line:62:17, endln:62:21, parent:pmp_cfg[...].mode
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiParent:
                  \_hier_path: (pmp_cfg[...].mode), line:62:4, endln:62:21
                  |vpiName:mode
              |vpiOperand:
              \_ref_obj: (work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR), line:62:25, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiParent:
                \_operation: , line:62:4, endln:62:37
                |vpiName:PMP_MODE_TOR
                |vpiFullName:work@test.u3.g_pmp_csrs[1].PMP_MODE_TOR
                |vpiActual:
                \_enum_const: (PMP_MODE_TOR), line:50:5, endln:50:27
          |vpiLhs:
          \_ref_obj: (work@test.u3.g_pmp_csrs[1].pmp_addr_we), line:61:10, endln:61:21
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
            |vpiParent:
            \_cont_assign: , line:61:10, endln:62:38, parent:work@test.u3.g_pmp_csrs[1]
            |vpiName:pmp_addr_we
            |vpiFullName:work@test.u3.g_pmp_csrs[1].pmp_addr_we
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StructVar/dut.sv | ${SURELOG_DIR}/build/regression/StructVar/roundtrip/dut_000.sv | 3 | 76 | 

