 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:41:49 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_UNIT/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[6]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[7]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[5]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[6]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[4]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[5]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[3]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[4]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[2]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[3]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[1]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[2]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[0]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[0]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[1]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[7]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/ALU_OUT_reg[8]/SI (SDFFQX2M)                   0.00       0.31 r
  data arrival time                                                  0.31

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[14]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[15]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[13]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[14]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[12]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[13]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[11]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[12]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[10]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[11]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[9]/Q (SDFFQX2M)                    0.32       0.32 r
  ALU_UNIT/ALU_OUT_reg[10]/SI (SDFFQX2M)                  0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU_UNIT/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[15]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/OUT_VALID_reg/SI (SDFFX1M)                     0.00       0.32 r
  data arrival time                                                  0.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_UNIT/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[8]/Q (SDFFQX2M)                    0.33       0.33 r
  ALU_UNIT/ALU_OUT_reg[9]/SI (SDFFQX2M)                   0.00       0.33 r
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_UNIT/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[8]/Q (SDFFQX2M)                    0.33       0.33 r
  ALU_UNIT/U70/Y (NAND2X2M)                               0.07       0.39 f
  ALU_UNIT/U68/Y (OAI211X2M)                              0.07       0.47 r
  ALU_UNIT/ALU_OUT_reg[8]/D (SDFFQX2M)                    0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)      0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/Q (SDFFX1M)       0.34       0.34 r
  ALU_UNIT/U67/Y (OAI32X1M)                0.07       0.40 f
  ALU_UNIT/OUT_VALID_reg/D (SDFFX1M)       0.00       0.40 f
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)      0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ALU_UNIT/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[7]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U113/Y (AO21XLM)                               0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[7]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[6]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U109/Y (AO21XLM)                               0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[6]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[5]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U105/Y (AO21XLM)                               0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[5]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[4]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U101/Y (AO21XLM)                               0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[4]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[3]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U97/Y (AO21XLM)                                0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[3]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[2]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U93/Y (AO21XLM)                                0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[2]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[1]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U89/Y (AO21XLM)                                0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[1]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[0]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[0]/Q (SDFFQX2M)                    0.31       0.31 r
  ALU_UNIT/U85/Y (AO21XLM)                                0.17       0.48 r
  ALU_UNIT/ALU_OUT_reg[0]/D (SDFFQX2M)                    0.00       0.48 r
  data arrival time                                                  0.48

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[0]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: ALU_UNIT/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[14]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U82/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U81/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[14]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[13]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U80/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U79/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[13]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[12]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U78/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U77/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[12]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[11]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U76/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U75/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[11]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[10]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U74/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U73/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[10]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[9]/Q (SDFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U72/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U71/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[9]/D (SDFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: ALU_UNIT/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[15]/Q (SDFFQX2M)                   0.32       0.32 r
  ALU_UNIT/U84/Y (AOI221XLM)                              0.14       0.46 f
  ALU_UNIT/U83/Y (INVX2M)                                 0.06       0.51 r
  ALU_UNIT/ALU_OUT_reg[15]/D (SDFFQX2M)                   0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: SI[0] (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[0] (in)                                              0.01      20.01 r
  REGISTER_FILE/test_si3 (Register_file_8_16_test_1)      0.00      20.01 r
  REGISTER_FILE/Reg_File_reg[11][0]/SI (SDFFRQX2M)        0.00      20.01 r
  data arrival time                                                 20.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[11][0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                -20.01
  --------------------------------------------------------------------------
  slack (MET)                                                       20.08


  Startpoint: SI[2] (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[2] (in)                                              0.01      20.01 r
  ASYN_FIFO/test_si2 (ASYNC_FIFO_test_1)                  0.00      20.01 r
  ASYN_FIFO/link_Memory/test_si2 (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.01 r
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/SI (SDFFQX2M)       0.00      20.01 r
  data arrival time                                                 20.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.01
  --------------------------------------------------------------------------
  slack (MET)                                                       20.10


  Startpoint: SI[1] (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SI[1] (in)                                              0.01      20.01 r
  REGISTER_FILE/test_si2 (Register_file_8_16_test_1)      0.00      20.01 r
  REGISTER_FILE/RdData_reg[2]/SI (SDFFQX2M)               0.00      20.01 r
  data arrival time                                                 20.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[2]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                -20.01
  --------------------------------------------------------------------------
  slack (MET)                                                       20.10


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/test_se (DF_SYNC_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/test_se (DF_SYNC_test_0)
                                                          0.00      20.31 f
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/waddr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/waddr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/waddr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/test_se (FIFO_WR_test_1)      0.00      20.31 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/SE (SDFFRQX2M)     0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/SE (SDFFRQX2M)     0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/SE (SDFFRQX2M)     0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/SE (SDFFRQX2M)     0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (SDFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/test_se (FIFO_RD_test_1)       0.00      20.31 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.31 f
  data arrival time                                                 20.31

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -20.31
  --------------------------------------------------------------------------
  slack (MET)                                                       20.49


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: RST_SYN_UART/ff_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  RST_SYN_UART/test_se (RST_SYNC_test_1)                  0.00      20.68 f
  RST_SYN_UART/ff_reg[0]/SE (SDFFRQX2M)                   0.00      20.68 f
  data arrival time                                                 20.68

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_UART/ff_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -20.68
  --------------------------------------------------------------------------
  slack (MET)                                                       20.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: RST_SYN_UART/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  RST_SYN_UART/test_se (RST_SYNC_test_1)                  0.00      20.68 f
  RST_SYN_UART/ff_reg[1]/SE (SDFFRQX1M)                   0.00      20.68 f
  data arrival time                                                 20.68

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_UART/ff_reg[1]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                -20.68
  --------------------------------------------------------------------------
  slack (MET)                                                       20.77


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/Pulse_Gen_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/Pulse_Gen_reg/SE (SDFFRQX2M)                  0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/Pulse_Gen_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/ff_reg[1]/SE (SDFFRQX2M)                      0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/ff_reg[1]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[7]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[7]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[0]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[0]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[4]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[4]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[1]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[5]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[5]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[3]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[3]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/enable_pulse_reg/SE (SDFFRQX2M)               0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[6]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[6]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/sync_bus_reg[2]/SE (SDFFRQX2M)                0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_bus_reg[2]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DATA_SYNC/ff_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U33/Y (INVXLM)                                          0.07      20.62 f
  U19/Y (INVXLM)                                          0.08      20.71 r
  U20/Y (INVXLM)                                          0.30      21.01 f
  DATA_SYNC/test_se (DATA_SYNC_test_1)                    0.00      21.01 f
  DATA_SYNC/ff_reg[0]/SE (SDFFRQX2M)                      0.00      21.01 f
  data arrival time                                                 21.01

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/ff_reg[0]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                -21.01
  --------------------------------------------------------------------------
  slack (MET)                                                       21.17


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/div_clk_reg/SE (SDFFRQX2M)                   0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/div_clk_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[6]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[6]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[0]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[5]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[5]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[4]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[4]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[3]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[2]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/count_reg[1]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.23


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: RST_SYN_REF/ff_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  RST_SYN_REF/test_se (RST_SYNC_test_0)                   0.00      21.08 f
  RST_SYN_REF/ff_reg[0]/SE (SDFFRQX2M)                    0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_REF/ff_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: PULSE_GENERATOR/pulse_done_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  PULSE_GENERATOR/test_se (PULSE_GEN_test_1)              0.00      21.08 f
  PULSE_GENERATOR/pulse_done_reg/SE (SDFFRQX2M)           0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENERATOR/pulse_done_reg/CK (SDFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: PULSE_GENERATOR/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  PULSE_GENERATOR/test_se (PULSE_GEN_test_1)              0.00      21.08 f
  PULSE_GENERATOR/PULSE_SIG_reg/SE (SDFFRQX2M)            0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENERATOR/PULSE_SIG_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/div_clk_reg/SE (SDFFRQX2M)                   0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/div_clk_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[6]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[6]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[0]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[5]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[5]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[4]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[4]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[3]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[2]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/count_reg[1]/SE (SDFFRQX2M)                  0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: RST_SYN_REF/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  RST_SYN_REF/test_se (RST_SYNC_test_0)                   0.00      21.08 f
  RST_SYN_REF/ff_reg[1]/SE (SDFFRQX1M)                    0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_REF/ff_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  CLK_DIV_TX/test_se (ClkDiv_test_1)                      0.00      21.08 f
  CLK_DIV_TX/odd_edge_tog_reg/SE (SDFFSQX2M)              0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/odd_edge_tog_reg/CK (SDFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.26


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: DELAY_ONE_PERIOD/Signal_delayed_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U32/Y (INVXLM)                                          0.07      20.62 f
  U23/Y (INVXLM)                                          0.08      20.71 r
  U24/Y (INVXLM)                                          0.05      20.76 f
  U26/Y (INVXLM)                                          0.06      20.82 r
  U27/Y (INVXLM)                                          0.26      21.08 f
  DELAY_ONE_PERIOD/test_se (delay_one_period_test_1)      0.00      21.08 f
  DELAY_ONE_PERIOD/Signal_delayed_reg/SE (SDFFQX1M)       0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DELAY_ONE_PERIOD/Signal_delayed_reg/CK (SDFFQX1M)       0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.27


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  U30/Y (INVXLM)                                          0.24      20.55 r
  U31/Y (INVXLM)                                          0.13      20.68 f
  U28/Y (INVXLM)                                          0.08      20.76 r
  U29/Y (INVXLM)                                          0.32      21.08 f
  CLK_DIV_RX/test_se (ClkDiv_test_0)                      0.00      21.08 f
  CLK_DIV_RX/odd_edge_tog_reg/SE (SDFFSQX1M)              0.00      21.08 f
  data arrival time                                                 21.08

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/odd_edge_tog_reg/CK (SDFFSQX1M)              0.00       0.10 r
  library hold time                                      -0.31      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                -21.08
  --------------------------------------------------------------------------
  slack (MET)                                                       21.29


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U182/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.31      20.31 f
  ASYN_FIFO/test_se (ASYNC_FIFO_test_1)                   0.00      20.31 f
  ASYN_FIFO/link_Memory/test_se (FIFO_MEM_CNTRL_test_1)
                                                          0.00      20.31 f
  ASYN_FIFO/link_Memory/U181/Y (DLY1X1M)                  0.82      21.13 f
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/SE (SDFFQX2M)       0.00      21.13 f
  data arrival time                                                 21.13

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.33      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                -21.13
  --------------------------------------------------------------------------
  slack (MET)                                                       21.36


  Startpoint: REGISTER_FILE/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[2] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[1]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[1]/Q (SDFFQX2M)                0.67       0.67 f
  REGISTER_FILE/RdData[1] (Register_file_8_16_test_1)     0.00       0.67 f
  SO[2] (out)                                             0.00       0.67 f
  data arrival time                                                  0.67

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                       20.57


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[3] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/Q (SDFFQX2M)        0.67       0.67 f
  ASYN_FIFO/link_Memory/test_so1 (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.67 f
  ASYN_FIFO/test_so1 (ASYNC_FIFO_test_1)                  0.00       0.67 f
  SO[3] (out)                                             0.00       0.67 f
  data arrival time                                                  0.67

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                       20.57


  Startpoint: REGISTER_FILE/Reg_File_reg[10][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[1] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[10][7]/CK (SDFFRQX2M)        0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[10][7]/Q (SDFFRQX2M)         0.75       0.75 f
  REGISTER_FILE/test_so1 (Register_file_8_16_test_1)      0.00       0.75 f
  SO[1] (out)                                             0.00       0.75 f
  data arrival time                                                  0.75

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                       20.65


  Startpoint: UART/UART_Tx/linkserializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[0] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/ser_done_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/ser_done_reg/Q (SDFFRX1M)
                                                          0.44       0.44 f
  UART/UART_Tx/linkserializer/ser_done (serializer_test_1)
                                                          0.00       0.44 f
  UART/UART_Tx/U3/Y (BUFX2M)                              0.41       0.85 f
  UART/UART_Tx/test_so (UART_TX_TOP_test_1)               0.00       0.85 f
  UART/test_so (UART_TOP_test_1)                          0.00       0.85 f
  SO[0] (out)                                             0.00       0.85 f
  data arrival time                                                  0.85

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                       20.75


  Startpoint: REGISTER_FILE/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[7]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[7]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[0][0]/SI (SDFFRQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: REGISTER_FILE/Reg_File_reg[15][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: RST_SYN_REF/ff_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][7]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][7]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/test_so2 (Register_file_8_16_test_1)      0.00       0.33 r
  RST_SYN_REF/test_si (RST_SYNC_test_0)                   0.00       0.33 r
  RST_SYN_REF/ff_reg[0]/SI (SDFFRQX2M)                    0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_REF/ff_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/test_so2 (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.33 r
  ASYN_FIFO/link_synchronizer_read/test_si (DF_SYNC_test_0)
                                                          0.00       0.33 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: DATA_SYNC/ff_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: DATA_SYNC/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DATA_SYNC/ff_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  DATA_SYNC/ff_reg[0]/Q (SDFFRQX2M)        0.35       0.35 r
  DATA_SYNC/ff_reg[1]/D (SDFFRQX2M)        0.00       0.35 r
  data arrival time                                   0.35

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DATA_SYNC/ff_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: DELAY_ONE_PERIOD/Signal_delayed_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: PULSE_GENERATOR/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DELAY_ONE_PERIOD/Signal_delayed_reg/CK (SDFFQX1M)       0.00       0.00 r
  DELAY_ONE_PERIOD/Signal_delayed_reg/Q (SDFFQX1M)        0.33       0.33 r
  DELAY_ONE_PERIOD/Signal_delayed (delay_one_period_test_1)
                                                          0.00       0.33 r
  PULSE_GENERATOR/test_si (PULSE_GEN_test_1)              0.00       0.33 r
  PULSE_GENERATOR/PULSE_SIG_reg/SI (SDFFRQX2M)            0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENERATOR/PULSE_SIG_reg/CK (SDFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (SDFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/Q (SDFFQX2M)
                                                          0.34       0.34 r
  UART/UART_Rx/deserializer_block/P_DATA[7] (deserializer_test_1)
                                                          0.00       0.34 r
  UART/UART_Rx/edge_bit_counter_block/test_si (edge_bit_counter_test_1)
                                                          0.00       0.34 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[6]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[6]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[7]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[7]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[5]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[5]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[6]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[6]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[4]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[4]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[5]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[5]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[3]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[3]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[4]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[4]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[2]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[2]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[3]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[3]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: REGISTER_FILE/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[0]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[0]/Q (SDFFQX2M)                0.33       0.33 r
  REGISTER_FILE/RdData_reg[1]/SI (SDFFQX2M)               0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_reg[1]/CK (SDFFQX2M)               0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][6]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][6]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][7]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][7]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][5]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][5]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][6]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][6]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][4]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][4]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][5]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][5]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][3]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][3]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][4]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][4]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][2]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][2]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][3]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][3]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][1]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][1]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][2]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][2]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: REGISTER_FILE/Reg_File_reg[15][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][0]/CK (SDFFQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][0]/Q (SDFFQX2M)          0.33       0.33 r
  REGISTER_FILE/Reg_File_reg[15][1]/SI (SDFFQX2M)         0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][1]/CK (SDFFQX2M)         0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/Q (SDFFQX2M)        0.33       0.33 r
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/SI (SDFFQX2M)       0.00       0.33 r
  data arrival time                                                  0.33

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (SDFFQX2M)       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/Q (SDFFRQX2M)
                                                          0.35       0.35 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/SI (SDFFRQX2M)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: DATA_SYNC/ff_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: DATA_SYNC/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DATA_SYNC/ff_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  DATA_SYNC/ff_reg[0]/Q (SDFFRQX2M)        0.35       0.35 r
  DATA_SYNC/ff_reg[1]/SI (SDFFRQX2M)       0.00       0.35 r
  data arrival time                                   0.35

  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DATA_SYNC/ff_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: RST_SYN_REF/ff_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: RST_SYN_REF/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_REF/ff_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  RST_SYN_REF/ff_reg[0]/Q (SDFFRQX2M)                     0.35       0.35 r
  RST_SYN_REF/ff_reg[1]/D (SDFFRQX1M)                     0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_REF/ff_reg[1]/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: RST_SYN_UART/ff_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: RST_SYN_UART/ff_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYN_UART/ff_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  RST_SYN_UART/ff_reg[0]/Q (SDFFRQX2M)                    0.35       0.35 r
  RST_SYN_UART/ff_reg[1]/D (SDFFRQX1M)                    0.00       0.35 r
  data arrival time                                                  0.35

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_UART/ff_reg[1]/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


1
