Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 08:07:08 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.10e-02    0.384 1.42e+07    0.409 100.0
  U0_SYS_CNTRL (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16)
                                          0.000 1.22e-02 4.11e+05 1.26e-02   3.1
  U0_RegFile (Reg_File_ADDR_WD4_DATA_WD8)
                                       3.69e-03    0.208 3.19e+06    0.215  52.5
  U0_ALU (ALU_op_size8_rslt_size16_fun_size4)
                                          0.000 2.48e-02 5.69e+06 3.05e-02   7.5
    div_56 (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1)
                                          0.000    0.000 2.65e+06 2.65e-03   0.6
    mult_53 (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                          0.000    0.000 1.64e+06 1.64e-03   0.4
    add_47 (ALU_op_size8_rslt_size16_fun_size4_DW01_add_0)
                                          0.000    0.000 2.17e+05 2.17e-04   0.1
    sub_50 (ALU_op_size8_rslt_size16_fun_size4_DW01_sub_0)
                                          0.000    0.000 2.40e+05 2.40e-04   0.1
  U0_PULSE_GEN (PULSE_GEN)                0.000 5.81e-06 1.35e+04 1.93e-05   0.0
  CTRL_2_TX_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3)
                                       2.19e-03    0.111 2.08e+06    0.116  28.3
    R2W_SYNC (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                          0.000 1.17e-02 8.27e+04 1.17e-02   2.9
    W2R_SYNC (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                          0.000 4.65e-05 7.19e+04 1.18e-04   0.0
    U0_WRITE_FULL (WRITE_FULL_ADDR_WIDTH3)
                                          0.000 5.83e-03 1.98e+05 6.03e-03   1.5
    U0_READ_EMPTY (READ_EMPTY_ADDR_WIDTH3)
                                          0.000 2.33e-05 1.88e+05 2.11e-04   0.1
    U0_FIFO_MEM (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3)
                                       1.82e-03 9.37e-02 1.53e+06 9.70e-02  23.7
  U0_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 1.75e-02 1.72e+05 1.77e-02   4.3
  U0_CLK_GATE (CLK_GATE)               3.02e-03 2.40e-03 1.78e+04 5.44e-03   1.3
  U0_RX_DIV_R_CALC (RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6)
                                          0.000    0.000 3.90e+04 3.90e-05   0.0
  RX_ClkDiv (ClkDiv_DIV_RATIO_WIDTH4)  1.71e-04 4.21e-04 2.80e+05 8.72e-04   0.2
  TX_ClkDiv (ClkDiv_DIV_RATIO_WIDTH6)  7.09e-05 6.12e-04 4.38e+05 1.12e-03   0.3
  U0_UART (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8)
                                       4.40e-04 1.89e-03 1.77e+06 4.10e-03   1.0
    U0_UART_TX (UART_TX_TOP_TX_data_width8)
                                          0.000 8.73e-05 4.65e+05 5.52e-04   0.1
      FSM (UART_TX_fsm)                   0.000 1.75e-05 9.49e+04 1.12e-04   0.0
      DATAPATH (UART_TX_DATA_PATH_width8)
                                          0.000 6.98e-05 3.70e+05 4.40e-04   0.1
        PARITY_BLOCK (parity_calc_width8)
                                          0.000 5.82e-06 1.10e+05 1.16e-04   0.0
        SERIAL_BLOCK (serializer_width8)
                                          0.000 6.40e-05 2.36e+05 3.00e-04   0.1
    U0_UART_RX (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6)
                                       3.00e-04 1.78e-03 1.30e+06 3.39e-03   0.8
      U0_UART_RX_fsm (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6)
                                       2.47e-05 4.07e-04 1.22e+05 5.53e-04   0.1
      U0_UART_RX_DATAPATH (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6)
                                       2.38e-04 1.36e-03 1.17e+06 2.77e-03   0.7
        U0_stp_chk (stp_chk)              0.000 5.74e-05 1.63e+04 7.37e-05   0.0
        U0_par_chk (par_chk_data_wd8)     0.000 5.74e-05 1.15e+05 1.73e-04   0.0
        U0_deserializer (deserializer_data_wd8_bit_count_wd3)
                                          0.000 4.59e-04 1.52e+05 6.11e-04   0.1
        U0_data_smapling (data_smapling_prescale_wd6)
                                       2.75e-05 1.87e-04 5.32e+05 7.46e-04   0.2
        U0_edge_bit_counter (edge_bit_counter_prescale_wd6_bit_count_wd3)
                                       7.62e-06 5.85e-04 3.53e+05 9.46e-04   0.2
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_1)  8.05e-06 2.66e-04 2.35e+04 2.97e-04   0.1
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_0)  2.59e-05 4.51e-03 2.53e+04 4.56e-03   1.1
1
