digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:depth_split"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:we"];
	4 -> 5;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:addr"];
	17 -> 18;
	19 [label="NUMBERS LONG_LONG:10"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:datain"];
	30 -> 31;
	32 [label="NUMBERS LONG_LONG:1"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:dataout"];
	43 -> 44;
	45 [label="NUMBERS LONG_LONG:1"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:clk"];
	56 -> 57;
	68 [label="MODULE_ITEMS"];
	0 -> 68;
	69 [label="VAR_DECLARE_LIST"];
	68 -> 69;
	70 [label="VAR_DECLARE  INPUT"];
	69 -> 70;
	71 [label="IDENTIFIERS:we"];
	70 -> 71;
	77 [label="VAR_DECLARE_LIST"];
	68 -> 77;
	78 [label="VAR_DECLARE  INPUT"];
	77 -> 78;
	79 [label="IDENTIFIERS:addr"];
	78 -> 79;
	80 [label="NUMBERS LONG_LONG:10"];
	78 -> 80;
	81 [label="NUMBERS DEC:0"];
	78 -> 81;
	85 [label="VAR_DECLARE_LIST"];
	68 -> 85;
	86 [label="VAR_DECLARE  INPUT"];
	85 -> 86;
	87 [label="IDENTIFIERS:datain"];
	86 -> 87;
	88 [label="NUMBERS LONG_LONG:1"];
	86 -> 88;
	89 [label="NUMBERS DEC:0"];
	86 -> 89;
	93 [label="VAR_DECLARE_LIST"];
	68 -> 93;
	94 [label="VAR_DECLARE  OUTPUT"];
	93 -> 94;
	95 [label="IDENTIFIERS:dataout"];
	94 -> 95;
	96 [label="NUMBERS LONG_LONG:1"];
	94 -> 96;
	97 [label="NUMBERS DEC:0"];
	94 -> 97;
	101 [label="VAR_DECLARE_LIST"];
	68 -> 101;
	102 [label="VAR_DECLARE  WIRE"];
	101 -> 102;
	103 [label="IDENTIFIERS:dataout"];
	102 -> 103;
	104 [label="NUMBERS LONG_LONG:1"];
	102 -> 104;
	105 [label="NUMBERS DEC:0"];
	102 -> 105;
	109 [label="VAR_DECLARE_LIST"];
	68 -> 109;
	110 [label="VAR_DECLARE  INPUT"];
	109 -> 110;
	111 [label="IDENTIFIERS:clk"];
	110 -> 111;
	117 [label="HARD_BLOCK"];
	68 -> 117;
	118 [label="IDENTIFIERS:single_port_ram"];
	117 -> 118;
	119 [label="HARD_BLOCK_NAMED_INSTANCE"];
	117 -> 119;
	120 [label="IDENTIFIERS:new_ram"];
	119 -> 120;
	121 [label="HARD_BLOCK_CONNECT_LIST"];
	119 -> 121;
	122 [label="HARD_BLOCK_CONNECT"];
	121 -> 122;
	123 [label="IDENTIFIERS:clk"];
	122 -> 123;
	124 [label="IDENTIFIERS:clk"];
	122 -> 124;
	125 [label="HARD_BLOCK_CONNECT"];
	121 -> 125;
	126 [label="IDENTIFIERS:we"];
	125 -> 126;
	127 [label="IDENTIFIERS:we"];
	125 -> 127;
	128 [label="HARD_BLOCK_CONNECT"];
	121 -> 128;
	129 [label="IDENTIFIERS:data"];
	128 -> 129;
	130 [label="IDENTIFIERS:datain"];
	128 -> 130;
	131 [label="HARD_BLOCK_CONNECT"];
	121 -> 131;
	132 [label="IDENTIFIERS:out"];
	131 -> 132;
	133 [label="IDENTIFIERS:dataout"];
	131 -> 133;
	134 [label="HARD_BLOCK_CONNECT"];
	121 -> 134;
	135 [label="IDENTIFIERS:addr"];
	134 -> 135;
	136 [label="IDENTIFIERS:addr"];
	134 -> 136;
}
