
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000076  00800200  000015b0  00001644  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800276  00800276  000016ba  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016ba  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  00001716  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000178c  00000000  00000000  0000196e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ce9  00000000  00000000  000030fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001232  00000000  00000000  00003de3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000051c  00000000  00000000  00005018  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005cb  00000000  00000000  00005534  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b4a  00000000  00000000  00005aff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  00006649  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	96 c1       	rjmp	.+812    	; 0x352 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	b0 c1       	rjmp	.+864    	; 0x3d6 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	84 c3       	rjmp	.+1800   	; 0x7a6 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ee 03       	fmulsu	r22, r22
      e6:	40 04       	cpc	r4, r0
      e8:	40 04       	cpc	r4, r0
      ea:	40 04       	cpc	r4, r0
      ec:	40 04       	cpc	r4, r0
      ee:	40 04       	cpc	r4, r0
      f0:	40 04       	cpc	r4, r0
      f2:	40 04       	cpc	r4, r0
      f4:	ee 03       	fmulsu	r22, r22
      f6:	40 04       	cpc	r4, r0
      f8:	40 04       	cpc	r4, r0
      fa:	40 04       	cpc	r4, r0
      fc:	40 04       	cpc	r4, r0
      fe:	40 04       	cpc	r4, r0
     100:	40 04       	cpc	r4, r0
     102:	40 04       	cpc	r4, r0
     104:	f0 03       	fmuls	r23, r16
     106:	40 04       	cpc	r4, r0
     108:	40 04       	cpc	r4, r0
     10a:	40 04       	cpc	r4, r0
     10c:	40 04       	cpc	r4, r0
     10e:	40 04       	cpc	r4, r0
     110:	40 04       	cpc	r4, r0
     112:	40 04       	cpc	r4, r0
     114:	40 04       	cpc	r4, r0
     116:	40 04       	cpc	r4, r0
     118:	40 04       	cpc	r4, r0
     11a:	40 04       	cpc	r4, r0
     11c:	40 04       	cpc	r4, r0
     11e:	40 04       	cpc	r4, r0
     120:	40 04       	cpc	r4, r0
     122:	40 04       	cpc	r4, r0
     124:	f0 03       	fmuls	r23, r16
     126:	40 04       	cpc	r4, r0
     128:	40 04       	cpc	r4, r0
     12a:	40 04       	cpc	r4, r0
     12c:	40 04       	cpc	r4, r0
     12e:	40 04       	cpc	r4, r0
     130:	40 04       	cpc	r4, r0
     132:	40 04       	cpc	r4, r0
     134:	40 04       	cpc	r4, r0
     136:	40 04       	cpc	r4, r0
     138:	40 04       	cpc	r4, r0
     13a:	40 04       	cpc	r4, r0
     13c:	40 04       	cpc	r4, r0
     13e:	40 04       	cpc	r4, r0
     140:	40 04       	cpc	r4, r0
     142:	40 04       	cpc	r4, r0
     144:	3c 04       	cpc	r3, r12
     146:	40 04       	cpc	r4, r0
     148:	40 04       	cpc	r4, r0
     14a:	40 04       	cpc	r4, r0
     14c:	40 04       	cpc	r4, r0
     14e:	40 04       	cpc	r4, r0
     150:	40 04       	cpc	r4, r0
     152:	40 04       	cpc	r4, r0
     154:	19 04       	cpc	r1, r9
     156:	40 04       	cpc	r4, r0
     158:	40 04       	cpc	r4, r0
     15a:	40 04       	cpc	r4, r0
     15c:	40 04       	cpc	r4, r0
     15e:	40 04       	cpc	r4, r0
     160:	40 04       	cpc	r4, r0
     162:	40 04       	cpc	r4, r0
     164:	40 04       	cpc	r4, r0
     166:	40 04       	cpc	r4, r0
     168:	40 04       	cpc	r4, r0
     16a:	40 04       	cpc	r4, r0
     16c:	40 04       	cpc	r4, r0
     16e:	40 04       	cpc	r4, r0
     170:	40 04       	cpc	r4, r0
     172:	40 04       	cpc	r4, r0
     174:	0d 04       	cpc	r0, r13
     176:	40 04       	cpc	r4, r0
     178:	40 04       	cpc	r4, r0
     17a:	40 04       	cpc	r4, r0
     17c:	40 04       	cpc	r4, r0
     17e:	40 04       	cpc	r4, r0
     180:	40 04       	cpc	r4, r0
     182:	40 04       	cpc	r4, r0
     184:	2b 04       	cpc	r2, r11

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 eb       	ldi	r30, 0xB0	; 176
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 37       	cpi	r26, 0x76	; 118
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e7       	ldi	r26, 0x76	; 118
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 38       	cpi	r26, 0x8C	; 140
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	1d d2       	rcall	.+1082   	; 0x5fc <main>
     1c2:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	87 e0       	ldi	r24, 0x07	; 7
     1d4:	92 e0       	ldi	r25, 0x02	; 2
     1d6:	e1 d5       	rcall	.+3010   	; 0xd9a <puts>
     1d8:	50 d2       	rcall	.+1184   	; 0x67a <SPI_init>
     1da:	e9 d1       	rcall	.+978    	; 0x5ae <MCP2515_reset>
     1dc:	8f e9       	ldi	r24, 0x9F	; 159
     1de:	9f e0       	ldi	r25, 0x0F	; 15
     1e0:	01 97       	sbiw	r24, 0x01	; 1
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <CAN_init+0x18>
     1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <CAN_init+0x1e>
     1e6:	00 00       	nop
     1e8:	8e e0       	ldi	r24, 0x0E	; 14
     1ea:	e6 d1       	rcall	.+972    	; 0x5b8 <MCP2515_read>
     1ec:	89 83       	std	Y+1, r24	; 0x01
     1ee:	89 81       	ldd	r24, Y+1	; 0x01
     1f0:	80 7e       	andi	r24, 0xE0	; 224
     1f2:	80 38       	cpi	r24, 0x80	; 128
     1f4:	31 f0       	breq	.+12     	; 0x202 <CAN_init+0x3a>
     1f6:	86 e1       	ldi	r24, 0x16	; 22
     1f8:	92 e0       	ldi	r25, 0x02	; 2
     1fa:	cf d5       	rcall	.+2974   	; 0xd9a <puts>
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	2c c0       	rjmp	.+88     	; 0x25a <CAN_init+0x92>
     202:	41 e0       	ldi	r20, 0x01	; 1
     204:	61 e0       	ldi	r22, 0x01	; 1
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	e5 d1       	rcall	.+970    	; 0x5d4 <MCP2515_bit_modify>
     20a:	4f ef       	ldi	r20, 0xFF	; 255
     20c:	60 e6       	ldi	r22, 0x60	; 96
     20e:	80 e6       	ldi	r24, 0x60	; 96
     210:	e1 d1       	rcall	.+962    	; 0x5d4 <MCP2515_bit_modify>
     212:	40 e0       	ldi	r20, 0x00	; 0
     214:	60 ee       	ldi	r22, 0xE0	; 224
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	dd d1       	rcall	.+954    	; 0x5d4 <MCP2515_bit_modify>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	cd d1       	rcall	.+922    	; 0x5b8 <MCP2515_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	80 7e       	andi	r24, 0xE0	; 224
     224:	31 f0       	breq	.+12     	; 0x232 <CAN_init+0x6a>
     226:	81 e4       	ldi	r24, 0x41	; 65
     228:	92 e0       	ldi	r25, 0x02	; 2
     22a:	b7 d5       	rcall	.+2926   	; 0xd9a <puts>
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	14 c0       	rjmp	.+40     	; 0x25a <CAN_init+0x92>
     232:	eb e6       	ldi	r30, 0x6B	; 107
     234:	f0 e0       	ldi	r31, 0x00	; 0
     236:	80 81       	ld	r24, Z
     238:	80 64       	ori	r24, 0x40	; 64
     23a:	80 83       	st	Z, r24
     23c:	e8 e6       	ldi	r30, 0x68	; 104
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	81 60       	ori	r24, 0x01	; 1
     244:	80 83       	st	Z, r24
     246:	e9 e6       	ldi	r30, 0x69	; 105
     248:	f0 e0       	ldi	r31, 0x00	; 0
     24a:	80 81       	ld	r24, Z
     24c:	8d 7f       	andi	r24, 0xFD	; 253
     24e:	80 83       	st	Z, r24
     250:	80 81       	ld	r24, Z
     252:	8e 7f       	andi	r24, 0xFE	; 254
     254:	80 83       	st	Z, r24
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0f 90       	pop	r0
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <CAN_recieve>:
     262:	7f 92       	push	r7
     264:	8f 92       	push	r8
     266:	9f 92       	push	r9
     268:	af 92       	push	r10
     26a:	bf 92       	push	r11
     26c:	cf 92       	push	r12
     26e:	df 92       	push	r13
     270:	ef 92       	push	r14
     272:	ff 92       	push	r15
     274:	0f 93       	push	r16
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
     280:	2c 97       	sbiw	r28, 0x0c	; 12
     282:	0f b6       	in	r0, 0x3f	; 63
     284:	f8 94       	cli
     286:	de bf       	out	0x3e, r29	; 62
     288:	0f be       	out	0x3f, r0	; 63
     28a:	cd bf       	out	0x3d, r28	; 61
     28c:	5c 01       	movw	r10, r24
     28e:	81 e6       	ldi	r24, 0x61	; 97
     290:	93 d1       	rcall	.+806    	; 0x5b8 <MCP2515_read>
     292:	88 2e       	mov	r8, r24
     294:	82 e6       	ldi	r24, 0x62	; 98
     296:	90 d1       	rcall	.+800    	; 0x5b8 <MCP2515_read>
     298:	82 95       	swap	r24
     29a:	86 95       	lsr	r24
     29c:	87 70       	andi	r24, 0x07	; 7
     29e:	91 2c       	mov	r9, r1
     2a0:	88 0c       	add	r8, r8
     2a2:	99 1c       	adc	r9, r9
     2a4:	88 0c       	add	r8, r8
     2a6:	99 1c       	adc	r9, r9
     2a8:	88 0c       	add	r8, r8
     2aa:	99 1c       	adc	r9, r9
     2ac:	88 2a       	or	r8, r24
     2ae:	85 e6       	ldi	r24, 0x65	; 101
     2b0:	83 d1       	rcall	.+774    	; 0x5b8 <MCP2515_read>
     2b2:	8f 70       	andi	r24, 0x0F	; 15
     2b4:	c8 2e       	mov	r12, r24
     2b6:	d1 2c       	mov	r13, r1
     2b8:	89 e0       	ldi	r24, 0x09	; 9
     2ba:	c8 16       	cp	r12, r24
     2bc:	d1 04       	cpc	r13, r1
     2be:	24 f0       	brlt	.+8      	; 0x2c8 <CAN_recieve+0x66>
     2c0:	68 94       	set
     2c2:	cc 24       	eor	r12, r12
     2c4:	c3 f8       	bld	r12, 3
     2c6:	d1 2c       	mov	r13, r1
     2c8:	1c 14       	cp	r1, r12
     2ca:	1d 04       	cpc	r1, r13
     2cc:	9c f4       	brge	.+38     	; 0x2f4 <CAN_recieve+0x92>
     2ce:	8e 01       	movw	r16, r28
     2d0:	0b 5f       	subi	r16, 0xFB	; 251
     2d2:	1f 4f       	sbci	r17, 0xFF	; 255
     2d4:	78 01       	movw	r14, r16
     2d6:	ec 0c       	add	r14, r12
     2d8:	fd 1c       	adc	r15, r13
     2da:	0f 2e       	mov	r0, r31
     2dc:	f6 e6       	ldi	r31, 0x66	; 102
     2de:	7f 2e       	mov	r7, r31
     2e0:	f0 2d       	mov	r31, r0
     2e2:	87 2d       	mov	r24, r7
     2e4:	69 d1       	rcall	.+722    	; 0x5b8 <MCP2515_read>
     2e6:	f8 01       	movw	r30, r16
     2e8:	81 93       	st	Z+, r24
     2ea:	8f 01       	movw	r16, r30
     2ec:	73 94       	inc	r7
     2ee:	ee 15       	cp	r30, r14
     2f0:	ff 05       	cpc	r31, r15
     2f2:	b9 f7       	brne	.-18     	; 0x2e2 <CAN_recieve+0x80>
     2f4:	10 92 76 02 	sts	0x0276, r1
     2f8:	9a 82       	std	Y+2, r9	; 0x02
     2fa:	89 82       	std	Y+1, r8	; 0x01
     2fc:	dc 82       	std	Y+4, r13	; 0x04
     2fe:	cb 82       	std	Y+3, r12	; 0x03
     300:	8c e0       	ldi	r24, 0x0C	; 12
     302:	fe 01       	movw	r30, r28
     304:	31 96       	adiw	r30, 0x01	; 1
     306:	d5 01       	movw	r26, r10
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <CAN_recieve+0xa6>
     310:	c5 01       	movw	r24, r10
     312:	2c 96       	adiw	r28, 0x0c	; 12
     314:	0f b6       	in	r0, 0x3f	; 63
     316:	f8 94       	cli
     318:	de bf       	out	0x3e, r29	; 62
     31a:	0f be       	out	0x3f, r0	; 63
     31c:	cd bf       	out	0x3d, r28	; 61
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	1f 91       	pop	r17
     324:	0f 91       	pop	r16
     326:	ff 90       	pop	r15
     328:	ef 90       	pop	r14
     32a:	df 90       	pop	r13
     32c:	cf 90       	pop	r12
     32e:	bf 90       	pop	r11
     330:	af 90       	pop	r10
     332:	9f 90       	pop	r9
     334:	8f 90       	pop	r8
     336:	7f 90       	pop	r7
     338:	08 95       	ret

0000033a <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     33a:	40 e0       	ldi	r20, 0x00	; 0
     33c:	61 e0       	ldi	r22, 0x01	; 1
     33e:	8c e2       	ldi	r24, 0x2C	; 44
     340:	49 d1       	rcall	.+658    	; 0x5d4 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     342:	40 e0       	ldi	r20, 0x00	; 0
     344:	64 e0       	ldi	r22, 0x04	; 4
     346:	8c e2       	ldi	r24, 0x2C	; 44
     348:	45 d1       	rcall	.+650    	; 0x5d4 <MCP2515_bit_modify>
	rx_int_flag = 1;
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	80 93 76 02 	sts	0x0276, r24
     350:	08 95       	ret

00000352 <__vector_9>:
	
}

ISR(PCINT0_vect){
     352:	1f 92       	push	r1
     354:	0f 92       	push	r0
     356:	0f b6       	in	r0, 0x3f	; 63
     358:	0f 92       	push	r0
     35a:	11 24       	eor	r1, r1
     35c:	0b b6       	in	r0, 0x3b	; 59
     35e:	0f 92       	push	r0
     360:	2f 93       	push	r18
     362:	3f 93       	push	r19
     364:	4f 93       	push	r20
     366:	5f 93       	push	r21
     368:	6f 93       	push	r22
     36a:	7f 93       	push	r23
     36c:	8f 93       	push	r24
     36e:	9f 93       	push	r25
     370:	af 93       	push	r26
     372:	bf 93       	push	r27
     374:	ef 93       	push	r30
     376:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     378:	e0 df       	rcall	.-64     	; 0x33a <CAN_int_vect>
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	bf 91       	pop	r27
     380:	af 91       	pop	r26
     382:	9f 91       	pop	r25
     384:	8f 91       	pop	r24
     386:	7f 91       	pop	r23
     388:	6f 91       	pop	r22
     38a:	5f 91       	pop	r21
     38c:	4f 91       	pop	r20
     38e:	3f 91       	pop	r19
     390:	2f 91       	pop	r18
     392:	0f 90       	pop	r0
     394:	0b be       	out	0x3b, r0	; 59
     396:	0f 90       	pop	r0
     398:	0f be       	out	0x3f, r0	; 63
     39a:	0f 90       	pop	r0
     39c:	1f 90       	pop	r1
     39e:	18 95       	reti

000003a0 <ADC_init>:
	uint16_t data = ADCL | ADCH << 8;
	uint8_t data_l = ADCL; 
	uint8_t data_h = ADCH; 

	return data;
}
     3a0:	80 98       	cbi	0x10, 0	; 16
     3a2:	ea e7       	ldi	r30, 0x7A	; 122
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	80 68       	ori	r24, 0x80	; 128
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	84 60       	ori	r24, 0x04	; 4
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	82 60       	ori	r24, 0x02	; 2
     3b6:	80 83       	st	Z, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	81 60       	ori	r24, 0x01	; 1
     3bc:	80 83       	st	Z, r24
     3be:	ac e7       	ldi	r26, 0x7C	; 124
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	8c 91       	ld	r24, X
     3c4:	80 68       	ori	r24, 0x80	; 128
     3c6:	8c 93       	st	X, r24
     3c8:	8c 91       	ld	r24, X
     3ca:	80 64       	ori	r24, 0x40	; 64
     3cc:	8c 93       	st	X, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	88 60       	ori	r24, 0x08	; 8
     3d2:	80 83       	st	Z, r24
     3d4:	08 95       	ret

000003d6 <__vector_29>:



ISR(ADC_vect){
     3d6:	1f 92       	push	r1
     3d8:	0f 92       	push	r0
     3da:	0f b6       	in	r0, 0x3f	; 63
     3dc:	0f 92       	push	r0
     3de:	11 24       	eor	r1, r1
     3e0:	8f 93       	push	r24
     3e2:	9f 93       	push	r25
	ADC_ready = 1;
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	90 93 7f 02 	sts	0x027F, r25
     3ec:	80 93 7e 02 	sts	0x027E, r24
	//wake up the CPU
}
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <DAC_init>:
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	
	TWI_Master_Initialise();
     3fe:	a7 d1       	rcall	.+846    	; 0x74e <TWI_Master_Initialise>
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     400:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     402:	51 9a       	sbi	0x0a, 1	; 10
     404:	08 95       	ret

00000406 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     406:	cf 93       	push	r28
     408:	df 93       	push	r29
     40a:	00 d0       	rcall	.+0      	; 0x40c <DAC_send_data+0x6>
     40c:	cd b7       	in	r28, 0x3d	; 61
     40e:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     410:	90 e5       	ldi	r25, 0x50	; 80
     412:	99 83       	std	Y+1, r25	; 0x01
     414:	1a 82       	std	Y+2, r1	; 0x02
     416:	8b 83       	std	Y+3, r24	; 0x03
	printf("data = %d \n", data);
     418:	1f 92       	push	r1
     41a:	8f 93       	push	r24
     41c:	89 e6       	ldi	r24, 0x69	; 105
     41e:	92 e0       	ldi	r25, 0x02	; 2
     420:	9f 93       	push	r25
     422:	8f 93       	push	r24
     424:	a9 d4       	rcall	.+2386   	; 0xd78 <printf>
	TWI_Start_Transceiver_With_Data(msg, 3);
     426:	63 e0       	ldi	r22, 0x03	; 3
     428:	ce 01       	movw	r24, r28
     42a:	01 96       	adiw	r24, 0x01	; 1
     42c:	9a d1       	rcall	.+820    	; 0x762 <TWI_Start_Transceiver_With_Data>
     42e:	0f 90       	pop	r0
     430:	0f 90       	pop	r0
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
}
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	08 95       	ret

00000442 <motor_init>:
#include "driver_DAC.h"
#include <avr/io.h>

void motor_init(void){
	//declare output pins
	set_bit(DDRH, PH5);				//EN as output
     442:	e1 e0       	ldi	r30, 0x01	; 1
     444:	f1 e0       	ldi	r31, 0x01	; 1
     446:	80 81       	ld	r24, Z
     448:	80 62       	ori	r24, 0x20	; 32
     44a:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//DIR as output
     44c:	80 81       	ld	r24, Z
     44e:	80 64       	ori	r24, 0x40	; 64
     450:	80 83       	st	Z, r24
	
	//prescale SCK to f_osc/64
	set_bit(TWSR, TWPS1); 
     452:	e9 eb       	ldi	r30, 0xB9	; 185
     454:	f0 e0       	ldi	r31, 0x00	; 0
     456:	80 81       	ld	r24, Z
     458:	82 60       	ori	r24, 0x02	; 2
     45a:	80 83       	st	Z, r24
	set_bit(TWSR, TWPS0);
     45c:	80 81       	ld	r24, Z
     45e:	81 60       	ori	r24, 0x01	; 1
     460:	80 83       	st	Z, r24
	
	//enable motor
	set_bit(PORTH, PH5);			
     462:	e2 e0       	ldi	r30, 0x02	; 2
     464:	f1 e0       	ldi	r31, 0x01	; 1
     466:	80 81       	ld	r24, Z
     468:	80 62       	ori	r24, 0x20	; 32
     46a:	80 83       	st	Z, r24
     46c:	08 95       	ret

0000046e <motor_set_dir>:
	
}

void motor_set_dir(int dir){
	
	if (dir < 132){
     46e:	84 38       	cpi	r24, 0x84	; 132
     470:	91 05       	cpc	r25, r1
     472:	34 f4       	brge	.+12     	; 0x480 <motor_set_dir+0x12>
		clr_bit(PORTH, PH6);
     474:	e2 e0       	ldi	r30, 0x02	; 2
     476:	f1 e0       	ldi	r31, 0x01	; 1
     478:	80 81       	ld	r24, Z
     47a:	8f 7b       	andi	r24, 0xBF	; 191
     47c:	80 83       	st	Z, r24
     47e:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH6);
     480:	e2 e0       	ldi	r30, 0x02	; 2
     482:	f1 e0       	ldi	r31, 0x01	; 1
     484:	80 81       	ld	r24, Z
     486:	80 64       	ori	r24, 0x40	; 64
     488:	80 83       	st	Z, r24
     48a:	08 95       	ret

0000048c <motor_drive>:
	
}


//Get joystick input 0-50: Left, 50-100: Right
void motor_drive(int joystick_value){
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	ec 01       	movw	r28, r24
	
	motor_set_dir(joystick_value);
     492:	ed df       	rcall	.-38     	; 0x46e <motor_set_dir>
	
	if(joystick_value > 135){
     494:	c8 38       	cpi	r28, 0x88	; 136
     496:	d1 05       	cpc	r29, r1
     498:	8c f0       	brlt	.+34     	; 0x4bc <motor_drive+0x30>
		DAC_send_data((int)(joystick_value-135)*2.125); //Scaling
     49a:	be 01       	movw	r22, r28
     49c:	67 58       	subi	r22, 0x87	; 135
     49e:	71 09       	sbc	r23, r1
     4a0:	88 27       	eor	r24, r24
     4a2:	77 fd       	sbrc	r23, 7
     4a4:	80 95       	com	r24
     4a6:	98 2f       	mov	r25, r24
     4a8:	00 d3       	rcall	.+1536   	; 0xaaa <__floatsisf>
     4aa:	20 e0       	ldi	r18, 0x00	; 0
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	48 e0       	ldi	r20, 0x08	; 8
     4b0:	50 e4       	ldi	r21, 0x40	; 64
     4b2:	af d3       	rcall	.+1886   	; 0xc12 <__mulsf3>
     4b4:	cc d2       	rcall	.+1432   	; 0xa4e <__fixunssfsi>
     4b6:	86 2f       	mov	r24, r22
     4b8:	a6 df       	rcall	.-180    	; 0x406 <DAC_send_data>
     4ba:	1c c0       	rjmp	.+56     	; 0x4f4 <motor_drive+0x68>
	}
	else if(joystick_value < 130){
     4bc:	c2 38       	cpi	r28, 0x82	; 130
     4be:	d1 05       	cpc	r29, r1
     4c0:	bc f4       	brge	.+46     	; 0x4f0 <motor_drive+0x64>
		DAC_send_data((int)(130-joystick_value)*(double)255/130);
     4c2:	62 e8       	ldi	r22, 0x82	; 130
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	6c 1b       	sub	r22, r28
     4c8:	7d 0b       	sbc	r23, r29
     4ca:	88 27       	eor	r24, r24
     4cc:	77 fd       	sbrc	r23, 7
     4ce:	80 95       	com	r24
     4d0:	98 2f       	mov	r25, r24
     4d2:	eb d2       	rcall	.+1494   	; 0xaaa <__floatsisf>
     4d4:	20 e0       	ldi	r18, 0x00	; 0
     4d6:	30 e0       	ldi	r19, 0x00	; 0
     4d8:	4f e7       	ldi	r20, 0x7F	; 127
     4da:	53 e4       	ldi	r21, 0x43	; 67
     4dc:	9a d3       	rcall	.+1844   	; 0xc12 <__mulsf3>
     4de:	20 e0       	ldi	r18, 0x00	; 0
     4e0:	30 e0       	ldi	r19, 0x00	; 0
     4e2:	42 e0       	ldi	r20, 0x02	; 2
     4e4:	53 e4       	ldi	r21, 0x43	; 67
     4e6:	4b d2       	rcall	.+1174   	; 0x97e <__divsf3>
     4e8:	b2 d2       	rcall	.+1380   	; 0xa4e <__fixunssfsi>
     4ea:	86 2f       	mov	r24, r22
     4ec:	8c df       	rcall	.-232    	; 0x406 <DAC_send_data>
     4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <motor_drive+0x68>
	}
	else{
		DAC_send_data(0);
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	89 df       	rcall	.-238    	; 0x406 <DAC_send_data>
	}
	
}
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	08 95       	ret

000004fa <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     4fa:	ce d0       	rcall	.+412    	; 0x698 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     4fc:	66 ea       	ldi	r22, 0xA6	; 166
     4fe:	7b e9       	ldi	r23, 0x9B	; 155
     500:	84 ec       	ldi	r24, 0xC4	; 196
     502:	9a e3       	ldi	r25, 0x3A	; 58
     504:	f0 c0       	rjmp	.+480    	; 0x6e6 <pwm_set_pulse_width>
     506:	08 95       	ret

00000508 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     508:	88 38       	cpi	r24, 0x88	; 136
     50a:	a8 f0       	brcs	.+42     	; 0x536 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     50c:	68 2f       	mov	r22, r24
     50e:	70 e0       	ldi	r23, 0x00	; 0
     510:	64 58       	subi	r22, 0x84	; 132
     512:	71 09       	sbc	r23, r1
     514:	88 27       	eor	r24, r24
     516:	77 fd       	sbrc	r23, 7
     518:	80 95       	com	r24
     51a:	98 2f       	mov	r25, r24
     51c:	c6 d2       	rcall	.+1420   	; 0xaaa <__floatsisf>
     51e:	2d eb       	ldi	r18, 0xBD	; 189
     520:	37 e3       	ldi	r19, 0x37	; 55
     522:	46 e8       	ldi	r20, 0x86	; 134
     524:	56 e3       	ldi	r21, 0x36	; 54
     526:	75 d3       	rcall	.+1770   	; 0xc12 <__mulsf3>
     528:	26 ea       	ldi	r18, 0xA6	; 166
     52a:	3b e9       	ldi	r19, 0x9B	; 155
     52c:	44 ec       	ldi	r20, 0xC4	; 196
     52e:	5a e3       	ldi	r21, 0x3A	; 58
     530:	be d1       	rcall	.+892    	; 0x8ae <__addsf3>
     532:	d9 c0       	rjmp	.+434    	; 0x6e6 <pwm_set_pulse_width>
     534:	08 95       	ret
	}
	else if (dir < 130){
     536:	82 38       	cpi	r24, 0x82	; 130
     538:	88 f4       	brcc	.+34     	; 0x55c <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     53a:	68 2f       	mov	r22, r24
     53c:	70 e0       	ldi	r23, 0x00	; 0
     53e:	80 e0       	ldi	r24, 0x00	; 0
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	b3 d2       	rcall	.+1382   	; 0xaaa <__floatsisf>
     544:	2d eb       	ldi	r18, 0xBD	; 189
     546:	37 e3       	ldi	r19, 0x37	; 55
     548:	46 e8       	ldi	r20, 0x86	; 134
     54a:	56 e3       	ldi	r21, 0x36	; 54
     54c:	62 d3       	rcall	.+1732   	; 0xc12 <__mulsf3>
     54e:	2a ef       	ldi	r18, 0xFA	; 250
     550:	3d ee       	ldi	r19, 0xED	; 237
     552:	4b e6       	ldi	r20, 0x6B	; 107
     554:	5a e3       	ldi	r21, 0x3A	; 58
     556:	ab d1       	rcall	.+854    	; 0x8ae <__addsf3>
     558:	c6 c0       	rjmp	.+396    	; 0x6e6 <pwm_set_pulse_width>
     55a:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     55c:	66 ea       	ldi	r22, 0xA6	; 166
     55e:	7b e9       	ldi	r23, 0x9B	; 155
     560:	84 ec       	ldi	r24, 0xC4	; 196
     562:	9a e3       	ldi	r25, 0x3A	; 58
     564:	c0 c0       	rjmp	.+384    	; 0x6e6 <pwm_set_pulse_width>
     566:	08 95       	ret

00000568 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     568:	e0 ec       	ldi	r30, 0xC0	; 192
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	90 81       	ld	r25, Z
     56e:	95 ff       	sbrs	r25, 5
     570:	fd cf       	rjmp	.-6      	; 0x56c <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     572:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     576:	80 e0       	ldi	r24, 0x00	; 0
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	08 95       	ret

0000057c <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     57c:	e0 ec       	ldi	r30, 0xC0	; 192
     57e:	f0 e0       	ldi	r31, 0x00	; 0
     580:	80 81       	ld	r24, Z
     582:	88 23       	and	r24, r24
     584:	ec f7       	brge	.-6      	; 0x580 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     586:	80 91 c6 00 	lds	r24, 0x00C6
}
     58a:	08 95       	ret

0000058c <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     58c:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     590:	88 e1       	ldi	r24, 0x18	; 24
     592:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     596:	6e eb       	ldi	r22, 0xBE	; 190
     598:	72 e0       	ldi	r23, 0x02	; 2
     59a:	84 eb       	ldi	r24, 0xB4	; 180
     59c:	92 e0       	ldi	r25, 0x02	; 2
     59e:	a2 d3       	rcall	.+1860   	; 0xce4 <fdevopen>
     5a0:	90 93 81 02 	sts	0x0281, r25
     5a4:	80 93 80 02 	sts	0x0280, r24
	
	
	return 0; 
}
     5a8:	80 e0       	ldi	r24, 0x00	; 0
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	08 95       	ret

000005ae <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     5ae:	61 d0       	rcall	.+194    	; 0x672 <SPI_activate_SS>
     5b0:	80 ec       	ldi	r24, 0xC0	; 192
     5b2:	59 d0       	rcall	.+178    	; 0x666 <SPI_read_write>
     5b4:	60 c0       	rjmp	.+192    	; 0x676 <SPI_deactivate_SS>
     5b6:	08 95       	ret

000005b8 <MCP2515_read>:
     5b8:	cf 93       	push	r28
     5ba:	c8 2f       	mov	r28, r24
     5bc:	5a d0       	rcall	.+180    	; 0x672 <SPI_activate_SS>
     5be:	83 e0       	ldi	r24, 0x03	; 3
     5c0:	52 d0       	rcall	.+164    	; 0x666 <SPI_read_write>
     5c2:	8c 2f       	mov	r24, r28
     5c4:	50 d0       	rcall	.+160    	; 0x666 <SPI_read_write>
     5c6:	80 e0       	ldi	r24, 0x00	; 0
     5c8:	4e d0       	rcall	.+156    	; 0x666 <SPI_read_write>
     5ca:	c8 2f       	mov	r28, r24
     5cc:	54 d0       	rcall	.+168    	; 0x676 <SPI_deactivate_SS>
     5ce:	8c 2f       	mov	r24, r28
     5d0:	cf 91       	pop	r28
     5d2:	08 95       	ret

000005d4 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     5d4:	1f 93       	push	r17
     5d6:	cf 93       	push	r28
     5d8:	df 93       	push	r29
     5da:	18 2f       	mov	r17, r24
     5dc:	d6 2f       	mov	r29, r22
     5de:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     5e0:	48 d0       	rcall	.+144    	; 0x672 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     5e2:	85 e0       	ldi	r24, 0x05	; 5
     5e4:	40 d0       	rcall	.+128    	; 0x666 <SPI_read_write>
	SPI_read_write(address);
     5e6:	81 2f       	mov	r24, r17
     5e8:	3e d0       	rcall	.+124    	; 0x666 <SPI_read_write>
	SPI_read_write(mask_byte);
     5ea:	8d 2f       	mov	r24, r29
     5ec:	3c d0       	rcall	.+120    	; 0x666 <SPI_read_write>
	SPI_read_write(data_byte);
     5ee:	8c 2f       	mov	r24, r28
     5f0:	3a d0       	rcall	.+116    	; 0x666 <SPI_read_write>
	SPI_deactivate_SS();
     5f2:	41 d0       	rcall	.+130    	; 0x676 <SPI_deactivate_SS>
     5f4:	df 91       	pop	r29
     5f6:	cf 91       	pop	r28
     5f8:	1f 91       	pop	r17
     5fa:	08 95       	ret

000005fc <main>:
#include "driver_DAC.h"

volatile uint8_t rx_int_flag = 0;

int main(void)
{
     5fc:	cf 93       	push	r28
     5fe:	df 93       	push	r29
     600:	cd b7       	in	r28, 0x3d	; 61
     602:	de b7       	in	r29, 0x3e	; 62
     604:	2c 97       	sbiw	r28, 0x0c	; 12
     606:	0f b6       	in	r0, 0x3f	; 63
     608:	f8 94       	cli
     60a:	de bf       	out	0x3e, r29	; 62
     60c:	0f be       	out	0x3f, r0	; 63
     60e:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     610:	f8 94       	cli
	UART_init(MYUBRR);
     612:	87 e6       	ldi	r24, 0x67	; 103
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	ba df       	rcall	.-140    	; 0x58c <UART_init>
	CAN_init();
     618:	d7 dd       	rcall	.-1106   	; 0x1c8 <CAN_init>
	servo_init();
     61a:	6f df       	rcall	.-290    	; 0x4fa <servo_init>
	ADC_init();
     61c:	c1 de       	rcall	.-638    	; 0x3a0 <ADC_init>
	motor_init();
     61e:	11 df       	rcall	.-478    	; 0x442 <motor_init>
	sei();			//global interrupt enable
     620:	78 94       	sei
	DAC_init();
     622:	ed de       	rcall	.-550    	; 0x3fe <DAC_init>
	while(1)
	{
		if(rx_int_flag){
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
     624:	f1 2c       	mov	r15, r1
     626:	00 e0       	ldi	r16, 0x00	; 0
	*/
	//pwm_set_pulse_width(0.015);
	
	while(1)
	{
		if(rx_int_flag){
     628:	80 91 76 02 	lds	r24, 0x0276
     62c:	88 23       	and	r24, r24
     62e:	a1 f0       	breq	.+40     	; 0x658 <main+0x5c>
			Message recieve_msg = CAN_recieve();
     630:	ce 01       	movw	r24, r28
     632:	01 96       	adiw	r24, 0x01	; 1
     634:	16 de       	rcall	.-980    	; 0x262 <CAN_recieve>
     636:	2b 81       	ldd	r18, Y+3	; 0x03
     638:	3c 81       	ldd	r19, Y+4	; 0x04
			
			for (int i = 0; i < recieve_msg.length; i ++){
     63a:	12 16       	cp	r1, r18
     63c:	13 06       	cpc	r1, r19
     63e:	34 f4       	brge	.+12     	; 0x64c <main+0x50>
     640:	8f 2d       	mov	r24, r15
     642:	90 2f       	mov	r25, r16
     644:	01 96       	adiw	r24, 0x01	; 1
     646:	82 17       	cp	r24, r18
     648:	93 07       	cpc	r25, r19
     64a:	e1 f7       	brne	.-8      	; 0x644 <main+0x48>
				//printf("%d", recieve_msg.data[i]);
				//printf("\n");
			}
			uint8_t joystick_pos_x = recieve_msg.data[0];
     64c:	1d 81       	ldd	r17, Y+5	; 0x05
			uint8_t joystick_pos_y = recieve_msg.data[1];
			//printf("X = %d \t", recieve_msg.data[0]);
			//printf("y = %d \n", recieve_msg.data[1]);
			servo_set_pos(joystick_pos_y);
     64e:	8e 81       	ldd	r24, Y+6	; 0x06
     650:	5b df       	rcall	.-330    	; 0x508 <servo_set_pos>
			motor_drive(joystick_pos_x);
     652:	81 2f       	mov	r24, r17
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	1a df       	rcall	.-460    	; 0x48c <motor_drive>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     658:	8f e9       	ldi	r24, 0x9F	; 159
     65a:	9f e0       	ldi	r25, 0x0F	; 15
     65c:	01 97       	sbiw	r24, 0x01	; 1
     65e:	f1 f7       	brne	.-4      	; 0x65c <main+0x60>
     660:	00 c0       	rjmp	.+0      	; 0x662 <main+0x66>
     662:	00 00       	nop
     664:	e1 cf       	rjmp	.-62     	; 0x628 <main+0x2c>

00000666 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     666:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     668:	0d b4       	in	r0, 0x2d	; 45
     66a:	07 fe       	sbrs	r0, 7
     66c:	fd cf       	rjmp	.-6      	; 0x668 <SPI_read_write+0x2>
	
	return SPDR;
     66e:	8e b5       	in	r24, 0x2e	; 46
}
     670:	08 95       	ret

00000672 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     672:	2f 98       	cbi	0x05, 7	; 5
     674:	08 95       	ret

00000676 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     676:	2f 9a       	sbi	0x05, 7	; 5
     678:	08 95       	ret

0000067a <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     67a:	8c b5       	in	r24, 0x2c	; 44
     67c:	80 61       	ori	r24, 0x10	; 16
     67e:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     680:	8c b5       	in	r24, 0x2c	; 44
     682:	81 60       	ori	r24, 0x01	; 1
     684:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     686:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     688:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     68a:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     68c:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     68e:	8c b5       	in	r24, 0x2c	; 44
     690:	80 64       	ori	r24, 0x40	; 64
     692:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     694:	f0 cf       	rjmp	.-32     	; 0x676 <SPI_deactivate_SS>
     696:	08 95       	ret

00000698 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     698:	e0 e8       	ldi	r30, 0x80	; 128
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	80 81       	ld	r24, Z
     69e:	80 68       	ori	r24, 0x80	; 128
     6a0:	80 83       	st	Z, r24
     6a2:	80 81       	ld	r24, Z
     6a4:	8f 7b       	andi	r24, 0xBF	; 191
     6a6:	80 83       	st	Z, r24
     6a8:	80 81       	ld	r24, Z
     6aa:	82 60       	ori	r24, 0x02	; 2
     6ac:	80 83       	st	Z, r24
     6ae:	80 81       	ld	r24, Z
     6b0:	8e 7f       	andi	r24, 0xFE	; 254
     6b2:	80 83       	st	Z, r24
     6b4:	e1 e8       	ldi	r30, 0x81	; 129
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
     6b8:	80 81       	ld	r24, Z
     6ba:	88 60       	ori	r24, 0x08	; 8
     6bc:	80 83       	st	Z, r24
     6be:	80 81       	ld	r24, Z
     6c0:	80 61       	ori	r24, 0x10	; 16
     6c2:	80 83       	st	Z, r24
     6c4:	80 81       	ld	r24, Z
     6c6:	84 60       	ori	r24, 0x04	; 4
     6c8:	80 83       	st	Z, r24
     6ca:	80 81       	ld	r24, Z
     6cc:	8d 7f       	andi	r24, 0xFD	; 253
     6ce:	80 83       	st	Z, r24
     6d0:	80 81       	ld	r24, Z
     6d2:	8e 7f       	andi	r24, 0xFE	; 254
     6d4:	80 83       	st	Z, r24
     6d6:	25 9a       	sbi	0x04, 5	; 4
     6d8:	81 ee       	ldi	r24, 0xE1	; 225
     6da:	94 e0       	ldi	r25, 0x04	; 4
     6dc:	90 93 87 00 	sts	0x0087, r25
     6e0:	80 93 86 00 	sts	0x0086, r24
     6e4:	08 95       	ret

000006e6 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     6e6:	cf 92       	push	r12
     6e8:	df 92       	push	r13
     6ea:	ef 92       	push	r14
     6ec:	ff 92       	push	r15
     6ee:	cf 93       	push	r28
     6f0:	6b 01       	movw	r12, r22
     6f2:	7c 01       	movw	r14, r24
	cli();
     6f4:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     6f6:	c1 e0       	ldi	r28, 0x01	; 1
     6f8:	2a ef       	ldi	r18, 0xFA	; 250
     6fa:	3d ee       	ldi	r19, 0xED	; 237
     6fc:	4b e6       	ldi	r20, 0x6B	; 107
     6fe:	5a e3       	ldi	r21, 0x3A	; 58
     700:	84 d2       	rcall	.+1288   	; 0xc0a <__gesf2>
     702:	18 16       	cp	r1, r24
     704:	0c f0       	brlt	.+2      	; 0x708 <pwm_set_pulse_width+0x22>
     706:	c0 e0       	ldi	r28, 0x00	; 0
     708:	cc 23       	and	r28, r28
     70a:	d1 f0       	breq	.+52     	; 0x740 <pwm_set_pulse_width+0x5a>
     70c:	27 e2       	ldi	r18, 0x27	; 39
     70e:	30 ea       	ldi	r19, 0xA0	; 160
     710:	49 e0       	ldi	r20, 0x09	; 9
     712:	5b e3       	ldi	r21, 0x3B	; 59
     714:	c7 01       	movw	r24, r14
     716:	b6 01       	movw	r22, r12
     718:	2e d1       	rcall	.+604    	; 0x976 <__cmpsf2>
     71a:	88 23       	and	r24, r24
     71c:	8c f4       	brge	.+34     	; 0x740 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     71e:	20 e0       	ldi	r18, 0x00	; 0
     720:	34 e2       	ldi	r19, 0x24	; 36
     722:	44 e7       	ldi	r20, 0x74	; 116
     724:	57 e4       	ldi	r21, 0x47	; 71
     726:	c7 01       	movw	r24, r14
     728:	b6 01       	movw	r22, r12
     72a:	73 d2       	rcall	.+1254   	; 0xc12 <__mulsf3>
     72c:	20 e0       	ldi	r18, 0x00	; 0
     72e:	30 e0       	ldi	r19, 0x00	; 0
     730:	40 e0       	ldi	r20, 0x00	; 0
     732:	5f e3       	ldi	r21, 0x3F	; 63
     734:	bb d0       	rcall	.+374    	; 0x8ac <__subsf3>
     736:	8b d1       	rcall	.+790    	; 0xa4e <__fixunssfsi>
		OCR1A = pulse;
     738:	70 93 89 00 	sts	0x0089, r23
     73c:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     740:	78 94       	sei
}
     742:	cf 91       	pop	r28
     744:	ff 90       	pop	r15
     746:	ef 90       	pop	r14
     748:	df 90       	pop	r13
     74a:	cf 90       	pop	r12
     74c:	08 95       	ret

0000074e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     74e:	8c e0       	ldi	r24, 0x0C	; 12
     750:	80 93 b8 00 	sts	0x00B8, r24
     754:	8f ef       	ldi	r24, 0xFF	; 255
     756:	80 93 bb 00 	sts	0x00BB, r24
     75a:	84 e0       	ldi	r24, 0x04	; 4
     75c:	80 93 bc 00 	sts	0x00BC, r24
     760:	08 95       	ret

00000762 <TWI_Start_Transceiver_With_Data>:
     762:	ec eb       	ldi	r30, 0xBC	; 188
     764:	f0 e0       	ldi	r31, 0x00	; 0
     766:	20 81       	ld	r18, Z
     768:	20 fd       	sbrc	r18, 0
     76a:	fd cf       	rjmp	.-6      	; 0x766 <TWI_Start_Transceiver_With_Data+0x4>
     76c:	60 93 79 02 	sts	0x0279, r22
     770:	fc 01       	movw	r30, r24
     772:	20 81       	ld	r18, Z
     774:	20 93 7a 02 	sts	0x027A, r18
     778:	20 fd       	sbrc	r18, 0
     77a:	0c c0       	rjmp	.+24     	; 0x794 <TWI_Start_Transceiver_With_Data+0x32>
     77c:	62 30       	cpi	r22, 0x02	; 2
     77e:	50 f0       	brcs	.+20     	; 0x794 <TWI_Start_Transceiver_With_Data+0x32>
     780:	dc 01       	movw	r26, r24
     782:	11 96       	adiw	r26, 0x01	; 1
     784:	eb e7       	ldi	r30, 0x7B	; 123
     786:	f2 e0       	ldi	r31, 0x02	; 2
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	9d 91       	ld	r25, X+
     78c:	91 93       	st	Z+, r25
     78e:	8f 5f       	subi	r24, 0xFF	; 255
     790:	86 13       	cpse	r24, r22
     792:	fb cf       	rjmp	.-10     	; 0x78a <TWI_Start_Transceiver_With_Data+0x28>
     794:	10 92 78 02 	sts	0x0278, r1
     798:	88 ef       	ldi	r24, 0xF8	; 248
     79a:	80 93 06 02 	sts	0x0206, r24
     79e:	85 ea       	ldi	r24, 0xA5	; 165
     7a0:	80 93 bc 00 	sts	0x00BC, r24
     7a4:	08 95       	ret

000007a6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     7a6:	1f 92       	push	r1
     7a8:	0f 92       	push	r0
     7aa:	0f b6       	in	r0, 0x3f	; 63
     7ac:	0f 92       	push	r0
     7ae:	11 24       	eor	r1, r1
     7b0:	0b b6       	in	r0, 0x3b	; 59
     7b2:	0f 92       	push	r0
     7b4:	2f 93       	push	r18
     7b6:	3f 93       	push	r19
     7b8:	8f 93       	push	r24
     7ba:	9f 93       	push	r25
     7bc:	af 93       	push	r26
     7be:	bf 93       	push	r27
     7c0:	ef 93       	push	r30
     7c2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     7c4:	80 91 b9 00 	lds	r24, 0x00B9
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	fc 01       	movw	r30, r24
     7cc:	38 97       	sbiw	r30, 0x08	; 8
     7ce:	e1 35       	cpi	r30, 0x51	; 81
     7d0:	f1 05       	cpc	r31, r1
     7d2:	08 f0       	brcs	.+2      	; 0x7d6 <__vector_39+0x30>
     7d4:	55 c0       	rjmp	.+170    	; 0x880 <__vector_39+0xda>
     7d6:	ee 58       	subi	r30, 0x8E	; 142
     7d8:	ff 4f       	sbci	r31, 0xFF	; 255
     7da:	7e c2       	rjmp	.+1276   	; 0xcd8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     7dc:	10 92 77 02 	sts	0x0277, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     7e0:	e0 91 77 02 	lds	r30, 0x0277
     7e4:	80 91 79 02 	lds	r24, 0x0279
     7e8:	e8 17       	cp	r30, r24
     7ea:	70 f4       	brcc	.+28     	; 0x808 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7ec:	81 e0       	ldi	r24, 0x01	; 1
     7ee:	8e 0f       	add	r24, r30
     7f0:	80 93 77 02 	sts	0x0277, r24
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	e6 58       	subi	r30, 0x86	; 134
     7f8:	fd 4f       	sbci	r31, 0xFD	; 253
     7fa:	80 81       	ld	r24, Z
     7fc:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     800:	85 e8       	ldi	r24, 0x85	; 133
     802:	80 93 bc 00 	sts	0x00BC, r24
     806:	43 c0       	rjmp	.+134    	; 0x88e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     808:	80 91 78 02 	lds	r24, 0x0278
     80c:	81 60       	ori	r24, 0x01	; 1
     80e:	80 93 78 02 	sts	0x0278, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     812:	84 e9       	ldi	r24, 0x94	; 148
     814:	80 93 bc 00 	sts	0x00BC, r24
     818:	3a c0       	rjmp	.+116    	; 0x88e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     81a:	e0 91 77 02 	lds	r30, 0x0277
     81e:	81 e0       	ldi	r24, 0x01	; 1
     820:	8e 0f       	add	r24, r30
     822:	80 93 77 02 	sts	0x0277, r24
     826:	80 91 bb 00 	lds	r24, 0x00BB
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	e6 58       	subi	r30, 0x86	; 134
     82e:	fd 4f       	sbci	r31, 0xFD	; 253
     830:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     832:	20 91 77 02 	lds	r18, 0x0277
     836:	30 e0       	ldi	r19, 0x00	; 0
     838:	80 91 79 02 	lds	r24, 0x0279
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	01 97       	sbiw	r24, 0x01	; 1
     840:	28 17       	cp	r18, r24
     842:	39 07       	cpc	r19, r25
     844:	24 f4       	brge	.+8      	; 0x84e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     846:	85 ec       	ldi	r24, 0xC5	; 197
     848:	80 93 bc 00 	sts	0x00BC, r24
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     84e:	85 e8       	ldi	r24, 0x85	; 133
     850:	80 93 bc 00 	sts	0x00BC, r24
     854:	1c c0       	rjmp	.+56     	; 0x88e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     856:	80 91 bb 00 	lds	r24, 0x00BB
     85a:	e0 91 77 02 	lds	r30, 0x0277
     85e:	f0 e0       	ldi	r31, 0x00	; 0
     860:	e6 58       	subi	r30, 0x86	; 134
     862:	fd 4f       	sbci	r31, 0xFD	; 253
     864:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     866:	80 91 78 02 	lds	r24, 0x0278
     86a:	81 60       	ori	r24, 0x01	; 1
     86c:	80 93 78 02 	sts	0x0278, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     870:	84 e9       	ldi	r24, 0x94	; 148
     872:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     876:	0b c0       	rjmp	.+22     	; 0x88e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     878:	85 ea       	ldi	r24, 0xA5	; 165
     87a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     87e:	07 c0       	rjmp	.+14     	; 0x88e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     880:	80 91 b9 00 	lds	r24, 0x00B9
     884:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     888:	84 e0       	ldi	r24, 0x04	; 4
     88a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     88e:	ff 91       	pop	r31
     890:	ef 91       	pop	r30
     892:	bf 91       	pop	r27
     894:	af 91       	pop	r26
     896:	9f 91       	pop	r25
     898:	8f 91       	pop	r24
     89a:	3f 91       	pop	r19
     89c:	2f 91       	pop	r18
     89e:	0f 90       	pop	r0
     8a0:	0b be       	out	0x3b, r0	; 59
     8a2:	0f 90       	pop	r0
     8a4:	0f be       	out	0x3f, r0	; 63
     8a6:	0f 90       	pop	r0
     8a8:	1f 90       	pop	r1
     8aa:	18 95       	reti

000008ac <__subsf3>:
     8ac:	50 58       	subi	r21, 0x80	; 128

000008ae <__addsf3>:
     8ae:	bb 27       	eor	r27, r27
     8b0:	aa 27       	eor	r26, r26
     8b2:	0e d0       	rcall	.+28     	; 0x8d0 <__addsf3x>
     8b4:	70 c1       	rjmp	.+736    	; 0xb96 <__fp_round>
     8b6:	61 d1       	rcall	.+706    	; 0xb7a <__fp_pscA>
     8b8:	30 f0       	brcs	.+12     	; 0x8c6 <__addsf3+0x18>
     8ba:	66 d1       	rcall	.+716    	; 0xb88 <__fp_pscB>
     8bc:	20 f0       	brcs	.+8      	; 0x8c6 <__addsf3+0x18>
     8be:	31 f4       	brne	.+12     	; 0x8cc <__addsf3+0x1e>
     8c0:	9f 3f       	cpi	r25, 0xFF	; 255
     8c2:	11 f4       	brne	.+4      	; 0x8c8 <__addsf3+0x1a>
     8c4:	1e f4       	brtc	.+6      	; 0x8cc <__addsf3+0x1e>
     8c6:	56 c1       	rjmp	.+684    	; 0xb74 <__fp_nan>
     8c8:	0e f4       	brtc	.+2      	; 0x8cc <__addsf3+0x1e>
     8ca:	e0 95       	com	r30
     8cc:	e7 fb       	bst	r30, 7
     8ce:	4c c1       	rjmp	.+664    	; 0xb68 <__fp_inf>

000008d0 <__addsf3x>:
     8d0:	e9 2f       	mov	r30, r25
     8d2:	72 d1       	rcall	.+740    	; 0xbb8 <__fp_split3>
     8d4:	80 f3       	brcs	.-32     	; 0x8b6 <__addsf3+0x8>
     8d6:	ba 17       	cp	r27, r26
     8d8:	62 07       	cpc	r22, r18
     8da:	73 07       	cpc	r23, r19
     8dc:	84 07       	cpc	r24, r20
     8de:	95 07       	cpc	r25, r21
     8e0:	18 f0       	brcs	.+6      	; 0x8e8 <__addsf3x+0x18>
     8e2:	71 f4       	brne	.+28     	; 0x900 <__addsf3x+0x30>
     8e4:	9e f5       	brtc	.+102    	; 0x94c <__addsf3x+0x7c>
     8e6:	8a c1       	rjmp	.+788    	; 0xbfc <__fp_zero>
     8e8:	0e f4       	brtc	.+2      	; 0x8ec <__addsf3x+0x1c>
     8ea:	e0 95       	com	r30
     8ec:	0b 2e       	mov	r0, r27
     8ee:	ba 2f       	mov	r27, r26
     8f0:	a0 2d       	mov	r26, r0
     8f2:	0b 01       	movw	r0, r22
     8f4:	b9 01       	movw	r22, r18
     8f6:	90 01       	movw	r18, r0
     8f8:	0c 01       	movw	r0, r24
     8fa:	ca 01       	movw	r24, r20
     8fc:	a0 01       	movw	r20, r0
     8fe:	11 24       	eor	r1, r1
     900:	ff 27       	eor	r31, r31
     902:	59 1b       	sub	r21, r25
     904:	99 f0       	breq	.+38     	; 0x92c <__addsf3x+0x5c>
     906:	59 3f       	cpi	r21, 0xF9	; 249
     908:	50 f4       	brcc	.+20     	; 0x91e <__addsf3x+0x4e>
     90a:	50 3e       	cpi	r21, 0xE0	; 224
     90c:	68 f1       	brcs	.+90     	; 0x968 <__addsf3x+0x98>
     90e:	1a 16       	cp	r1, r26
     910:	f0 40       	sbci	r31, 0x00	; 0
     912:	a2 2f       	mov	r26, r18
     914:	23 2f       	mov	r18, r19
     916:	34 2f       	mov	r19, r20
     918:	44 27       	eor	r20, r20
     91a:	58 5f       	subi	r21, 0xF8	; 248
     91c:	f3 cf       	rjmp	.-26     	; 0x904 <__addsf3x+0x34>
     91e:	46 95       	lsr	r20
     920:	37 95       	ror	r19
     922:	27 95       	ror	r18
     924:	a7 95       	ror	r26
     926:	f0 40       	sbci	r31, 0x00	; 0
     928:	53 95       	inc	r21
     92a:	c9 f7       	brne	.-14     	; 0x91e <__addsf3x+0x4e>
     92c:	7e f4       	brtc	.+30     	; 0x94c <__addsf3x+0x7c>
     92e:	1f 16       	cp	r1, r31
     930:	ba 0b       	sbc	r27, r26
     932:	62 0b       	sbc	r22, r18
     934:	73 0b       	sbc	r23, r19
     936:	84 0b       	sbc	r24, r20
     938:	ba f0       	brmi	.+46     	; 0x968 <__addsf3x+0x98>
     93a:	91 50       	subi	r25, 0x01	; 1
     93c:	a1 f0       	breq	.+40     	; 0x966 <__addsf3x+0x96>
     93e:	ff 0f       	add	r31, r31
     940:	bb 1f       	adc	r27, r27
     942:	66 1f       	adc	r22, r22
     944:	77 1f       	adc	r23, r23
     946:	88 1f       	adc	r24, r24
     948:	c2 f7       	brpl	.-16     	; 0x93a <__addsf3x+0x6a>
     94a:	0e c0       	rjmp	.+28     	; 0x968 <__addsf3x+0x98>
     94c:	ba 0f       	add	r27, r26
     94e:	62 1f       	adc	r22, r18
     950:	73 1f       	adc	r23, r19
     952:	84 1f       	adc	r24, r20
     954:	48 f4       	brcc	.+18     	; 0x968 <__addsf3x+0x98>
     956:	87 95       	ror	r24
     958:	77 95       	ror	r23
     95a:	67 95       	ror	r22
     95c:	b7 95       	ror	r27
     95e:	f7 95       	ror	r31
     960:	9e 3f       	cpi	r25, 0xFE	; 254
     962:	08 f0       	brcs	.+2      	; 0x966 <__addsf3x+0x96>
     964:	b3 cf       	rjmp	.-154    	; 0x8cc <__addsf3+0x1e>
     966:	93 95       	inc	r25
     968:	88 0f       	add	r24, r24
     96a:	08 f0       	brcs	.+2      	; 0x96e <__addsf3x+0x9e>
     96c:	99 27       	eor	r25, r25
     96e:	ee 0f       	add	r30, r30
     970:	97 95       	ror	r25
     972:	87 95       	ror	r24
     974:	08 95       	ret

00000976 <__cmpsf2>:
     976:	d4 d0       	rcall	.+424    	; 0xb20 <__fp_cmp>
     978:	08 f4       	brcc	.+2      	; 0x97c <__cmpsf2+0x6>
     97a:	81 e0       	ldi	r24, 0x01	; 1
     97c:	08 95       	ret

0000097e <__divsf3>:
     97e:	0c d0       	rcall	.+24     	; 0x998 <__divsf3x>
     980:	0a c1       	rjmp	.+532    	; 0xb96 <__fp_round>
     982:	02 d1       	rcall	.+516    	; 0xb88 <__fp_pscB>
     984:	40 f0       	brcs	.+16     	; 0x996 <__divsf3+0x18>
     986:	f9 d0       	rcall	.+498    	; 0xb7a <__fp_pscA>
     988:	30 f0       	brcs	.+12     	; 0x996 <__divsf3+0x18>
     98a:	21 f4       	brne	.+8      	; 0x994 <__divsf3+0x16>
     98c:	5f 3f       	cpi	r21, 0xFF	; 255
     98e:	19 f0       	breq	.+6      	; 0x996 <__divsf3+0x18>
     990:	eb c0       	rjmp	.+470    	; 0xb68 <__fp_inf>
     992:	51 11       	cpse	r21, r1
     994:	34 c1       	rjmp	.+616    	; 0xbfe <__fp_szero>
     996:	ee c0       	rjmp	.+476    	; 0xb74 <__fp_nan>

00000998 <__divsf3x>:
     998:	0f d1       	rcall	.+542    	; 0xbb8 <__fp_split3>
     99a:	98 f3       	brcs	.-26     	; 0x982 <__divsf3+0x4>

0000099c <__divsf3_pse>:
     99c:	99 23       	and	r25, r25
     99e:	c9 f3       	breq	.-14     	; 0x992 <__divsf3+0x14>
     9a0:	55 23       	and	r21, r21
     9a2:	b1 f3       	breq	.-20     	; 0x990 <__divsf3+0x12>
     9a4:	95 1b       	sub	r25, r21
     9a6:	55 0b       	sbc	r21, r21
     9a8:	bb 27       	eor	r27, r27
     9aa:	aa 27       	eor	r26, r26
     9ac:	62 17       	cp	r22, r18
     9ae:	73 07       	cpc	r23, r19
     9b0:	84 07       	cpc	r24, r20
     9b2:	38 f0       	brcs	.+14     	; 0x9c2 <__divsf3_pse+0x26>
     9b4:	9f 5f       	subi	r25, 0xFF	; 255
     9b6:	5f 4f       	sbci	r21, 0xFF	; 255
     9b8:	22 0f       	add	r18, r18
     9ba:	33 1f       	adc	r19, r19
     9bc:	44 1f       	adc	r20, r20
     9be:	aa 1f       	adc	r26, r26
     9c0:	a9 f3       	breq	.-22     	; 0x9ac <__divsf3_pse+0x10>
     9c2:	33 d0       	rcall	.+102    	; 0xa2a <__divsf3_pse+0x8e>
     9c4:	0e 2e       	mov	r0, r30
     9c6:	3a f0       	brmi	.+14     	; 0x9d6 <__divsf3_pse+0x3a>
     9c8:	e0 e8       	ldi	r30, 0x80	; 128
     9ca:	30 d0       	rcall	.+96     	; 0xa2c <__divsf3_pse+0x90>
     9cc:	91 50       	subi	r25, 0x01	; 1
     9ce:	50 40       	sbci	r21, 0x00	; 0
     9d0:	e6 95       	lsr	r30
     9d2:	00 1c       	adc	r0, r0
     9d4:	ca f7       	brpl	.-14     	; 0x9c8 <__divsf3_pse+0x2c>
     9d6:	29 d0       	rcall	.+82     	; 0xa2a <__divsf3_pse+0x8e>
     9d8:	fe 2f       	mov	r31, r30
     9da:	27 d0       	rcall	.+78     	; 0xa2a <__divsf3_pse+0x8e>
     9dc:	66 0f       	add	r22, r22
     9de:	77 1f       	adc	r23, r23
     9e0:	88 1f       	adc	r24, r24
     9e2:	bb 1f       	adc	r27, r27
     9e4:	26 17       	cp	r18, r22
     9e6:	37 07       	cpc	r19, r23
     9e8:	48 07       	cpc	r20, r24
     9ea:	ab 07       	cpc	r26, r27
     9ec:	b0 e8       	ldi	r27, 0x80	; 128
     9ee:	09 f0       	breq	.+2      	; 0x9f2 <__divsf3_pse+0x56>
     9f0:	bb 0b       	sbc	r27, r27
     9f2:	80 2d       	mov	r24, r0
     9f4:	bf 01       	movw	r22, r30
     9f6:	ff 27       	eor	r31, r31
     9f8:	93 58       	subi	r25, 0x83	; 131
     9fa:	5f 4f       	sbci	r21, 0xFF	; 255
     9fc:	2a f0       	brmi	.+10     	; 0xa08 <__divsf3_pse+0x6c>
     9fe:	9e 3f       	cpi	r25, 0xFE	; 254
     a00:	51 05       	cpc	r21, r1
     a02:	68 f0       	brcs	.+26     	; 0xa1e <__divsf3_pse+0x82>
     a04:	b1 c0       	rjmp	.+354    	; 0xb68 <__fp_inf>
     a06:	fb c0       	rjmp	.+502    	; 0xbfe <__fp_szero>
     a08:	5f 3f       	cpi	r21, 0xFF	; 255
     a0a:	ec f3       	brlt	.-6      	; 0xa06 <__divsf3_pse+0x6a>
     a0c:	98 3e       	cpi	r25, 0xE8	; 232
     a0e:	dc f3       	brlt	.-10     	; 0xa06 <__divsf3_pse+0x6a>
     a10:	86 95       	lsr	r24
     a12:	77 95       	ror	r23
     a14:	67 95       	ror	r22
     a16:	b7 95       	ror	r27
     a18:	f7 95       	ror	r31
     a1a:	9f 5f       	subi	r25, 0xFF	; 255
     a1c:	c9 f7       	brne	.-14     	; 0xa10 <__divsf3_pse+0x74>
     a1e:	88 0f       	add	r24, r24
     a20:	91 1d       	adc	r25, r1
     a22:	96 95       	lsr	r25
     a24:	87 95       	ror	r24
     a26:	97 f9       	bld	r25, 7
     a28:	08 95       	ret
     a2a:	e1 e0       	ldi	r30, 0x01	; 1
     a2c:	66 0f       	add	r22, r22
     a2e:	77 1f       	adc	r23, r23
     a30:	88 1f       	adc	r24, r24
     a32:	bb 1f       	adc	r27, r27
     a34:	62 17       	cp	r22, r18
     a36:	73 07       	cpc	r23, r19
     a38:	84 07       	cpc	r24, r20
     a3a:	ba 07       	cpc	r27, r26
     a3c:	20 f0       	brcs	.+8      	; 0xa46 <__divsf3_pse+0xaa>
     a3e:	62 1b       	sub	r22, r18
     a40:	73 0b       	sbc	r23, r19
     a42:	84 0b       	sbc	r24, r20
     a44:	ba 0b       	sbc	r27, r26
     a46:	ee 1f       	adc	r30, r30
     a48:	88 f7       	brcc	.-30     	; 0xa2c <__divsf3_pse+0x90>
     a4a:	e0 95       	com	r30
     a4c:	08 95       	ret

00000a4e <__fixunssfsi>:
     a4e:	bc d0       	rcall	.+376    	; 0xbc8 <__fp_splitA>
     a50:	88 f0       	brcs	.+34     	; 0xa74 <__fixunssfsi+0x26>
     a52:	9f 57       	subi	r25, 0x7F	; 127
     a54:	90 f0       	brcs	.+36     	; 0xa7a <__fixunssfsi+0x2c>
     a56:	b9 2f       	mov	r27, r25
     a58:	99 27       	eor	r25, r25
     a5a:	b7 51       	subi	r27, 0x17	; 23
     a5c:	a0 f0       	brcs	.+40     	; 0xa86 <__fixunssfsi+0x38>
     a5e:	d1 f0       	breq	.+52     	; 0xa94 <__fixunssfsi+0x46>
     a60:	66 0f       	add	r22, r22
     a62:	77 1f       	adc	r23, r23
     a64:	88 1f       	adc	r24, r24
     a66:	99 1f       	adc	r25, r25
     a68:	1a f0       	brmi	.+6      	; 0xa70 <__fixunssfsi+0x22>
     a6a:	ba 95       	dec	r27
     a6c:	c9 f7       	brne	.-14     	; 0xa60 <__fixunssfsi+0x12>
     a6e:	12 c0       	rjmp	.+36     	; 0xa94 <__fixunssfsi+0x46>
     a70:	b1 30       	cpi	r27, 0x01	; 1
     a72:	81 f0       	breq	.+32     	; 0xa94 <__fixunssfsi+0x46>
     a74:	c3 d0       	rcall	.+390    	; 0xbfc <__fp_zero>
     a76:	b1 e0       	ldi	r27, 0x01	; 1
     a78:	08 95       	ret
     a7a:	c0 c0       	rjmp	.+384    	; 0xbfc <__fp_zero>
     a7c:	67 2f       	mov	r22, r23
     a7e:	78 2f       	mov	r23, r24
     a80:	88 27       	eor	r24, r24
     a82:	b8 5f       	subi	r27, 0xF8	; 248
     a84:	39 f0       	breq	.+14     	; 0xa94 <__fixunssfsi+0x46>
     a86:	b9 3f       	cpi	r27, 0xF9	; 249
     a88:	cc f3       	brlt	.-14     	; 0xa7c <__fixunssfsi+0x2e>
     a8a:	86 95       	lsr	r24
     a8c:	77 95       	ror	r23
     a8e:	67 95       	ror	r22
     a90:	b3 95       	inc	r27
     a92:	d9 f7       	brne	.-10     	; 0xa8a <__fixunssfsi+0x3c>
     a94:	3e f4       	brtc	.+14     	; 0xaa4 <__fixunssfsi+0x56>
     a96:	90 95       	com	r25
     a98:	80 95       	com	r24
     a9a:	70 95       	com	r23
     a9c:	61 95       	neg	r22
     a9e:	7f 4f       	sbci	r23, 0xFF	; 255
     aa0:	8f 4f       	sbci	r24, 0xFF	; 255
     aa2:	9f 4f       	sbci	r25, 0xFF	; 255
     aa4:	08 95       	ret

00000aa6 <__floatunsisf>:
     aa6:	e8 94       	clt
     aa8:	09 c0       	rjmp	.+18     	; 0xabc <__floatsisf+0x12>

00000aaa <__floatsisf>:
     aaa:	97 fb       	bst	r25, 7
     aac:	3e f4       	brtc	.+14     	; 0xabc <__floatsisf+0x12>
     aae:	90 95       	com	r25
     ab0:	80 95       	com	r24
     ab2:	70 95       	com	r23
     ab4:	61 95       	neg	r22
     ab6:	7f 4f       	sbci	r23, 0xFF	; 255
     ab8:	8f 4f       	sbci	r24, 0xFF	; 255
     aba:	9f 4f       	sbci	r25, 0xFF	; 255
     abc:	99 23       	and	r25, r25
     abe:	a9 f0       	breq	.+42     	; 0xaea <__floatsisf+0x40>
     ac0:	f9 2f       	mov	r31, r25
     ac2:	96 e9       	ldi	r25, 0x96	; 150
     ac4:	bb 27       	eor	r27, r27
     ac6:	93 95       	inc	r25
     ac8:	f6 95       	lsr	r31
     aca:	87 95       	ror	r24
     acc:	77 95       	ror	r23
     ace:	67 95       	ror	r22
     ad0:	b7 95       	ror	r27
     ad2:	f1 11       	cpse	r31, r1
     ad4:	f8 cf       	rjmp	.-16     	; 0xac6 <__floatsisf+0x1c>
     ad6:	fa f4       	brpl	.+62     	; 0xb16 <__floatsisf+0x6c>
     ad8:	bb 0f       	add	r27, r27
     ada:	11 f4       	brne	.+4      	; 0xae0 <__floatsisf+0x36>
     adc:	60 ff       	sbrs	r22, 0
     ade:	1b c0       	rjmp	.+54     	; 0xb16 <__floatsisf+0x6c>
     ae0:	6f 5f       	subi	r22, 0xFF	; 255
     ae2:	7f 4f       	sbci	r23, 0xFF	; 255
     ae4:	8f 4f       	sbci	r24, 0xFF	; 255
     ae6:	9f 4f       	sbci	r25, 0xFF	; 255
     ae8:	16 c0       	rjmp	.+44     	; 0xb16 <__floatsisf+0x6c>
     aea:	88 23       	and	r24, r24
     aec:	11 f0       	breq	.+4      	; 0xaf2 <__floatsisf+0x48>
     aee:	96 e9       	ldi	r25, 0x96	; 150
     af0:	11 c0       	rjmp	.+34     	; 0xb14 <__floatsisf+0x6a>
     af2:	77 23       	and	r23, r23
     af4:	21 f0       	breq	.+8      	; 0xafe <__floatsisf+0x54>
     af6:	9e e8       	ldi	r25, 0x8E	; 142
     af8:	87 2f       	mov	r24, r23
     afa:	76 2f       	mov	r23, r22
     afc:	05 c0       	rjmp	.+10     	; 0xb08 <__floatsisf+0x5e>
     afe:	66 23       	and	r22, r22
     b00:	71 f0       	breq	.+28     	; 0xb1e <__floatsisf+0x74>
     b02:	96 e8       	ldi	r25, 0x86	; 134
     b04:	86 2f       	mov	r24, r22
     b06:	70 e0       	ldi	r23, 0x00	; 0
     b08:	60 e0       	ldi	r22, 0x00	; 0
     b0a:	2a f0       	brmi	.+10     	; 0xb16 <__floatsisf+0x6c>
     b0c:	9a 95       	dec	r25
     b0e:	66 0f       	add	r22, r22
     b10:	77 1f       	adc	r23, r23
     b12:	88 1f       	adc	r24, r24
     b14:	da f7       	brpl	.-10     	; 0xb0c <__floatsisf+0x62>
     b16:	88 0f       	add	r24, r24
     b18:	96 95       	lsr	r25
     b1a:	87 95       	ror	r24
     b1c:	97 f9       	bld	r25, 7
     b1e:	08 95       	ret

00000b20 <__fp_cmp>:
     b20:	99 0f       	add	r25, r25
     b22:	00 08       	sbc	r0, r0
     b24:	55 0f       	add	r21, r21
     b26:	aa 0b       	sbc	r26, r26
     b28:	e0 e8       	ldi	r30, 0x80	; 128
     b2a:	fe ef       	ldi	r31, 0xFE	; 254
     b2c:	16 16       	cp	r1, r22
     b2e:	17 06       	cpc	r1, r23
     b30:	e8 07       	cpc	r30, r24
     b32:	f9 07       	cpc	r31, r25
     b34:	c0 f0       	brcs	.+48     	; 0xb66 <__fp_cmp+0x46>
     b36:	12 16       	cp	r1, r18
     b38:	13 06       	cpc	r1, r19
     b3a:	e4 07       	cpc	r30, r20
     b3c:	f5 07       	cpc	r31, r21
     b3e:	98 f0       	brcs	.+38     	; 0xb66 <__fp_cmp+0x46>
     b40:	62 1b       	sub	r22, r18
     b42:	73 0b       	sbc	r23, r19
     b44:	84 0b       	sbc	r24, r20
     b46:	95 0b       	sbc	r25, r21
     b48:	39 f4       	brne	.+14     	; 0xb58 <__fp_cmp+0x38>
     b4a:	0a 26       	eor	r0, r26
     b4c:	61 f0       	breq	.+24     	; 0xb66 <__fp_cmp+0x46>
     b4e:	23 2b       	or	r18, r19
     b50:	24 2b       	or	r18, r20
     b52:	25 2b       	or	r18, r21
     b54:	21 f4       	brne	.+8      	; 0xb5e <__fp_cmp+0x3e>
     b56:	08 95       	ret
     b58:	0a 26       	eor	r0, r26
     b5a:	09 f4       	brne	.+2      	; 0xb5e <__fp_cmp+0x3e>
     b5c:	a1 40       	sbci	r26, 0x01	; 1
     b5e:	a6 95       	lsr	r26
     b60:	8f ef       	ldi	r24, 0xFF	; 255
     b62:	81 1d       	adc	r24, r1
     b64:	81 1d       	adc	r24, r1
     b66:	08 95       	ret

00000b68 <__fp_inf>:
     b68:	97 f9       	bld	r25, 7
     b6a:	9f 67       	ori	r25, 0x7F	; 127
     b6c:	80 e8       	ldi	r24, 0x80	; 128
     b6e:	70 e0       	ldi	r23, 0x00	; 0
     b70:	60 e0       	ldi	r22, 0x00	; 0
     b72:	08 95       	ret

00000b74 <__fp_nan>:
     b74:	9f ef       	ldi	r25, 0xFF	; 255
     b76:	80 ec       	ldi	r24, 0xC0	; 192
     b78:	08 95       	ret

00000b7a <__fp_pscA>:
     b7a:	00 24       	eor	r0, r0
     b7c:	0a 94       	dec	r0
     b7e:	16 16       	cp	r1, r22
     b80:	17 06       	cpc	r1, r23
     b82:	18 06       	cpc	r1, r24
     b84:	09 06       	cpc	r0, r25
     b86:	08 95       	ret

00000b88 <__fp_pscB>:
     b88:	00 24       	eor	r0, r0
     b8a:	0a 94       	dec	r0
     b8c:	12 16       	cp	r1, r18
     b8e:	13 06       	cpc	r1, r19
     b90:	14 06       	cpc	r1, r20
     b92:	05 06       	cpc	r0, r21
     b94:	08 95       	ret

00000b96 <__fp_round>:
     b96:	09 2e       	mov	r0, r25
     b98:	03 94       	inc	r0
     b9a:	00 0c       	add	r0, r0
     b9c:	11 f4       	brne	.+4      	; 0xba2 <__fp_round+0xc>
     b9e:	88 23       	and	r24, r24
     ba0:	52 f0       	brmi	.+20     	; 0xbb6 <__fp_round+0x20>
     ba2:	bb 0f       	add	r27, r27
     ba4:	40 f4       	brcc	.+16     	; 0xbb6 <__fp_round+0x20>
     ba6:	bf 2b       	or	r27, r31
     ba8:	11 f4       	brne	.+4      	; 0xbae <__fp_round+0x18>
     baa:	60 ff       	sbrs	r22, 0
     bac:	04 c0       	rjmp	.+8      	; 0xbb6 <__fp_round+0x20>
     bae:	6f 5f       	subi	r22, 0xFF	; 255
     bb0:	7f 4f       	sbci	r23, 0xFF	; 255
     bb2:	8f 4f       	sbci	r24, 0xFF	; 255
     bb4:	9f 4f       	sbci	r25, 0xFF	; 255
     bb6:	08 95       	ret

00000bb8 <__fp_split3>:
     bb8:	57 fd       	sbrc	r21, 7
     bba:	90 58       	subi	r25, 0x80	; 128
     bbc:	44 0f       	add	r20, r20
     bbe:	55 1f       	adc	r21, r21
     bc0:	59 f0       	breq	.+22     	; 0xbd8 <__fp_splitA+0x10>
     bc2:	5f 3f       	cpi	r21, 0xFF	; 255
     bc4:	71 f0       	breq	.+28     	; 0xbe2 <__fp_splitA+0x1a>
     bc6:	47 95       	ror	r20

00000bc8 <__fp_splitA>:
     bc8:	88 0f       	add	r24, r24
     bca:	97 fb       	bst	r25, 7
     bcc:	99 1f       	adc	r25, r25
     bce:	61 f0       	breq	.+24     	; 0xbe8 <__fp_splitA+0x20>
     bd0:	9f 3f       	cpi	r25, 0xFF	; 255
     bd2:	79 f0       	breq	.+30     	; 0xbf2 <__fp_splitA+0x2a>
     bd4:	87 95       	ror	r24
     bd6:	08 95       	ret
     bd8:	12 16       	cp	r1, r18
     bda:	13 06       	cpc	r1, r19
     bdc:	14 06       	cpc	r1, r20
     bde:	55 1f       	adc	r21, r21
     be0:	f2 cf       	rjmp	.-28     	; 0xbc6 <__fp_split3+0xe>
     be2:	46 95       	lsr	r20
     be4:	f1 df       	rcall	.-30     	; 0xbc8 <__fp_splitA>
     be6:	08 c0       	rjmp	.+16     	; 0xbf8 <__fp_splitA+0x30>
     be8:	16 16       	cp	r1, r22
     bea:	17 06       	cpc	r1, r23
     bec:	18 06       	cpc	r1, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	f1 cf       	rjmp	.-30     	; 0xbd4 <__fp_splitA+0xc>
     bf2:	86 95       	lsr	r24
     bf4:	71 05       	cpc	r23, r1
     bf6:	61 05       	cpc	r22, r1
     bf8:	08 94       	sec
     bfa:	08 95       	ret

00000bfc <__fp_zero>:
     bfc:	e8 94       	clt

00000bfe <__fp_szero>:
     bfe:	bb 27       	eor	r27, r27
     c00:	66 27       	eor	r22, r22
     c02:	77 27       	eor	r23, r23
     c04:	cb 01       	movw	r24, r22
     c06:	97 f9       	bld	r25, 7
     c08:	08 95       	ret

00000c0a <__gesf2>:
     c0a:	8a df       	rcall	.-236    	; 0xb20 <__fp_cmp>
     c0c:	08 f4       	brcc	.+2      	; 0xc10 <__gesf2+0x6>
     c0e:	8f ef       	ldi	r24, 0xFF	; 255
     c10:	08 95       	ret

00000c12 <__mulsf3>:
     c12:	0b d0       	rcall	.+22     	; 0xc2a <__mulsf3x>
     c14:	c0 cf       	rjmp	.-128    	; 0xb96 <__fp_round>
     c16:	b1 df       	rcall	.-158    	; 0xb7a <__fp_pscA>
     c18:	28 f0       	brcs	.+10     	; 0xc24 <__mulsf3+0x12>
     c1a:	b6 df       	rcall	.-148    	; 0xb88 <__fp_pscB>
     c1c:	18 f0       	brcs	.+6      	; 0xc24 <__mulsf3+0x12>
     c1e:	95 23       	and	r25, r21
     c20:	09 f0       	breq	.+2      	; 0xc24 <__mulsf3+0x12>
     c22:	a2 cf       	rjmp	.-188    	; 0xb68 <__fp_inf>
     c24:	a7 cf       	rjmp	.-178    	; 0xb74 <__fp_nan>
     c26:	11 24       	eor	r1, r1
     c28:	ea cf       	rjmp	.-44     	; 0xbfe <__fp_szero>

00000c2a <__mulsf3x>:
     c2a:	c6 df       	rcall	.-116    	; 0xbb8 <__fp_split3>
     c2c:	a0 f3       	brcs	.-24     	; 0xc16 <__mulsf3+0x4>

00000c2e <__mulsf3_pse>:
     c2e:	95 9f       	mul	r25, r21
     c30:	d1 f3       	breq	.-12     	; 0xc26 <__mulsf3+0x14>
     c32:	95 0f       	add	r25, r21
     c34:	50 e0       	ldi	r21, 0x00	; 0
     c36:	55 1f       	adc	r21, r21
     c38:	62 9f       	mul	r22, r18
     c3a:	f0 01       	movw	r30, r0
     c3c:	72 9f       	mul	r23, r18
     c3e:	bb 27       	eor	r27, r27
     c40:	f0 0d       	add	r31, r0
     c42:	b1 1d       	adc	r27, r1
     c44:	63 9f       	mul	r22, r19
     c46:	aa 27       	eor	r26, r26
     c48:	f0 0d       	add	r31, r0
     c4a:	b1 1d       	adc	r27, r1
     c4c:	aa 1f       	adc	r26, r26
     c4e:	64 9f       	mul	r22, r20
     c50:	66 27       	eor	r22, r22
     c52:	b0 0d       	add	r27, r0
     c54:	a1 1d       	adc	r26, r1
     c56:	66 1f       	adc	r22, r22
     c58:	82 9f       	mul	r24, r18
     c5a:	22 27       	eor	r18, r18
     c5c:	b0 0d       	add	r27, r0
     c5e:	a1 1d       	adc	r26, r1
     c60:	62 1f       	adc	r22, r18
     c62:	73 9f       	mul	r23, r19
     c64:	b0 0d       	add	r27, r0
     c66:	a1 1d       	adc	r26, r1
     c68:	62 1f       	adc	r22, r18
     c6a:	83 9f       	mul	r24, r19
     c6c:	a0 0d       	add	r26, r0
     c6e:	61 1d       	adc	r22, r1
     c70:	22 1f       	adc	r18, r18
     c72:	74 9f       	mul	r23, r20
     c74:	33 27       	eor	r19, r19
     c76:	a0 0d       	add	r26, r0
     c78:	61 1d       	adc	r22, r1
     c7a:	23 1f       	adc	r18, r19
     c7c:	84 9f       	mul	r24, r20
     c7e:	60 0d       	add	r22, r0
     c80:	21 1d       	adc	r18, r1
     c82:	82 2f       	mov	r24, r18
     c84:	76 2f       	mov	r23, r22
     c86:	6a 2f       	mov	r22, r26
     c88:	11 24       	eor	r1, r1
     c8a:	9f 57       	subi	r25, 0x7F	; 127
     c8c:	50 40       	sbci	r21, 0x00	; 0
     c8e:	8a f0       	brmi	.+34     	; 0xcb2 <__mulsf3_pse+0x84>
     c90:	e1 f0       	breq	.+56     	; 0xcca <__mulsf3_pse+0x9c>
     c92:	88 23       	and	r24, r24
     c94:	4a f0       	brmi	.+18     	; 0xca8 <__mulsf3_pse+0x7a>
     c96:	ee 0f       	add	r30, r30
     c98:	ff 1f       	adc	r31, r31
     c9a:	bb 1f       	adc	r27, r27
     c9c:	66 1f       	adc	r22, r22
     c9e:	77 1f       	adc	r23, r23
     ca0:	88 1f       	adc	r24, r24
     ca2:	91 50       	subi	r25, 0x01	; 1
     ca4:	50 40       	sbci	r21, 0x00	; 0
     ca6:	a9 f7       	brne	.-22     	; 0xc92 <__mulsf3_pse+0x64>
     ca8:	9e 3f       	cpi	r25, 0xFE	; 254
     caa:	51 05       	cpc	r21, r1
     cac:	70 f0       	brcs	.+28     	; 0xcca <__mulsf3_pse+0x9c>
     cae:	5c cf       	rjmp	.-328    	; 0xb68 <__fp_inf>
     cb0:	a6 cf       	rjmp	.-180    	; 0xbfe <__fp_szero>
     cb2:	5f 3f       	cpi	r21, 0xFF	; 255
     cb4:	ec f3       	brlt	.-6      	; 0xcb0 <__mulsf3_pse+0x82>
     cb6:	98 3e       	cpi	r25, 0xE8	; 232
     cb8:	dc f3       	brlt	.-10     	; 0xcb0 <__mulsf3_pse+0x82>
     cba:	86 95       	lsr	r24
     cbc:	77 95       	ror	r23
     cbe:	67 95       	ror	r22
     cc0:	b7 95       	ror	r27
     cc2:	f7 95       	ror	r31
     cc4:	e7 95       	ror	r30
     cc6:	9f 5f       	subi	r25, 0xFF	; 255
     cc8:	c1 f7       	brne	.-16     	; 0xcba <__mulsf3_pse+0x8c>
     cca:	fe 2b       	or	r31, r30
     ccc:	88 0f       	add	r24, r24
     cce:	91 1d       	adc	r25, r1
     cd0:	96 95       	lsr	r25
     cd2:	87 95       	ror	r24
     cd4:	97 f9       	bld	r25, 7
     cd6:	08 95       	ret

00000cd8 <__tablejump2__>:
     cd8:	ee 0f       	add	r30, r30
     cda:	ff 1f       	adc	r31, r31

00000cdc <__tablejump__>:
     cdc:	05 90       	lpm	r0, Z+
     cde:	f4 91       	lpm	r31, Z
     ce0:	e0 2d       	mov	r30, r0
     ce2:	19 94       	eijmp

00000ce4 <fdevopen>:
     ce4:	0f 93       	push	r16
     ce6:	1f 93       	push	r17
     ce8:	cf 93       	push	r28
     cea:	df 93       	push	r29
     cec:	ec 01       	movw	r28, r24
     cee:	8b 01       	movw	r16, r22
     cf0:	00 97       	sbiw	r24, 0x00	; 0
     cf2:	31 f4       	brne	.+12     	; 0xd00 <fdevopen+0x1c>
     cf4:	61 15       	cp	r22, r1
     cf6:	71 05       	cpc	r23, r1
     cf8:	19 f4       	brne	.+6      	; 0xd00 <fdevopen+0x1c>
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	37 c0       	rjmp	.+110    	; 0xd6e <fdevopen+0x8a>
     d00:	6e e0       	ldi	r22, 0x0E	; 14
     d02:	70 e0       	ldi	r23, 0x00	; 0
     d04:	81 e0       	ldi	r24, 0x01	; 1
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	63 d2       	rcall	.+1222   	; 0x11d0 <calloc>
     d0a:	fc 01       	movw	r30, r24
     d0c:	00 97       	sbiw	r24, 0x00	; 0
     d0e:	a9 f3       	breq	.-22     	; 0xcfa <fdevopen+0x16>
     d10:	80 e8       	ldi	r24, 0x80	; 128
     d12:	83 83       	std	Z+3, r24	; 0x03
     d14:	01 15       	cp	r16, r1
     d16:	11 05       	cpc	r17, r1
     d18:	71 f0       	breq	.+28     	; 0xd36 <fdevopen+0x52>
     d1a:	13 87       	std	Z+11, r17	; 0x0b
     d1c:	02 87       	std	Z+10, r16	; 0x0a
     d1e:	81 e8       	ldi	r24, 0x81	; 129
     d20:	83 83       	std	Z+3, r24	; 0x03
     d22:	80 91 82 02 	lds	r24, 0x0282
     d26:	90 91 83 02 	lds	r25, 0x0283
     d2a:	89 2b       	or	r24, r25
     d2c:	21 f4       	brne	.+8      	; 0xd36 <fdevopen+0x52>
     d2e:	f0 93 83 02 	sts	0x0283, r31
     d32:	e0 93 82 02 	sts	0x0282, r30
     d36:	20 97       	sbiw	r28, 0x00	; 0
     d38:	c9 f0       	breq	.+50     	; 0xd6c <fdevopen+0x88>
     d3a:	d1 87       	std	Z+9, r29	; 0x09
     d3c:	c0 87       	std	Z+8, r28	; 0x08
     d3e:	83 81       	ldd	r24, Z+3	; 0x03
     d40:	82 60       	ori	r24, 0x02	; 2
     d42:	83 83       	std	Z+3, r24	; 0x03
     d44:	80 91 84 02 	lds	r24, 0x0284
     d48:	90 91 85 02 	lds	r25, 0x0285
     d4c:	89 2b       	or	r24, r25
     d4e:	71 f4       	brne	.+28     	; 0xd6c <fdevopen+0x88>
     d50:	f0 93 85 02 	sts	0x0285, r31
     d54:	e0 93 84 02 	sts	0x0284, r30
     d58:	80 91 86 02 	lds	r24, 0x0286
     d5c:	90 91 87 02 	lds	r25, 0x0287
     d60:	89 2b       	or	r24, r25
     d62:	21 f4       	brne	.+8      	; 0xd6c <fdevopen+0x88>
     d64:	f0 93 87 02 	sts	0x0287, r31
     d68:	e0 93 86 02 	sts	0x0286, r30
     d6c:	cf 01       	movw	r24, r30
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	08 95       	ret

00000d78 <printf>:
     d78:	cf 93       	push	r28
     d7a:	df 93       	push	r29
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
     d80:	fe 01       	movw	r30, r28
     d82:	36 96       	adiw	r30, 0x06	; 6
     d84:	61 91       	ld	r22, Z+
     d86:	71 91       	ld	r23, Z+
     d88:	af 01       	movw	r20, r30
     d8a:	80 91 84 02 	lds	r24, 0x0284
     d8e:	90 91 85 02 	lds	r25, 0x0285
     d92:	30 d0       	rcall	.+96     	; 0xdf4 <vfprintf>
     d94:	df 91       	pop	r29
     d96:	cf 91       	pop	r28
     d98:	08 95       	ret

00000d9a <puts>:
     d9a:	0f 93       	push	r16
     d9c:	1f 93       	push	r17
     d9e:	cf 93       	push	r28
     da0:	df 93       	push	r29
     da2:	e0 91 84 02 	lds	r30, 0x0284
     da6:	f0 91 85 02 	lds	r31, 0x0285
     daa:	23 81       	ldd	r18, Z+3	; 0x03
     dac:	21 ff       	sbrs	r18, 1
     dae:	1b c0       	rjmp	.+54     	; 0xde6 <puts+0x4c>
     db0:	ec 01       	movw	r28, r24
     db2:	00 e0       	ldi	r16, 0x00	; 0
     db4:	10 e0       	ldi	r17, 0x00	; 0
     db6:	89 91       	ld	r24, Y+
     db8:	60 91 84 02 	lds	r22, 0x0284
     dbc:	70 91 85 02 	lds	r23, 0x0285
     dc0:	db 01       	movw	r26, r22
     dc2:	18 96       	adiw	r26, 0x08	; 8
     dc4:	ed 91       	ld	r30, X+
     dc6:	fc 91       	ld	r31, X
     dc8:	19 97       	sbiw	r26, 0x09	; 9
     dca:	88 23       	and	r24, r24
     dcc:	31 f0       	breq	.+12     	; 0xdda <puts+0x40>
     dce:	19 95       	eicall
     dd0:	89 2b       	or	r24, r25
     dd2:	89 f3       	breq	.-30     	; 0xdb6 <puts+0x1c>
     dd4:	0f ef       	ldi	r16, 0xFF	; 255
     dd6:	1f ef       	ldi	r17, 0xFF	; 255
     dd8:	ee cf       	rjmp	.-36     	; 0xdb6 <puts+0x1c>
     dda:	8a e0       	ldi	r24, 0x0A	; 10
     ddc:	19 95       	eicall
     dde:	89 2b       	or	r24, r25
     de0:	11 f4       	brne	.+4      	; 0xde6 <puts+0x4c>
     de2:	c8 01       	movw	r24, r16
     de4:	02 c0       	rjmp	.+4      	; 0xdea <puts+0x50>
     de6:	8f ef       	ldi	r24, 0xFF	; 255
     de8:	9f ef       	ldi	r25, 0xFF	; 255
     dea:	df 91       	pop	r29
     dec:	cf 91       	pop	r28
     dee:	1f 91       	pop	r17
     df0:	0f 91       	pop	r16
     df2:	08 95       	ret

00000df4 <vfprintf>:
     df4:	2f 92       	push	r2
     df6:	3f 92       	push	r3
     df8:	4f 92       	push	r4
     dfa:	5f 92       	push	r5
     dfc:	6f 92       	push	r6
     dfe:	7f 92       	push	r7
     e00:	8f 92       	push	r8
     e02:	9f 92       	push	r9
     e04:	af 92       	push	r10
     e06:	bf 92       	push	r11
     e08:	cf 92       	push	r12
     e0a:	df 92       	push	r13
     e0c:	ef 92       	push	r14
     e0e:	ff 92       	push	r15
     e10:	0f 93       	push	r16
     e12:	1f 93       	push	r17
     e14:	cf 93       	push	r28
     e16:	df 93       	push	r29
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62
     e1c:	2c 97       	sbiw	r28, 0x0c	; 12
     e1e:	0f b6       	in	r0, 0x3f	; 63
     e20:	f8 94       	cli
     e22:	de bf       	out	0x3e, r29	; 62
     e24:	0f be       	out	0x3f, r0	; 63
     e26:	cd bf       	out	0x3d, r28	; 61
     e28:	7c 01       	movw	r14, r24
     e2a:	6b 01       	movw	r12, r22
     e2c:	8a 01       	movw	r16, r20
     e2e:	fc 01       	movw	r30, r24
     e30:	17 82       	std	Z+7, r1	; 0x07
     e32:	16 82       	std	Z+6, r1	; 0x06
     e34:	83 81       	ldd	r24, Z+3	; 0x03
     e36:	81 ff       	sbrs	r24, 1
     e38:	b0 c1       	rjmp	.+864    	; 0x119a <vfprintf+0x3a6>
     e3a:	ce 01       	movw	r24, r28
     e3c:	01 96       	adiw	r24, 0x01	; 1
     e3e:	4c 01       	movw	r8, r24
     e40:	f7 01       	movw	r30, r14
     e42:	93 81       	ldd	r25, Z+3	; 0x03
     e44:	f6 01       	movw	r30, r12
     e46:	93 fd       	sbrc	r25, 3
     e48:	85 91       	lpm	r24, Z+
     e4a:	93 ff       	sbrs	r25, 3
     e4c:	81 91       	ld	r24, Z+
     e4e:	6f 01       	movw	r12, r30
     e50:	88 23       	and	r24, r24
     e52:	09 f4       	brne	.+2      	; 0xe56 <vfprintf+0x62>
     e54:	9e c1       	rjmp	.+828    	; 0x1192 <vfprintf+0x39e>
     e56:	85 32       	cpi	r24, 0x25	; 37
     e58:	39 f4       	brne	.+14     	; 0xe68 <vfprintf+0x74>
     e5a:	93 fd       	sbrc	r25, 3
     e5c:	85 91       	lpm	r24, Z+
     e5e:	93 ff       	sbrs	r25, 3
     e60:	81 91       	ld	r24, Z+
     e62:	6f 01       	movw	r12, r30
     e64:	85 32       	cpi	r24, 0x25	; 37
     e66:	21 f4       	brne	.+8      	; 0xe70 <vfprintf+0x7c>
     e68:	b7 01       	movw	r22, r14
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	0f d3       	rcall	.+1566   	; 0x148c <fputc>
     e6e:	e8 cf       	rjmp	.-48     	; 0xe40 <vfprintf+0x4c>
     e70:	51 2c       	mov	r5, r1
     e72:	31 2c       	mov	r3, r1
     e74:	20 e0       	ldi	r18, 0x00	; 0
     e76:	20 32       	cpi	r18, 0x20	; 32
     e78:	a0 f4       	brcc	.+40     	; 0xea2 <vfprintf+0xae>
     e7a:	8b 32       	cpi	r24, 0x2B	; 43
     e7c:	69 f0       	breq	.+26     	; 0xe98 <vfprintf+0xa4>
     e7e:	30 f4       	brcc	.+12     	; 0xe8c <vfprintf+0x98>
     e80:	80 32       	cpi	r24, 0x20	; 32
     e82:	59 f0       	breq	.+22     	; 0xe9a <vfprintf+0xa6>
     e84:	83 32       	cpi	r24, 0x23	; 35
     e86:	69 f4       	brne	.+26     	; 0xea2 <vfprintf+0xae>
     e88:	20 61       	ori	r18, 0x10	; 16
     e8a:	2c c0       	rjmp	.+88     	; 0xee4 <vfprintf+0xf0>
     e8c:	8d 32       	cpi	r24, 0x2D	; 45
     e8e:	39 f0       	breq	.+14     	; 0xe9e <vfprintf+0xaa>
     e90:	80 33       	cpi	r24, 0x30	; 48
     e92:	39 f4       	brne	.+14     	; 0xea2 <vfprintf+0xae>
     e94:	21 60       	ori	r18, 0x01	; 1
     e96:	26 c0       	rjmp	.+76     	; 0xee4 <vfprintf+0xf0>
     e98:	22 60       	ori	r18, 0x02	; 2
     e9a:	24 60       	ori	r18, 0x04	; 4
     e9c:	23 c0       	rjmp	.+70     	; 0xee4 <vfprintf+0xf0>
     e9e:	28 60       	ori	r18, 0x08	; 8
     ea0:	21 c0       	rjmp	.+66     	; 0xee4 <vfprintf+0xf0>
     ea2:	27 fd       	sbrc	r18, 7
     ea4:	27 c0       	rjmp	.+78     	; 0xef4 <vfprintf+0x100>
     ea6:	30 ed       	ldi	r19, 0xD0	; 208
     ea8:	38 0f       	add	r19, r24
     eaa:	3a 30       	cpi	r19, 0x0A	; 10
     eac:	78 f4       	brcc	.+30     	; 0xecc <vfprintf+0xd8>
     eae:	26 ff       	sbrs	r18, 6
     eb0:	06 c0       	rjmp	.+12     	; 0xebe <vfprintf+0xca>
     eb2:	fa e0       	ldi	r31, 0x0A	; 10
     eb4:	5f 9e       	mul	r5, r31
     eb6:	30 0d       	add	r19, r0
     eb8:	11 24       	eor	r1, r1
     eba:	53 2e       	mov	r5, r19
     ebc:	13 c0       	rjmp	.+38     	; 0xee4 <vfprintf+0xf0>
     ebe:	8a e0       	ldi	r24, 0x0A	; 10
     ec0:	38 9e       	mul	r3, r24
     ec2:	30 0d       	add	r19, r0
     ec4:	11 24       	eor	r1, r1
     ec6:	33 2e       	mov	r3, r19
     ec8:	20 62       	ori	r18, 0x20	; 32
     eca:	0c c0       	rjmp	.+24     	; 0xee4 <vfprintf+0xf0>
     ecc:	8e 32       	cpi	r24, 0x2E	; 46
     ece:	21 f4       	brne	.+8      	; 0xed8 <vfprintf+0xe4>
     ed0:	26 fd       	sbrc	r18, 6
     ed2:	5f c1       	rjmp	.+702    	; 0x1192 <vfprintf+0x39e>
     ed4:	20 64       	ori	r18, 0x40	; 64
     ed6:	06 c0       	rjmp	.+12     	; 0xee4 <vfprintf+0xf0>
     ed8:	8c 36       	cpi	r24, 0x6C	; 108
     eda:	11 f4       	brne	.+4      	; 0xee0 <vfprintf+0xec>
     edc:	20 68       	ori	r18, 0x80	; 128
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <vfprintf+0xf0>
     ee0:	88 36       	cpi	r24, 0x68	; 104
     ee2:	41 f4       	brne	.+16     	; 0xef4 <vfprintf+0x100>
     ee4:	f6 01       	movw	r30, r12
     ee6:	93 fd       	sbrc	r25, 3
     ee8:	85 91       	lpm	r24, Z+
     eea:	93 ff       	sbrs	r25, 3
     eec:	81 91       	ld	r24, Z+
     eee:	6f 01       	movw	r12, r30
     ef0:	81 11       	cpse	r24, r1
     ef2:	c1 cf       	rjmp	.-126    	; 0xe76 <vfprintf+0x82>
     ef4:	98 2f       	mov	r25, r24
     ef6:	9f 7d       	andi	r25, 0xDF	; 223
     ef8:	95 54       	subi	r25, 0x45	; 69
     efa:	93 30       	cpi	r25, 0x03	; 3
     efc:	28 f4       	brcc	.+10     	; 0xf08 <vfprintf+0x114>
     efe:	0c 5f       	subi	r16, 0xFC	; 252
     f00:	1f 4f       	sbci	r17, 0xFF	; 255
     f02:	ff e3       	ldi	r31, 0x3F	; 63
     f04:	f9 83       	std	Y+1, r31	; 0x01
     f06:	0d c0       	rjmp	.+26     	; 0xf22 <vfprintf+0x12e>
     f08:	83 36       	cpi	r24, 0x63	; 99
     f0a:	31 f0       	breq	.+12     	; 0xf18 <vfprintf+0x124>
     f0c:	83 37       	cpi	r24, 0x73	; 115
     f0e:	71 f0       	breq	.+28     	; 0xf2c <vfprintf+0x138>
     f10:	83 35       	cpi	r24, 0x53	; 83
     f12:	09 f0       	breq	.+2      	; 0xf16 <vfprintf+0x122>
     f14:	57 c0       	rjmp	.+174    	; 0xfc4 <vfprintf+0x1d0>
     f16:	21 c0       	rjmp	.+66     	; 0xf5a <vfprintf+0x166>
     f18:	f8 01       	movw	r30, r16
     f1a:	80 81       	ld	r24, Z
     f1c:	89 83       	std	Y+1, r24	; 0x01
     f1e:	0e 5f       	subi	r16, 0xFE	; 254
     f20:	1f 4f       	sbci	r17, 0xFF	; 255
     f22:	44 24       	eor	r4, r4
     f24:	43 94       	inc	r4
     f26:	51 2c       	mov	r5, r1
     f28:	54 01       	movw	r10, r8
     f2a:	14 c0       	rjmp	.+40     	; 0xf54 <vfprintf+0x160>
     f2c:	38 01       	movw	r6, r16
     f2e:	f2 e0       	ldi	r31, 0x02	; 2
     f30:	6f 0e       	add	r6, r31
     f32:	71 1c       	adc	r7, r1
     f34:	f8 01       	movw	r30, r16
     f36:	a0 80       	ld	r10, Z
     f38:	b1 80       	ldd	r11, Z+1	; 0x01
     f3a:	26 ff       	sbrs	r18, 6
     f3c:	03 c0       	rjmp	.+6      	; 0xf44 <vfprintf+0x150>
     f3e:	65 2d       	mov	r22, r5
     f40:	70 e0       	ldi	r23, 0x00	; 0
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <vfprintf+0x154>
     f44:	6f ef       	ldi	r22, 0xFF	; 255
     f46:	7f ef       	ldi	r23, 0xFF	; 255
     f48:	c5 01       	movw	r24, r10
     f4a:	2c 87       	std	Y+12, r18	; 0x0c
     f4c:	94 d2       	rcall	.+1320   	; 0x1476 <strnlen>
     f4e:	2c 01       	movw	r4, r24
     f50:	83 01       	movw	r16, r6
     f52:	2c 85       	ldd	r18, Y+12	; 0x0c
     f54:	2f 77       	andi	r18, 0x7F	; 127
     f56:	22 2e       	mov	r2, r18
     f58:	16 c0       	rjmp	.+44     	; 0xf86 <vfprintf+0x192>
     f5a:	38 01       	movw	r6, r16
     f5c:	f2 e0       	ldi	r31, 0x02	; 2
     f5e:	6f 0e       	add	r6, r31
     f60:	71 1c       	adc	r7, r1
     f62:	f8 01       	movw	r30, r16
     f64:	a0 80       	ld	r10, Z
     f66:	b1 80       	ldd	r11, Z+1	; 0x01
     f68:	26 ff       	sbrs	r18, 6
     f6a:	03 c0       	rjmp	.+6      	; 0xf72 <vfprintf+0x17e>
     f6c:	65 2d       	mov	r22, r5
     f6e:	70 e0       	ldi	r23, 0x00	; 0
     f70:	02 c0       	rjmp	.+4      	; 0xf76 <vfprintf+0x182>
     f72:	6f ef       	ldi	r22, 0xFF	; 255
     f74:	7f ef       	ldi	r23, 0xFF	; 255
     f76:	c5 01       	movw	r24, r10
     f78:	2c 87       	std	Y+12, r18	; 0x0c
     f7a:	6b d2       	rcall	.+1238   	; 0x1452 <strnlen_P>
     f7c:	2c 01       	movw	r4, r24
     f7e:	2c 85       	ldd	r18, Y+12	; 0x0c
     f80:	20 68       	ori	r18, 0x80	; 128
     f82:	22 2e       	mov	r2, r18
     f84:	83 01       	movw	r16, r6
     f86:	23 fc       	sbrc	r2, 3
     f88:	19 c0       	rjmp	.+50     	; 0xfbc <vfprintf+0x1c8>
     f8a:	83 2d       	mov	r24, r3
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	48 16       	cp	r4, r24
     f90:	59 06       	cpc	r5, r25
     f92:	a0 f4       	brcc	.+40     	; 0xfbc <vfprintf+0x1c8>
     f94:	b7 01       	movw	r22, r14
     f96:	80 e2       	ldi	r24, 0x20	; 32
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	78 d2       	rcall	.+1264   	; 0x148c <fputc>
     f9c:	3a 94       	dec	r3
     f9e:	f5 cf       	rjmp	.-22     	; 0xf8a <vfprintf+0x196>
     fa0:	f5 01       	movw	r30, r10
     fa2:	27 fc       	sbrc	r2, 7
     fa4:	85 91       	lpm	r24, Z+
     fa6:	27 fe       	sbrs	r2, 7
     fa8:	81 91       	ld	r24, Z+
     faa:	5f 01       	movw	r10, r30
     fac:	b7 01       	movw	r22, r14
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	6d d2       	rcall	.+1242   	; 0x148c <fputc>
     fb2:	31 10       	cpse	r3, r1
     fb4:	3a 94       	dec	r3
     fb6:	f1 e0       	ldi	r31, 0x01	; 1
     fb8:	4f 1a       	sub	r4, r31
     fba:	51 08       	sbc	r5, r1
     fbc:	41 14       	cp	r4, r1
     fbe:	51 04       	cpc	r5, r1
     fc0:	79 f7       	brne	.-34     	; 0xfa0 <vfprintf+0x1ac>
     fc2:	de c0       	rjmp	.+444    	; 0x1180 <vfprintf+0x38c>
     fc4:	84 36       	cpi	r24, 0x64	; 100
     fc6:	11 f0       	breq	.+4      	; 0xfcc <vfprintf+0x1d8>
     fc8:	89 36       	cpi	r24, 0x69	; 105
     fca:	31 f5       	brne	.+76     	; 0x1018 <vfprintf+0x224>
     fcc:	f8 01       	movw	r30, r16
     fce:	27 ff       	sbrs	r18, 7
     fd0:	07 c0       	rjmp	.+14     	; 0xfe0 <vfprintf+0x1ec>
     fd2:	60 81       	ld	r22, Z
     fd4:	71 81       	ldd	r23, Z+1	; 0x01
     fd6:	82 81       	ldd	r24, Z+2	; 0x02
     fd8:	93 81       	ldd	r25, Z+3	; 0x03
     fda:	0c 5f       	subi	r16, 0xFC	; 252
     fdc:	1f 4f       	sbci	r17, 0xFF	; 255
     fde:	08 c0       	rjmp	.+16     	; 0xff0 <vfprintf+0x1fc>
     fe0:	60 81       	ld	r22, Z
     fe2:	71 81       	ldd	r23, Z+1	; 0x01
     fe4:	88 27       	eor	r24, r24
     fe6:	77 fd       	sbrc	r23, 7
     fe8:	80 95       	com	r24
     fea:	98 2f       	mov	r25, r24
     fec:	0e 5f       	subi	r16, 0xFE	; 254
     fee:	1f 4f       	sbci	r17, 0xFF	; 255
     ff0:	2f 76       	andi	r18, 0x6F	; 111
     ff2:	b2 2e       	mov	r11, r18
     ff4:	97 ff       	sbrs	r25, 7
     ff6:	09 c0       	rjmp	.+18     	; 0x100a <vfprintf+0x216>
     ff8:	90 95       	com	r25
     ffa:	80 95       	com	r24
     ffc:	70 95       	com	r23
     ffe:	61 95       	neg	r22
    1000:	7f 4f       	sbci	r23, 0xFF	; 255
    1002:	8f 4f       	sbci	r24, 0xFF	; 255
    1004:	9f 4f       	sbci	r25, 0xFF	; 255
    1006:	20 68       	ori	r18, 0x80	; 128
    1008:	b2 2e       	mov	r11, r18
    100a:	2a e0       	ldi	r18, 0x0A	; 10
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	a4 01       	movw	r20, r8
    1010:	6f d2       	rcall	.+1246   	; 0x14f0 <__ultoa_invert>
    1012:	a8 2e       	mov	r10, r24
    1014:	a8 18       	sub	r10, r8
    1016:	43 c0       	rjmp	.+134    	; 0x109e <vfprintf+0x2aa>
    1018:	85 37       	cpi	r24, 0x75	; 117
    101a:	29 f4       	brne	.+10     	; 0x1026 <vfprintf+0x232>
    101c:	2f 7e       	andi	r18, 0xEF	; 239
    101e:	b2 2e       	mov	r11, r18
    1020:	2a e0       	ldi	r18, 0x0A	; 10
    1022:	30 e0       	ldi	r19, 0x00	; 0
    1024:	25 c0       	rjmp	.+74     	; 0x1070 <vfprintf+0x27c>
    1026:	f2 2f       	mov	r31, r18
    1028:	f9 7f       	andi	r31, 0xF9	; 249
    102a:	bf 2e       	mov	r11, r31
    102c:	8f 36       	cpi	r24, 0x6F	; 111
    102e:	c1 f0       	breq	.+48     	; 0x1060 <vfprintf+0x26c>
    1030:	18 f4       	brcc	.+6      	; 0x1038 <vfprintf+0x244>
    1032:	88 35       	cpi	r24, 0x58	; 88
    1034:	79 f0       	breq	.+30     	; 0x1054 <vfprintf+0x260>
    1036:	ad c0       	rjmp	.+346    	; 0x1192 <vfprintf+0x39e>
    1038:	80 37       	cpi	r24, 0x70	; 112
    103a:	19 f0       	breq	.+6      	; 0x1042 <vfprintf+0x24e>
    103c:	88 37       	cpi	r24, 0x78	; 120
    103e:	21 f0       	breq	.+8      	; 0x1048 <vfprintf+0x254>
    1040:	a8 c0       	rjmp	.+336    	; 0x1192 <vfprintf+0x39e>
    1042:	2f 2f       	mov	r18, r31
    1044:	20 61       	ori	r18, 0x10	; 16
    1046:	b2 2e       	mov	r11, r18
    1048:	b4 fe       	sbrs	r11, 4
    104a:	0d c0       	rjmp	.+26     	; 0x1066 <vfprintf+0x272>
    104c:	8b 2d       	mov	r24, r11
    104e:	84 60       	ori	r24, 0x04	; 4
    1050:	b8 2e       	mov	r11, r24
    1052:	09 c0       	rjmp	.+18     	; 0x1066 <vfprintf+0x272>
    1054:	24 ff       	sbrs	r18, 4
    1056:	0a c0       	rjmp	.+20     	; 0x106c <vfprintf+0x278>
    1058:	9f 2f       	mov	r25, r31
    105a:	96 60       	ori	r25, 0x06	; 6
    105c:	b9 2e       	mov	r11, r25
    105e:	06 c0       	rjmp	.+12     	; 0x106c <vfprintf+0x278>
    1060:	28 e0       	ldi	r18, 0x08	; 8
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	05 c0       	rjmp	.+10     	; 0x1070 <vfprintf+0x27c>
    1066:	20 e1       	ldi	r18, 0x10	; 16
    1068:	30 e0       	ldi	r19, 0x00	; 0
    106a:	02 c0       	rjmp	.+4      	; 0x1070 <vfprintf+0x27c>
    106c:	20 e1       	ldi	r18, 0x10	; 16
    106e:	32 e0       	ldi	r19, 0x02	; 2
    1070:	f8 01       	movw	r30, r16
    1072:	b7 fe       	sbrs	r11, 7
    1074:	07 c0       	rjmp	.+14     	; 0x1084 <vfprintf+0x290>
    1076:	60 81       	ld	r22, Z
    1078:	71 81       	ldd	r23, Z+1	; 0x01
    107a:	82 81       	ldd	r24, Z+2	; 0x02
    107c:	93 81       	ldd	r25, Z+3	; 0x03
    107e:	0c 5f       	subi	r16, 0xFC	; 252
    1080:	1f 4f       	sbci	r17, 0xFF	; 255
    1082:	06 c0       	rjmp	.+12     	; 0x1090 <vfprintf+0x29c>
    1084:	60 81       	ld	r22, Z
    1086:	71 81       	ldd	r23, Z+1	; 0x01
    1088:	80 e0       	ldi	r24, 0x00	; 0
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	0e 5f       	subi	r16, 0xFE	; 254
    108e:	1f 4f       	sbci	r17, 0xFF	; 255
    1090:	a4 01       	movw	r20, r8
    1092:	2e d2       	rcall	.+1116   	; 0x14f0 <__ultoa_invert>
    1094:	a8 2e       	mov	r10, r24
    1096:	a8 18       	sub	r10, r8
    1098:	fb 2d       	mov	r31, r11
    109a:	ff 77       	andi	r31, 0x7F	; 127
    109c:	bf 2e       	mov	r11, r31
    109e:	b6 fe       	sbrs	r11, 6
    10a0:	0b c0       	rjmp	.+22     	; 0x10b8 <vfprintf+0x2c4>
    10a2:	2b 2d       	mov	r18, r11
    10a4:	2e 7f       	andi	r18, 0xFE	; 254
    10a6:	a5 14       	cp	r10, r5
    10a8:	50 f4       	brcc	.+20     	; 0x10be <vfprintf+0x2ca>
    10aa:	b4 fe       	sbrs	r11, 4
    10ac:	0a c0       	rjmp	.+20     	; 0x10c2 <vfprintf+0x2ce>
    10ae:	b2 fc       	sbrc	r11, 2
    10b0:	08 c0       	rjmp	.+16     	; 0x10c2 <vfprintf+0x2ce>
    10b2:	2b 2d       	mov	r18, r11
    10b4:	2e 7e       	andi	r18, 0xEE	; 238
    10b6:	05 c0       	rjmp	.+10     	; 0x10c2 <vfprintf+0x2ce>
    10b8:	7a 2c       	mov	r7, r10
    10ba:	2b 2d       	mov	r18, r11
    10bc:	03 c0       	rjmp	.+6      	; 0x10c4 <vfprintf+0x2d0>
    10be:	7a 2c       	mov	r7, r10
    10c0:	01 c0       	rjmp	.+2      	; 0x10c4 <vfprintf+0x2d0>
    10c2:	75 2c       	mov	r7, r5
    10c4:	24 ff       	sbrs	r18, 4
    10c6:	0d c0       	rjmp	.+26     	; 0x10e2 <vfprintf+0x2ee>
    10c8:	fe 01       	movw	r30, r28
    10ca:	ea 0d       	add	r30, r10
    10cc:	f1 1d       	adc	r31, r1
    10ce:	80 81       	ld	r24, Z
    10d0:	80 33       	cpi	r24, 0x30	; 48
    10d2:	11 f4       	brne	.+4      	; 0x10d8 <vfprintf+0x2e4>
    10d4:	29 7e       	andi	r18, 0xE9	; 233
    10d6:	09 c0       	rjmp	.+18     	; 0x10ea <vfprintf+0x2f6>
    10d8:	22 ff       	sbrs	r18, 2
    10da:	06 c0       	rjmp	.+12     	; 0x10e8 <vfprintf+0x2f4>
    10dc:	73 94       	inc	r7
    10de:	73 94       	inc	r7
    10e0:	04 c0       	rjmp	.+8      	; 0x10ea <vfprintf+0x2f6>
    10e2:	82 2f       	mov	r24, r18
    10e4:	86 78       	andi	r24, 0x86	; 134
    10e6:	09 f0       	breq	.+2      	; 0x10ea <vfprintf+0x2f6>
    10e8:	73 94       	inc	r7
    10ea:	23 fd       	sbrc	r18, 3
    10ec:	12 c0       	rjmp	.+36     	; 0x1112 <vfprintf+0x31e>
    10ee:	20 ff       	sbrs	r18, 0
    10f0:	06 c0       	rjmp	.+12     	; 0x10fe <vfprintf+0x30a>
    10f2:	5a 2c       	mov	r5, r10
    10f4:	73 14       	cp	r7, r3
    10f6:	18 f4       	brcc	.+6      	; 0x10fe <vfprintf+0x30a>
    10f8:	53 0c       	add	r5, r3
    10fa:	57 18       	sub	r5, r7
    10fc:	73 2c       	mov	r7, r3
    10fe:	73 14       	cp	r7, r3
    1100:	60 f4       	brcc	.+24     	; 0x111a <vfprintf+0x326>
    1102:	b7 01       	movw	r22, r14
    1104:	80 e2       	ldi	r24, 0x20	; 32
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	2c 87       	std	Y+12, r18	; 0x0c
    110a:	c0 d1       	rcall	.+896    	; 0x148c <fputc>
    110c:	73 94       	inc	r7
    110e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1110:	f6 cf       	rjmp	.-20     	; 0x10fe <vfprintf+0x30a>
    1112:	73 14       	cp	r7, r3
    1114:	10 f4       	brcc	.+4      	; 0x111a <vfprintf+0x326>
    1116:	37 18       	sub	r3, r7
    1118:	01 c0       	rjmp	.+2      	; 0x111c <vfprintf+0x328>
    111a:	31 2c       	mov	r3, r1
    111c:	24 ff       	sbrs	r18, 4
    111e:	11 c0       	rjmp	.+34     	; 0x1142 <vfprintf+0x34e>
    1120:	b7 01       	movw	r22, r14
    1122:	80 e3       	ldi	r24, 0x30	; 48
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	2c 87       	std	Y+12, r18	; 0x0c
    1128:	b1 d1       	rcall	.+866    	; 0x148c <fputc>
    112a:	2c 85       	ldd	r18, Y+12	; 0x0c
    112c:	22 ff       	sbrs	r18, 2
    112e:	16 c0       	rjmp	.+44     	; 0x115c <vfprintf+0x368>
    1130:	21 ff       	sbrs	r18, 1
    1132:	03 c0       	rjmp	.+6      	; 0x113a <vfprintf+0x346>
    1134:	88 e5       	ldi	r24, 0x58	; 88
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	02 c0       	rjmp	.+4      	; 0x113e <vfprintf+0x34a>
    113a:	88 e7       	ldi	r24, 0x78	; 120
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	b7 01       	movw	r22, r14
    1140:	0c c0       	rjmp	.+24     	; 0x115a <vfprintf+0x366>
    1142:	82 2f       	mov	r24, r18
    1144:	86 78       	andi	r24, 0x86	; 134
    1146:	51 f0       	breq	.+20     	; 0x115c <vfprintf+0x368>
    1148:	21 fd       	sbrc	r18, 1
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <vfprintf+0x35c>
    114c:	80 e2       	ldi	r24, 0x20	; 32
    114e:	01 c0       	rjmp	.+2      	; 0x1152 <vfprintf+0x35e>
    1150:	8b e2       	ldi	r24, 0x2B	; 43
    1152:	27 fd       	sbrc	r18, 7
    1154:	8d e2       	ldi	r24, 0x2D	; 45
    1156:	b7 01       	movw	r22, r14
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	98 d1       	rcall	.+816    	; 0x148c <fputc>
    115c:	a5 14       	cp	r10, r5
    115e:	30 f4       	brcc	.+12     	; 0x116c <vfprintf+0x378>
    1160:	b7 01       	movw	r22, r14
    1162:	80 e3       	ldi	r24, 0x30	; 48
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	92 d1       	rcall	.+804    	; 0x148c <fputc>
    1168:	5a 94       	dec	r5
    116a:	f8 cf       	rjmp	.-16     	; 0x115c <vfprintf+0x368>
    116c:	aa 94       	dec	r10
    116e:	f4 01       	movw	r30, r8
    1170:	ea 0d       	add	r30, r10
    1172:	f1 1d       	adc	r31, r1
    1174:	80 81       	ld	r24, Z
    1176:	b7 01       	movw	r22, r14
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	88 d1       	rcall	.+784    	; 0x148c <fputc>
    117c:	a1 10       	cpse	r10, r1
    117e:	f6 cf       	rjmp	.-20     	; 0x116c <vfprintf+0x378>
    1180:	33 20       	and	r3, r3
    1182:	09 f4       	brne	.+2      	; 0x1186 <vfprintf+0x392>
    1184:	5d ce       	rjmp	.-838    	; 0xe40 <vfprintf+0x4c>
    1186:	b7 01       	movw	r22, r14
    1188:	80 e2       	ldi	r24, 0x20	; 32
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	7f d1       	rcall	.+766    	; 0x148c <fputc>
    118e:	3a 94       	dec	r3
    1190:	f7 cf       	rjmp	.-18     	; 0x1180 <vfprintf+0x38c>
    1192:	f7 01       	movw	r30, r14
    1194:	86 81       	ldd	r24, Z+6	; 0x06
    1196:	97 81       	ldd	r25, Z+7	; 0x07
    1198:	02 c0       	rjmp	.+4      	; 0x119e <vfprintf+0x3aa>
    119a:	8f ef       	ldi	r24, 0xFF	; 255
    119c:	9f ef       	ldi	r25, 0xFF	; 255
    119e:	2c 96       	adiw	r28, 0x0c	; 12
    11a0:	0f b6       	in	r0, 0x3f	; 63
    11a2:	f8 94       	cli
    11a4:	de bf       	out	0x3e, r29	; 62
    11a6:	0f be       	out	0x3f, r0	; 63
    11a8:	cd bf       	out	0x3d, r28	; 61
    11aa:	df 91       	pop	r29
    11ac:	cf 91       	pop	r28
    11ae:	1f 91       	pop	r17
    11b0:	0f 91       	pop	r16
    11b2:	ff 90       	pop	r15
    11b4:	ef 90       	pop	r14
    11b6:	df 90       	pop	r13
    11b8:	cf 90       	pop	r12
    11ba:	bf 90       	pop	r11
    11bc:	af 90       	pop	r10
    11be:	9f 90       	pop	r9
    11c0:	8f 90       	pop	r8
    11c2:	7f 90       	pop	r7
    11c4:	6f 90       	pop	r6
    11c6:	5f 90       	pop	r5
    11c8:	4f 90       	pop	r4
    11ca:	3f 90       	pop	r3
    11cc:	2f 90       	pop	r2
    11ce:	08 95       	ret

000011d0 <calloc>:
    11d0:	0f 93       	push	r16
    11d2:	1f 93       	push	r17
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	86 9f       	mul	r24, r22
    11da:	80 01       	movw	r16, r0
    11dc:	87 9f       	mul	r24, r23
    11de:	10 0d       	add	r17, r0
    11e0:	96 9f       	mul	r25, r22
    11e2:	10 0d       	add	r17, r0
    11e4:	11 24       	eor	r1, r1
    11e6:	c8 01       	movw	r24, r16
    11e8:	0d d0       	rcall	.+26     	; 0x1204 <malloc>
    11ea:	ec 01       	movw	r28, r24
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	21 f0       	breq	.+8      	; 0x11f8 <calloc+0x28>
    11f0:	a8 01       	movw	r20, r16
    11f2:	60 e0       	ldi	r22, 0x00	; 0
    11f4:	70 e0       	ldi	r23, 0x00	; 0
    11f6:	38 d1       	rcall	.+624    	; 0x1468 <memset>
    11f8:	ce 01       	movw	r24, r28
    11fa:	df 91       	pop	r29
    11fc:	cf 91       	pop	r28
    11fe:	1f 91       	pop	r17
    1200:	0f 91       	pop	r16
    1202:	08 95       	ret

00001204 <malloc>:
    1204:	cf 93       	push	r28
    1206:	df 93       	push	r29
    1208:	82 30       	cpi	r24, 0x02	; 2
    120a:	91 05       	cpc	r25, r1
    120c:	10 f4       	brcc	.+4      	; 0x1212 <malloc+0xe>
    120e:	82 e0       	ldi	r24, 0x02	; 2
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	e0 91 8a 02 	lds	r30, 0x028A
    1216:	f0 91 8b 02 	lds	r31, 0x028B
    121a:	20 e0       	ldi	r18, 0x00	; 0
    121c:	30 e0       	ldi	r19, 0x00	; 0
    121e:	a0 e0       	ldi	r26, 0x00	; 0
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	30 97       	sbiw	r30, 0x00	; 0
    1224:	39 f1       	breq	.+78     	; 0x1274 <malloc+0x70>
    1226:	40 81       	ld	r20, Z
    1228:	51 81       	ldd	r21, Z+1	; 0x01
    122a:	48 17       	cp	r20, r24
    122c:	59 07       	cpc	r21, r25
    122e:	b8 f0       	brcs	.+46     	; 0x125e <malloc+0x5a>
    1230:	48 17       	cp	r20, r24
    1232:	59 07       	cpc	r21, r25
    1234:	71 f4       	brne	.+28     	; 0x1252 <malloc+0x4e>
    1236:	82 81       	ldd	r24, Z+2	; 0x02
    1238:	93 81       	ldd	r25, Z+3	; 0x03
    123a:	10 97       	sbiw	r26, 0x00	; 0
    123c:	29 f0       	breq	.+10     	; 0x1248 <malloc+0x44>
    123e:	13 96       	adiw	r26, 0x03	; 3
    1240:	9c 93       	st	X, r25
    1242:	8e 93       	st	-X, r24
    1244:	12 97       	sbiw	r26, 0x02	; 2
    1246:	2c c0       	rjmp	.+88     	; 0x12a0 <malloc+0x9c>
    1248:	90 93 8b 02 	sts	0x028B, r25
    124c:	80 93 8a 02 	sts	0x028A, r24
    1250:	27 c0       	rjmp	.+78     	; 0x12a0 <malloc+0x9c>
    1252:	21 15       	cp	r18, r1
    1254:	31 05       	cpc	r19, r1
    1256:	31 f0       	breq	.+12     	; 0x1264 <malloc+0x60>
    1258:	42 17       	cp	r20, r18
    125a:	53 07       	cpc	r21, r19
    125c:	18 f0       	brcs	.+6      	; 0x1264 <malloc+0x60>
    125e:	a9 01       	movw	r20, r18
    1260:	db 01       	movw	r26, r22
    1262:	01 c0       	rjmp	.+2      	; 0x1266 <malloc+0x62>
    1264:	ef 01       	movw	r28, r30
    1266:	9a 01       	movw	r18, r20
    1268:	bd 01       	movw	r22, r26
    126a:	df 01       	movw	r26, r30
    126c:	02 80       	ldd	r0, Z+2	; 0x02
    126e:	f3 81       	ldd	r31, Z+3	; 0x03
    1270:	e0 2d       	mov	r30, r0
    1272:	d7 cf       	rjmp	.-82     	; 0x1222 <malloc+0x1e>
    1274:	21 15       	cp	r18, r1
    1276:	31 05       	cpc	r19, r1
    1278:	f9 f0       	breq	.+62     	; 0x12b8 <malloc+0xb4>
    127a:	28 1b       	sub	r18, r24
    127c:	39 0b       	sbc	r19, r25
    127e:	24 30       	cpi	r18, 0x04	; 4
    1280:	31 05       	cpc	r19, r1
    1282:	80 f4       	brcc	.+32     	; 0x12a4 <malloc+0xa0>
    1284:	8a 81       	ldd	r24, Y+2	; 0x02
    1286:	9b 81       	ldd	r25, Y+3	; 0x03
    1288:	61 15       	cp	r22, r1
    128a:	71 05       	cpc	r23, r1
    128c:	21 f0       	breq	.+8      	; 0x1296 <malloc+0x92>
    128e:	fb 01       	movw	r30, r22
    1290:	93 83       	std	Z+3, r25	; 0x03
    1292:	82 83       	std	Z+2, r24	; 0x02
    1294:	04 c0       	rjmp	.+8      	; 0x129e <malloc+0x9a>
    1296:	90 93 8b 02 	sts	0x028B, r25
    129a:	80 93 8a 02 	sts	0x028A, r24
    129e:	fe 01       	movw	r30, r28
    12a0:	32 96       	adiw	r30, 0x02	; 2
    12a2:	44 c0       	rjmp	.+136    	; 0x132c <malloc+0x128>
    12a4:	fe 01       	movw	r30, r28
    12a6:	e2 0f       	add	r30, r18
    12a8:	f3 1f       	adc	r31, r19
    12aa:	81 93       	st	Z+, r24
    12ac:	91 93       	st	Z+, r25
    12ae:	22 50       	subi	r18, 0x02	; 2
    12b0:	31 09       	sbc	r19, r1
    12b2:	39 83       	std	Y+1, r19	; 0x01
    12b4:	28 83       	st	Y, r18
    12b6:	3a c0       	rjmp	.+116    	; 0x132c <malloc+0x128>
    12b8:	20 91 88 02 	lds	r18, 0x0288
    12bc:	30 91 89 02 	lds	r19, 0x0289
    12c0:	23 2b       	or	r18, r19
    12c2:	41 f4       	brne	.+16     	; 0x12d4 <malloc+0xd0>
    12c4:	20 91 02 02 	lds	r18, 0x0202
    12c8:	30 91 03 02 	lds	r19, 0x0203
    12cc:	30 93 89 02 	sts	0x0289, r19
    12d0:	20 93 88 02 	sts	0x0288, r18
    12d4:	20 91 00 02 	lds	r18, 0x0200
    12d8:	30 91 01 02 	lds	r19, 0x0201
    12dc:	21 15       	cp	r18, r1
    12de:	31 05       	cpc	r19, r1
    12e0:	41 f4       	brne	.+16     	; 0x12f2 <malloc+0xee>
    12e2:	2d b7       	in	r18, 0x3d	; 61
    12e4:	3e b7       	in	r19, 0x3e	; 62
    12e6:	40 91 04 02 	lds	r20, 0x0204
    12ea:	50 91 05 02 	lds	r21, 0x0205
    12ee:	24 1b       	sub	r18, r20
    12f0:	35 0b       	sbc	r19, r21
    12f2:	e0 91 88 02 	lds	r30, 0x0288
    12f6:	f0 91 89 02 	lds	r31, 0x0289
    12fa:	e2 17       	cp	r30, r18
    12fc:	f3 07       	cpc	r31, r19
    12fe:	a0 f4       	brcc	.+40     	; 0x1328 <malloc+0x124>
    1300:	2e 1b       	sub	r18, r30
    1302:	3f 0b       	sbc	r19, r31
    1304:	28 17       	cp	r18, r24
    1306:	39 07       	cpc	r19, r25
    1308:	78 f0       	brcs	.+30     	; 0x1328 <malloc+0x124>
    130a:	ac 01       	movw	r20, r24
    130c:	4e 5f       	subi	r20, 0xFE	; 254
    130e:	5f 4f       	sbci	r21, 0xFF	; 255
    1310:	24 17       	cp	r18, r20
    1312:	35 07       	cpc	r19, r21
    1314:	48 f0       	brcs	.+18     	; 0x1328 <malloc+0x124>
    1316:	4e 0f       	add	r20, r30
    1318:	5f 1f       	adc	r21, r31
    131a:	50 93 89 02 	sts	0x0289, r21
    131e:	40 93 88 02 	sts	0x0288, r20
    1322:	81 93       	st	Z+, r24
    1324:	91 93       	st	Z+, r25
    1326:	02 c0       	rjmp	.+4      	; 0x132c <malloc+0x128>
    1328:	e0 e0       	ldi	r30, 0x00	; 0
    132a:	f0 e0       	ldi	r31, 0x00	; 0
    132c:	cf 01       	movw	r24, r30
    132e:	df 91       	pop	r29
    1330:	cf 91       	pop	r28
    1332:	08 95       	ret

00001334 <free>:
    1334:	cf 93       	push	r28
    1336:	df 93       	push	r29
    1338:	00 97       	sbiw	r24, 0x00	; 0
    133a:	09 f4       	brne	.+2      	; 0x133e <free+0xa>
    133c:	87 c0       	rjmp	.+270    	; 0x144c <free+0x118>
    133e:	fc 01       	movw	r30, r24
    1340:	32 97       	sbiw	r30, 0x02	; 2
    1342:	13 82       	std	Z+3, r1	; 0x03
    1344:	12 82       	std	Z+2, r1	; 0x02
    1346:	c0 91 8a 02 	lds	r28, 0x028A
    134a:	d0 91 8b 02 	lds	r29, 0x028B
    134e:	20 97       	sbiw	r28, 0x00	; 0
    1350:	81 f4       	brne	.+32     	; 0x1372 <free+0x3e>
    1352:	20 81       	ld	r18, Z
    1354:	31 81       	ldd	r19, Z+1	; 0x01
    1356:	28 0f       	add	r18, r24
    1358:	39 1f       	adc	r19, r25
    135a:	80 91 88 02 	lds	r24, 0x0288
    135e:	90 91 89 02 	lds	r25, 0x0289
    1362:	82 17       	cp	r24, r18
    1364:	93 07       	cpc	r25, r19
    1366:	79 f5       	brne	.+94     	; 0x13c6 <free+0x92>
    1368:	f0 93 89 02 	sts	0x0289, r31
    136c:	e0 93 88 02 	sts	0x0288, r30
    1370:	6d c0       	rjmp	.+218    	; 0x144c <free+0x118>
    1372:	de 01       	movw	r26, r28
    1374:	20 e0       	ldi	r18, 0x00	; 0
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	ae 17       	cp	r26, r30
    137a:	bf 07       	cpc	r27, r31
    137c:	50 f4       	brcc	.+20     	; 0x1392 <free+0x5e>
    137e:	12 96       	adiw	r26, 0x02	; 2
    1380:	4d 91       	ld	r20, X+
    1382:	5c 91       	ld	r21, X
    1384:	13 97       	sbiw	r26, 0x03	; 3
    1386:	9d 01       	movw	r18, r26
    1388:	41 15       	cp	r20, r1
    138a:	51 05       	cpc	r21, r1
    138c:	09 f1       	breq	.+66     	; 0x13d0 <free+0x9c>
    138e:	da 01       	movw	r26, r20
    1390:	f3 cf       	rjmp	.-26     	; 0x1378 <free+0x44>
    1392:	b3 83       	std	Z+3, r27	; 0x03
    1394:	a2 83       	std	Z+2, r26	; 0x02
    1396:	40 81       	ld	r20, Z
    1398:	51 81       	ldd	r21, Z+1	; 0x01
    139a:	84 0f       	add	r24, r20
    139c:	95 1f       	adc	r25, r21
    139e:	8a 17       	cp	r24, r26
    13a0:	9b 07       	cpc	r25, r27
    13a2:	71 f4       	brne	.+28     	; 0x13c0 <free+0x8c>
    13a4:	8d 91       	ld	r24, X+
    13a6:	9c 91       	ld	r25, X
    13a8:	11 97       	sbiw	r26, 0x01	; 1
    13aa:	84 0f       	add	r24, r20
    13ac:	95 1f       	adc	r25, r21
    13ae:	02 96       	adiw	r24, 0x02	; 2
    13b0:	91 83       	std	Z+1, r25	; 0x01
    13b2:	80 83       	st	Z, r24
    13b4:	12 96       	adiw	r26, 0x02	; 2
    13b6:	8d 91       	ld	r24, X+
    13b8:	9c 91       	ld	r25, X
    13ba:	13 97       	sbiw	r26, 0x03	; 3
    13bc:	93 83       	std	Z+3, r25	; 0x03
    13be:	82 83       	std	Z+2, r24	; 0x02
    13c0:	21 15       	cp	r18, r1
    13c2:	31 05       	cpc	r19, r1
    13c4:	29 f4       	brne	.+10     	; 0x13d0 <free+0x9c>
    13c6:	f0 93 8b 02 	sts	0x028B, r31
    13ca:	e0 93 8a 02 	sts	0x028A, r30
    13ce:	3e c0       	rjmp	.+124    	; 0x144c <free+0x118>
    13d0:	d9 01       	movw	r26, r18
    13d2:	13 96       	adiw	r26, 0x03	; 3
    13d4:	fc 93       	st	X, r31
    13d6:	ee 93       	st	-X, r30
    13d8:	12 97       	sbiw	r26, 0x02	; 2
    13da:	4d 91       	ld	r20, X+
    13dc:	5d 91       	ld	r21, X+
    13de:	a4 0f       	add	r26, r20
    13e0:	b5 1f       	adc	r27, r21
    13e2:	ea 17       	cp	r30, r26
    13e4:	fb 07       	cpc	r31, r27
    13e6:	79 f4       	brne	.+30     	; 0x1406 <free+0xd2>
    13e8:	80 81       	ld	r24, Z
    13ea:	91 81       	ldd	r25, Z+1	; 0x01
    13ec:	84 0f       	add	r24, r20
    13ee:	95 1f       	adc	r25, r21
    13f0:	02 96       	adiw	r24, 0x02	; 2
    13f2:	d9 01       	movw	r26, r18
    13f4:	11 96       	adiw	r26, 0x01	; 1
    13f6:	9c 93       	st	X, r25
    13f8:	8e 93       	st	-X, r24
    13fa:	82 81       	ldd	r24, Z+2	; 0x02
    13fc:	93 81       	ldd	r25, Z+3	; 0x03
    13fe:	13 96       	adiw	r26, 0x03	; 3
    1400:	9c 93       	st	X, r25
    1402:	8e 93       	st	-X, r24
    1404:	12 97       	sbiw	r26, 0x02	; 2
    1406:	e0 e0       	ldi	r30, 0x00	; 0
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	9b 81       	ldd	r25, Y+3	; 0x03
    140e:	00 97       	sbiw	r24, 0x00	; 0
    1410:	19 f0       	breq	.+6      	; 0x1418 <free+0xe4>
    1412:	fe 01       	movw	r30, r28
    1414:	ec 01       	movw	r28, r24
    1416:	f9 cf       	rjmp	.-14     	; 0x140a <free+0xd6>
    1418:	ce 01       	movw	r24, r28
    141a:	02 96       	adiw	r24, 0x02	; 2
    141c:	28 81       	ld	r18, Y
    141e:	39 81       	ldd	r19, Y+1	; 0x01
    1420:	82 0f       	add	r24, r18
    1422:	93 1f       	adc	r25, r19
    1424:	20 91 88 02 	lds	r18, 0x0288
    1428:	30 91 89 02 	lds	r19, 0x0289
    142c:	28 17       	cp	r18, r24
    142e:	39 07       	cpc	r19, r25
    1430:	69 f4       	brne	.+26     	; 0x144c <free+0x118>
    1432:	30 97       	sbiw	r30, 0x00	; 0
    1434:	29 f4       	brne	.+10     	; 0x1440 <free+0x10c>
    1436:	10 92 8b 02 	sts	0x028B, r1
    143a:	10 92 8a 02 	sts	0x028A, r1
    143e:	02 c0       	rjmp	.+4      	; 0x1444 <free+0x110>
    1440:	13 82       	std	Z+3, r1	; 0x03
    1442:	12 82       	std	Z+2, r1	; 0x02
    1444:	d0 93 89 02 	sts	0x0289, r29
    1448:	c0 93 88 02 	sts	0x0288, r28
    144c:	df 91       	pop	r29
    144e:	cf 91       	pop	r28
    1450:	08 95       	ret

00001452 <strnlen_P>:
    1452:	fc 01       	movw	r30, r24
    1454:	05 90       	lpm	r0, Z+
    1456:	61 50       	subi	r22, 0x01	; 1
    1458:	70 40       	sbci	r23, 0x00	; 0
    145a:	01 10       	cpse	r0, r1
    145c:	d8 f7       	brcc	.-10     	; 0x1454 <strnlen_P+0x2>
    145e:	80 95       	com	r24
    1460:	90 95       	com	r25
    1462:	8e 0f       	add	r24, r30
    1464:	9f 1f       	adc	r25, r31
    1466:	08 95       	ret

00001468 <memset>:
    1468:	dc 01       	movw	r26, r24
    146a:	01 c0       	rjmp	.+2      	; 0x146e <memset+0x6>
    146c:	6d 93       	st	X+, r22
    146e:	41 50       	subi	r20, 0x01	; 1
    1470:	50 40       	sbci	r21, 0x00	; 0
    1472:	e0 f7       	brcc	.-8      	; 0x146c <memset+0x4>
    1474:	08 95       	ret

00001476 <strnlen>:
    1476:	fc 01       	movw	r30, r24
    1478:	61 50       	subi	r22, 0x01	; 1
    147a:	70 40       	sbci	r23, 0x00	; 0
    147c:	01 90       	ld	r0, Z+
    147e:	01 10       	cpse	r0, r1
    1480:	d8 f7       	brcc	.-10     	; 0x1478 <strnlen+0x2>
    1482:	80 95       	com	r24
    1484:	90 95       	com	r25
    1486:	8e 0f       	add	r24, r30
    1488:	9f 1f       	adc	r25, r31
    148a:	08 95       	ret

0000148c <fputc>:
    148c:	0f 93       	push	r16
    148e:	1f 93       	push	r17
    1490:	cf 93       	push	r28
    1492:	df 93       	push	r29
    1494:	18 2f       	mov	r17, r24
    1496:	09 2f       	mov	r16, r25
    1498:	eb 01       	movw	r28, r22
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	81 fd       	sbrc	r24, 1
    149e:	03 c0       	rjmp	.+6      	; 0x14a6 <fputc+0x1a>
    14a0:	8f ef       	ldi	r24, 0xFF	; 255
    14a2:	9f ef       	ldi	r25, 0xFF	; 255
    14a4:	20 c0       	rjmp	.+64     	; 0x14e6 <fputc+0x5a>
    14a6:	82 ff       	sbrs	r24, 2
    14a8:	10 c0       	rjmp	.+32     	; 0x14ca <fputc+0x3e>
    14aa:	4e 81       	ldd	r20, Y+6	; 0x06
    14ac:	5f 81       	ldd	r21, Y+7	; 0x07
    14ae:	2c 81       	ldd	r18, Y+4	; 0x04
    14b0:	3d 81       	ldd	r19, Y+5	; 0x05
    14b2:	42 17       	cp	r20, r18
    14b4:	53 07       	cpc	r21, r19
    14b6:	7c f4       	brge	.+30     	; 0x14d6 <fputc+0x4a>
    14b8:	e8 81       	ld	r30, Y
    14ba:	f9 81       	ldd	r31, Y+1	; 0x01
    14bc:	9f 01       	movw	r18, r30
    14be:	2f 5f       	subi	r18, 0xFF	; 255
    14c0:	3f 4f       	sbci	r19, 0xFF	; 255
    14c2:	39 83       	std	Y+1, r19	; 0x01
    14c4:	28 83       	st	Y, r18
    14c6:	10 83       	st	Z, r17
    14c8:	06 c0       	rjmp	.+12     	; 0x14d6 <fputc+0x4a>
    14ca:	e8 85       	ldd	r30, Y+8	; 0x08
    14cc:	f9 85       	ldd	r31, Y+9	; 0x09
    14ce:	81 2f       	mov	r24, r17
    14d0:	19 95       	eicall
    14d2:	89 2b       	or	r24, r25
    14d4:	29 f7       	brne	.-54     	; 0x14a0 <fputc+0x14>
    14d6:	2e 81       	ldd	r18, Y+6	; 0x06
    14d8:	3f 81       	ldd	r19, Y+7	; 0x07
    14da:	2f 5f       	subi	r18, 0xFF	; 255
    14dc:	3f 4f       	sbci	r19, 0xFF	; 255
    14de:	3f 83       	std	Y+7, r19	; 0x07
    14e0:	2e 83       	std	Y+6, r18	; 0x06
    14e2:	81 2f       	mov	r24, r17
    14e4:	90 2f       	mov	r25, r16
    14e6:	df 91       	pop	r29
    14e8:	cf 91       	pop	r28
    14ea:	1f 91       	pop	r17
    14ec:	0f 91       	pop	r16
    14ee:	08 95       	ret

000014f0 <__ultoa_invert>:
    14f0:	fa 01       	movw	r30, r20
    14f2:	aa 27       	eor	r26, r26
    14f4:	28 30       	cpi	r18, 0x08	; 8
    14f6:	51 f1       	breq	.+84     	; 0x154c <__ultoa_invert+0x5c>
    14f8:	20 31       	cpi	r18, 0x10	; 16
    14fa:	81 f1       	breq	.+96     	; 0x155c <__ultoa_invert+0x6c>
    14fc:	e8 94       	clt
    14fe:	6f 93       	push	r22
    1500:	6e 7f       	andi	r22, 0xFE	; 254
    1502:	6e 5f       	subi	r22, 0xFE	; 254
    1504:	7f 4f       	sbci	r23, 0xFF	; 255
    1506:	8f 4f       	sbci	r24, 0xFF	; 255
    1508:	9f 4f       	sbci	r25, 0xFF	; 255
    150a:	af 4f       	sbci	r26, 0xFF	; 255
    150c:	b1 e0       	ldi	r27, 0x01	; 1
    150e:	3e d0       	rcall	.+124    	; 0x158c <__ultoa_invert+0x9c>
    1510:	b4 e0       	ldi	r27, 0x04	; 4
    1512:	3c d0       	rcall	.+120    	; 0x158c <__ultoa_invert+0x9c>
    1514:	67 0f       	add	r22, r23
    1516:	78 1f       	adc	r23, r24
    1518:	89 1f       	adc	r24, r25
    151a:	9a 1f       	adc	r25, r26
    151c:	a1 1d       	adc	r26, r1
    151e:	68 0f       	add	r22, r24
    1520:	79 1f       	adc	r23, r25
    1522:	8a 1f       	adc	r24, r26
    1524:	91 1d       	adc	r25, r1
    1526:	a1 1d       	adc	r26, r1
    1528:	6a 0f       	add	r22, r26
    152a:	71 1d       	adc	r23, r1
    152c:	81 1d       	adc	r24, r1
    152e:	91 1d       	adc	r25, r1
    1530:	a1 1d       	adc	r26, r1
    1532:	20 d0       	rcall	.+64     	; 0x1574 <__ultoa_invert+0x84>
    1534:	09 f4       	brne	.+2      	; 0x1538 <__ultoa_invert+0x48>
    1536:	68 94       	set
    1538:	3f 91       	pop	r19
    153a:	2a e0       	ldi	r18, 0x0A	; 10
    153c:	26 9f       	mul	r18, r22
    153e:	11 24       	eor	r1, r1
    1540:	30 19       	sub	r19, r0
    1542:	30 5d       	subi	r19, 0xD0	; 208
    1544:	31 93       	st	Z+, r19
    1546:	de f6       	brtc	.-74     	; 0x14fe <__ultoa_invert+0xe>
    1548:	cf 01       	movw	r24, r30
    154a:	08 95       	ret
    154c:	46 2f       	mov	r20, r22
    154e:	47 70       	andi	r20, 0x07	; 7
    1550:	40 5d       	subi	r20, 0xD0	; 208
    1552:	41 93       	st	Z+, r20
    1554:	b3 e0       	ldi	r27, 0x03	; 3
    1556:	0f d0       	rcall	.+30     	; 0x1576 <__ultoa_invert+0x86>
    1558:	c9 f7       	brne	.-14     	; 0x154c <__ultoa_invert+0x5c>
    155a:	f6 cf       	rjmp	.-20     	; 0x1548 <__ultoa_invert+0x58>
    155c:	46 2f       	mov	r20, r22
    155e:	4f 70       	andi	r20, 0x0F	; 15
    1560:	40 5d       	subi	r20, 0xD0	; 208
    1562:	4a 33       	cpi	r20, 0x3A	; 58
    1564:	18 f0       	brcs	.+6      	; 0x156c <__ultoa_invert+0x7c>
    1566:	49 5d       	subi	r20, 0xD9	; 217
    1568:	31 fd       	sbrc	r19, 1
    156a:	40 52       	subi	r20, 0x20	; 32
    156c:	41 93       	st	Z+, r20
    156e:	02 d0       	rcall	.+4      	; 0x1574 <__ultoa_invert+0x84>
    1570:	a9 f7       	brne	.-22     	; 0x155c <__ultoa_invert+0x6c>
    1572:	ea cf       	rjmp	.-44     	; 0x1548 <__ultoa_invert+0x58>
    1574:	b4 e0       	ldi	r27, 0x04	; 4
    1576:	a6 95       	lsr	r26
    1578:	97 95       	ror	r25
    157a:	87 95       	ror	r24
    157c:	77 95       	ror	r23
    157e:	67 95       	ror	r22
    1580:	ba 95       	dec	r27
    1582:	c9 f7       	brne	.-14     	; 0x1576 <__ultoa_invert+0x86>
    1584:	00 97       	sbiw	r24, 0x00	; 0
    1586:	61 05       	cpc	r22, r1
    1588:	71 05       	cpc	r23, r1
    158a:	08 95       	ret
    158c:	9b 01       	movw	r18, r22
    158e:	ac 01       	movw	r20, r24
    1590:	0a 2e       	mov	r0, r26
    1592:	06 94       	lsr	r0
    1594:	57 95       	ror	r21
    1596:	47 95       	ror	r20
    1598:	37 95       	ror	r19
    159a:	27 95       	ror	r18
    159c:	ba 95       	dec	r27
    159e:	c9 f7       	brne	.-14     	; 0x1592 <__ultoa_invert+0xa2>
    15a0:	62 0f       	add	r22, r18
    15a2:	73 1f       	adc	r23, r19
    15a4:	84 1f       	adc	r24, r20
    15a6:	95 1f       	adc	r25, r21
    15a8:	a0 1d       	adc	r26, r0
    15aa:	08 95       	ret

000015ac <_exit>:
    15ac:	f8 94       	cli

000015ae <__stop_program>:
    15ae:	ff cf       	rjmp	.-2      	; 0x15ae <__stop_program>
