0.6
2018.3
Dec  7 2018
00:33:28
G:/FPGA/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
G:/FPGA/project_1/project_1.srcs/sim_1/new/dadda_tb.v,1671358381,verilog,,,,dadda_tb,,,,,,,,
G:/FPGA/project_1/project_1.srcs/sources_1/new/dadda.v,1671358476,verilog,,G:/FPGA/project_1/project_1.srcs/sim_1/new/dadda_tb.v,,FA;HA;dadda,,,,,,,,
