// Seed: 347776230
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9
);
  id_11(
      .id_0(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output logic id_3,
    input wor id_4,
    output wand id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    input wire id_13,
    input tri id_14
);
  assign id_12.id_4 = 1 | "";
  assign id_7 = 1;
  assign id_9 = 1;
  assign id_7 = 1;
  assign id_7 = id_14;
  tri1 id_16;
  wire id_17, id_18;
  id_19 :
  assert property (@(posedge id_4) id_16) id_3 <= "";
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_1,
      id_10,
      id_7,
      id_14,
      id_2,
      id_2
  );
endmodule
