#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_0 */
ADC_0__0__DR EQU CYREG_GPIO_PRT3_DR
ADC_0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ADC_0__0__HSIOM_MASK EQU 0x00F00000
ADC_0__0__HSIOM_SHIFT EQU 20
ADC_0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_0__0__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_0__0__MASK EQU 0x20
ADC_0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_0__0__PC EQU CYREG_GPIO_PRT3_PC
ADC_0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_0__0__PORT EQU 3
ADC_0__0__PS EQU CYREG_GPIO_PRT3_PS
ADC_0__0__SHIFT EQU 5
ADC_0__DR EQU CYREG_GPIO_PRT3_DR
ADC_0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_0__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_0__MASK EQU 0x20
ADC_0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_0__PC EQU CYREG_GPIO_PRT3_PC
ADC_0__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_0__PORT EQU 3
ADC_0__PS EQU CYREG_GPIO_PRT3_PS
ADC_0__SHIFT EQU 5

/* ADC_1M */
ADC_1M__0__DR EQU CYREG_GPIO_PRT3_DR
ADC_1M__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_1M__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_1M__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_1M__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ADC_1M__0__HSIOM_MASK EQU 0x000000F0
ADC_1M__0__HSIOM_SHIFT EQU 4
ADC_1M__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1M__0__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_1M__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1M__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_1M__0__MASK EQU 0x02
ADC_1M__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_1M__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_1M__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_1M__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_1M__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_1M__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_1M__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_1M__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_1M__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_1M__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_1M__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_1M__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_1M__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_1M__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_1M__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_1M__0__PC EQU CYREG_GPIO_PRT3_PC
ADC_1M__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_1M__0__PORT EQU 3
ADC_1M__0__PS EQU CYREG_GPIO_PRT3_PS
ADC_1M__0__SHIFT EQU 1
ADC_1M__DR EQU CYREG_GPIO_PRT3_DR
ADC_1M__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_1M__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_1M__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_1M__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1M__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_1M__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1M__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_1M__MASK EQU 0x02
ADC_1M__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_1M__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_1M__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_1M__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_1M__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_1M__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_1M__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_1M__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_1M__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_1M__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_1M__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_1M__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_1M__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_1M__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_1M__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_1M__PC EQU CYREG_GPIO_PRT3_PC
ADC_1M__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_1M__PORT EQU 3
ADC_1M__PS EQU CYREG_GPIO_PRT3_PS
ADC_1M__SHIFT EQU 1

/* ADC_1P */
ADC_1P__0__DR EQU CYREG_GPIO_PRT3_DR
ADC_1P__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_1P__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_1P__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_1P__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ADC_1P__0__HSIOM_MASK EQU 0x0000000F
ADC_1P__0__HSIOM_SHIFT EQU 0
ADC_1P__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1P__0__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_1P__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1P__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_1P__0__MASK EQU 0x01
ADC_1P__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_1P__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_1P__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_1P__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_1P__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_1P__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_1P__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_1P__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_1P__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_1P__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_1P__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_1P__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_1P__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_1P__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_1P__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_1P__0__PC EQU CYREG_GPIO_PRT3_PC
ADC_1P__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_1P__0__PORT EQU 3
ADC_1P__0__PS EQU CYREG_GPIO_PRT3_PS
ADC_1P__0__SHIFT EQU 0
ADC_1P__DR EQU CYREG_GPIO_PRT3_DR
ADC_1P__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_1P__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_1P__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_1P__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1P__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_1P__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_1P__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_1P__MASK EQU 0x01
ADC_1P__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_1P__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_1P__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_1P__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_1P__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_1P__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_1P__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_1P__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_1P__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_1P__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_1P__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_1P__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_1P__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_1P__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_1P__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_1P__PC EQU CYREG_GPIO_PRT3_PC
ADC_1P__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_1P__PORT EQU 3
ADC_1P__PS EQU CYREG_GPIO_PRT3_PS
ADC_1P__SHIFT EQU 0

/* ADC_2 */
ADC_2__0__DR EQU CYREG_GPIO_PRT2_DR
ADC_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_2__0__HSIOM_MASK EQU 0x0F000000
ADC_2__0__HSIOM_SHIFT EQU 24
ADC_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_2__0__MASK EQU 0x40
ADC_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_2__0__PC EQU CYREG_GPIO_PRT2_PC
ADC_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_2__0__PORT EQU 2
ADC_2__0__PS EQU CYREG_GPIO_PRT2_PS
ADC_2__0__SHIFT EQU 6
ADC_2__DR EQU CYREG_GPIO_PRT2_DR
ADC_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_2__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_2__MASK EQU 0x40
ADC_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_2__PC EQU CYREG_GPIO_PRT2_PC
ADC_2__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_2__PORT EQU 2
ADC_2__PS EQU CYREG_GPIO_PRT2_PS
ADC_2__SHIFT EQU 6

/* ADC_2_Buffer_cy_psoc4_abuf */
ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
ADC_2_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
ADC_2_Buffer_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
ADC_2_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
ADC_2_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__INTR_SHIFT EQU 0
ADC_2_Buffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
ADC_2_Buffer_cy_psoc4_abuf__OA_NUMBER EQU 0
ADC_2_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
ADC_2_Buffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
ADC_2_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

/* ADC_3 */
ADC_3__0__DR EQU CYREG_GPIO_PRT2_DR
ADC_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_3__0__HSIOM_MASK EQU 0xF0000000
ADC_3__0__HSIOM_SHIFT EQU 28
ADC_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_3__0__MASK EQU 0x80
ADC_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_3__0__PC EQU CYREG_GPIO_PRT2_PC
ADC_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_3__0__PORT EQU 2
ADC_3__0__PS EQU CYREG_GPIO_PRT2_PS
ADC_3__0__SHIFT EQU 7
ADC_3__DR EQU CYREG_GPIO_PRT2_DR
ADC_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_3__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_3__MASK EQU 0x80
ADC_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_3__PC EQU CYREG_GPIO_PRT2_PC
ADC_3__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_3__PORT EQU 2
ADC_3__PS EQU CYREG_GPIO_PRT2_PS
ADC_3__SHIFT EQU 7

/* ADC_3_Buffer_cy_psoc4_abuf */
ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
ADC_3_Buffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
ADC_3_Buffer_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
ADC_3_Buffer_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
ADC_3_Buffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
ADC_3_Buffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__INTR_SHIFT EQU 1
ADC_3_Buffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA1_COMP_TRIM
ADC_3_Buffer_cy_psoc4_abuf__OA_NUMBER EQU 1
ADC_3_Buffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA1_OFFSET_TRIM
ADC_3_Buffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES1_CTRL
ADC_3_Buffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_EOC_Int */
ADC_EOC_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_EOC_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_EOC_Int__INTC_MASK EQU 0x08
ADC_EOC_Int__INTC_NUMBER EQU 3
ADC_EOC_Int__INTC_PRIOR_MASK EQU 0xC0000000
ADC_EOC_Int__INTC_PRIOR_NUM EQU 3
ADC_EOC_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ADC_EOC_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_EOC_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC_intClock */
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000045
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
ADC_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLE_bless_isr */
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLE_cy_m0s8_ble */
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* I2C_SCB */
I2C_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_SCBCLK */
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000042
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* I2C_scl */
I2C_scl__0__DR EQU CYREG_GPIO_PRT5_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
I2C_scl__0__HSIOM_MASK EQU 0x000000F0
I2C_scl__0__HSIOM_SHIFT EQU 4
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_scl__0__MASK EQU 0x02
I2C_scl__0__PC EQU CYREG_GPIO_PRT5_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_scl__0__PORT EQU 5
I2C_scl__0__PS EQU CYREG_GPIO_PRT5_PS
I2C_scl__0__SHIFT EQU 1
I2C_scl__DR EQU CYREG_GPIO_PRT5_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT5_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
I2C_scl__MASK EQU 0x02
I2C_scl__PC EQU CYREG_GPIO_PRT5_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
I2C_scl__PORT EQU 5
I2C_scl__PS EQU CYREG_GPIO_PRT5_PS
I2C_scl__SHIFT EQU 1

/* I2C_sda */
I2C_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_sda__0__HSIOM_MASK EQU 0x000F0000
I2C_sda__0__HSIOM_SHIFT EQU 16
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__0__MASK EQU 0x10
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__0__PORT EQU 3
I2C_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__0__SHIFT EQU 4
I2C_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_sda__MASK EQU 0x10
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_sda__PORT EQU 3
I2C_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_sda__SHIFT EQU 4

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__0__PORT EQU 1
UART_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_rx__PORT EQU 1
UART_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_rx__SHIFT EQU 4

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

/* PWM_0_cy_m0s8_tcpwm_1 */
PWM_0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_0_Int */
PWM_0_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_0_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_0_Int__INTC_MASK EQU 0x80000
PWM_0_Int__INTC_NUMBER EQU 19
PWM_0_Int__INTC_PRIOR_MASK EQU 0xC0000000
PWM_0_Int__INTC_PRIOR_NUM EQU 3
PWM_0_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PWM_0_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_0_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_0_Out */
PWM_0_Out__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_0_Out__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_0_Out__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_0_Out__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_0_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_0_Out__0__HSIOM_MASK EQU 0x000000F0
PWM_0_Out__0__HSIOM_SHIFT EQU 4
PWM_0_Out__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_0_Out__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_0_Out__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_0_Out__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_0_Out__0__MASK EQU 0x02
PWM_0_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__0__OUT_SEL_SHIFT EQU 2
PWM_0_Out__0__OUT_SEL_VAL EQU 2
PWM_0_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_0_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_0_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_0_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_0_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_0_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_0_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_0_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_0_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_0_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_0_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_0_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_0_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_0_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_0_Out__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_0_Out__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_0_Out__0__PORT EQU 1
PWM_0_Out__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_0_Out__0__SHIFT EQU 1
PWM_0_Out__DR EQU CYREG_GPIO_PRT1_DR
PWM_0_Out__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_0_Out__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_0_Out__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_0_Out__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_0_Out__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_0_Out__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_0_Out__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_0_Out__MASK EQU 0x02
PWM_0_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_0_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_0_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_0_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_0_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_0_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_0_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_0_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_0_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_0_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_0_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_0_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_0_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_0_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_0_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_0_Out__PC EQU CYREG_GPIO_PRT1_PC
PWM_0_Out__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_0_Out__PORT EQU 1
PWM_0_Out__PS EQU CYREG_GPIO_PRT1_PS
PWM_0_Out__SHIFT EQU 1

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_1_Out */
PWM_1_Out__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_1_Out__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_1_Out__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_1_Out__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_1_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_1_Out__0__HSIOM_MASK EQU 0x0000F000
PWM_1_Out__0__HSIOM_SHIFT EQU 12
PWM_1_Out__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_1_Out__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_1_Out__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_1_Out__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_1_Out__0__MASK EQU 0x08
PWM_1_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__0__OUT_SEL_SHIFT EQU 6
PWM_1_Out__0__OUT_SEL_VAL EQU 1
PWM_1_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_1_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_1_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_1_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_1_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_1_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_1_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_1_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_1_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_1_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_1_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_1_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_1_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_1_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_1_Out__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_1_Out__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_1_Out__0__PORT EQU 1
PWM_1_Out__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_1_Out__0__SHIFT EQU 3
PWM_1_Out__DR EQU CYREG_GPIO_PRT1_DR
PWM_1_Out__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_1_Out__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_1_Out__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_1_Out__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_1_Out__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_1_Out__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_1_Out__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_1_Out__MASK EQU 0x08
PWM_1_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_1_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_1_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_1_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_1_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_1_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_1_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_1_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_1_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_1_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_1_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_1_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_1_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_1_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_1_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_1_Out__PC EQU CYREG_GPIO_PRT1_PC
PWM_1_Out__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_1_Out__PORT EQU 1
PWM_1_Out__PS EQU CYREG_GPIO_PRT1_PS
PWM_1_Out__SHIFT EQU 3

/* PWM_2_cy_m0s8_tcpwm_1 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_2_Out */
PWM_2_Out__0__DR EQU CYREG_GPIO_PRT1_DR
PWM_2_Out__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_2_Out__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_2_Out__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_2_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_2_Out__0__HSIOM_MASK EQU 0x00000F00
PWM_2_Out__0__HSIOM_SHIFT EQU 8
PWM_2_Out__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_2_Out__0__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_2_Out__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_2_Out__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_2_Out__0__MASK EQU 0x04
PWM_2_Out__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__0__OUT_SEL_SHIFT EQU 4
PWM_2_Out__0__OUT_SEL_VAL EQU 0
PWM_2_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_2_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_2_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_2_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_2_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_2_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_2_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_2_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_2_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_2_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_2_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_2_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_2_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_2_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_2_Out__0__PC EQU CYREG_GPIO_PRT1_PC
PWM_2_Out__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_2_Out__0__PORT EQU 1
PWM_2_Out__0__PS EQU CYREG_GPIO_PRT1_PS
PWM_2_Out__0__SHIFT EQU 2
PWM_2_Out__DR EQU CYREG_GPIO_PRT1_DR
PWM_2_Out__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PWM_2_Out__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PWM_2_Out__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PWM_2_Out__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_2_Out__INTR EQU CYREG_GPIO_PRT1_INTR
PWM_2_Out__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PWM_2_Out__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PWM_2_Out__MASK EQU 0x04
PWM_2_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_2_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_2_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_2_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_2_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_2_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_2_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_2_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_2_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_2_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_2_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_2_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_2_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_2_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_2_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_2_Out__PC EQU CYREG_GPIO_PRT1_PC
PWM_2_Out__PC2 EQU CYREG_GPIO_PRT1_PC2
PWM_2_Out__PORT EQU 1
PWM_2_Out__PS EQU CYREG_GPIO_PRT1_PS
PWM_2_Out__SHIFT EQU 2

/* Timer_cy_m0s8_tcpwm_1 */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Timer_Int */
Timer_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_Int__INTC_MASK EQU 0x20000
Timer_Int__INTC_NUMBER EQU 17
Timer_Int__INTC_PRIOR_MASK EQU 0xC000
Timer_Int__INTC_PRIOR_NUM EQU 3
Timer_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Timer_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Timer_Pin */
Timer_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
Timer_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Timer_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Timer_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Timer_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Timer_Pin__0__HSIOM_MASK EQU 0x0000F000
Timer_Pin__0__HSIOM_SHIFT EQU 12
Timer_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Timer_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
Timer_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Timer_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Timer_Pin__0__MASK EQU 0x08
Timer_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Timer_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Timer_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Timer_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Timer_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Timer_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Timer_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Timer_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Timer_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Timer_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Timer_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Timer_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Timer_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Timer_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Timer_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Timer_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
Timer_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Timer_Pin__0__PORT EQU 0
Timer_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
Timer_Pin__0__SHIFT EQU 3
Timer_Pin__DR EQU CYREG_GPIO_PRT0_DR
Timer_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Timer_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Timer_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Timer_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Timer_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
Timer_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Timer_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Timer_Pin__MASK EQU 0x08
Timer_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Timer_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Timer_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Timer_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Timer_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Timer_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Timer_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Timer_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Timer_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Timer_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Timer_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Timer_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Timer_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Timer_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Timer_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Timer_Pin__PC EQU CYREG_GPIO_PRT0_PC
Timer_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
Timer_Pin__PORT EQU 0
Timer_Pin__PS EQU CYREG_GPIO_PRT0_PS
Timer_Pin__SHIFT EQU 3

/* Comp_0_cy_psoc4_lpcomp_1 */
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 8
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK EQU CYREG_LPCOMP_INTR_MASK
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED EQU CYREG_LPCOMP_INTR_MASKED
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 1
Comp_0_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 2
Comp_0_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM3
Comp_0_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM4

/* Comp_1_cy_psoc4_lpcomp_1 */
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG EQU CYREG_LPCOMP_CONFIG
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_CONFIG_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_ID EQU CYREG_LPCOMP_ID
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR EQU CYREG_LPCOMP_INTR
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK EQU CYREG_LPCOMP_INTR_MASK
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASK_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED EQU CYREG_LPCOMP_INTR_MASKED
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_MASKED_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET EQU CYREG_LPCOMP_INTR_SET
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SET_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_INTR_SHIFT EQU 0
Comp_1_cy_psoc4_lpcomp_1__LPCOMP_NUMBER EQU 1
Comp_1_cy_psoc4_lpcomp_1__TRIM_A EQU CYREG_LPCOMP_TRIM1
Comp_1_cy_psoc4_lpcomp_1__TRIM_B EQU CYREG_LPCOMP_TRIM2

/* CompM_0 */
CompM_0__0__DR EQU CYREG_GPIO_PRT0_DR
CompM_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompM_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompM_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompM_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompM_0__0__HSIOM_MASK EQU 0x00F00000
CompM_0__0__HSIOM_SHIFT EQU 20
CompM_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
CompM_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompM_0__0__MASK EQU 0x20
CompM_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_0__0__PC EQU CYREG_GPIO_PRT0_PC
CompM_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompM_0__0__PORT EQU 0
CompM_0__0__PS EQU CYREG_GPIO_PRT0_PS
CompM_0__0__SHIFT EQU 5
CompM_0__DR EQU CYREG_GPIO_PRT0_DR
CompM_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompM_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompM_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompM_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_0__INTR EQU CYREG_GPIO_PRT0_INTR
CompM_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompM_0__MASK EQU 0x20
CompM_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_0__PC EQU CYREG_GPIO_PRT0_PC
CompM_0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompM_0__PORT EQU 0
CompM_0__PS EQU CYREG_GPIO_PRT0_PS
CompM_0__SHIFT EQU 5

/* CompM_1 */
CompM_1__0__DR EQU CYREG_GPIO_PRT0_DR
CompM_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompM_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompM_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompM_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompM_1__0__HSIOM_MASK EQU 0x000000F0
CompM_1__0__HSIOM_SHIFT EQU 4
CompM_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
CompM_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompM_1__0__MASK EQU 0x02
CompM_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_1__0__PC EQU CYREG_GPIO_PRT0_PC
CompM_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompM_1__0__PORT EQU 0
CompM_1__0__PS EQU CYREG_GPIO_PRT0_PS
CompM_1__0__SHIFT EQU 1
CompM_1__DR EQU CYREG_GPIO_PRT0_DR
CompM_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompM_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompM_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompM_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_1__INTR EQU CYREG_GPIO_PRT0_INTR
CompM_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompM_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompM_1__MASK EQU 0x02
CompM_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompM_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompM_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompM_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompM_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompM_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompM_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompM_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompM_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompM_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompM_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompM_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompM_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompM_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompM_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompM_1__PC EQU CYREG_GPIO_PRT0_PC
CompM_1__PC2 EQU CYREG_GPIO_PRT0_PC2
CompM_1__PORT EQU 0
CompM_1__PS EQU CYREG_GPIO_PRT0_PS
CompM_1__SHIFT EQU 1

/* CompP_0 */
CompP_0__0__DR EQU CYREG_GPIO_PRT0_DR
CompP_0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompP_0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompP_0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompP_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompP_0__0__HSIOM_MASK EQU 0x000F0000
CompP_0__0__HSIOM_SHIFT EQU 16
CompP_0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_0__0__INTR EQU CYREG_GPIO_PRT0_INTR
CompP_0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompP_0__0__MASK EQU 0x10
CompP_0__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_0__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_0__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_0__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_0__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_0__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_0__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_0__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_0__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_0__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_0__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_0__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_0__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_0__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_0__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_0__0__PC EQU CYREG_GPIO_PRT0_PC
CompP_0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompP_0__0__PORT EQU 0
CompP_0__0__PS EQU CYREG_GPIO_PRT0_PS
CompP_0__0__SHIFT EQU 4
CompP_0__DR EQU CYREG_GPIO_PRT0_DR
CompP_0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompP_0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompP_0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompP_0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_0__INTR EQU CYREG_GPIO_PRT0_INTR
CompP_0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompP_0__MASK EQU 0x10
CompP_0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_0__PC EQU CYREG_GPIO_PRT0_PC
CompP_0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompP_0__PORT EQU 0
CompP_0__PS EQU CYREG_GPIO_PRT0_PS
CompP_0__SHIFT EQU 4

/* CompP_1 */
CompP_1__0__DR EQU CYREG_GPIO_PRT0_DR
CompP_1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompP_1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompP_1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompP_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CompP_1__0__HSIOM_MASK EQU 0x0000000F
CompP_1__0__HSIOM_SHIFT EQU 0
CompP_1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_1__0__INTR EQU CYREG_GPIO_PRT0_INTR
CompP_1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompP_1__0__MASK EQU 0x01
CompP_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_1__0__PC EQU CYREG_GPIO_PRT0_PC
CompP_1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CompP_1__0__PORT EQU 0
CompP_1__0__PS EQU CYREG_GPIO_PRT0_PS
CompP_1__0__SHIFT EQU 0
CompP_1__DR EQU CYREG_GPIO_PRT0_DR
CompP_1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CompP_1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CompP_1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CompP_1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_1__INTR EQU CYREG_GPIO_PRT0_INTR
CompP_1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CompP_1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CompP_1__MASK EQU 0x01
CompP_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CompP_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CompP_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CompP_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CompP_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CompP_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CompP_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CompP_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CompP_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CompP_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CompP_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CompP_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CompP_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CompP_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CompP_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CompP_1__PC EQU CYREG_GPIO_PRT0_PC
CompP_1__PC2 EQU CYREG_GPIO_PRT0_PC2
CompP_1__PORT EQU 0
CompP_1__PS EQU CYREG_GPIO_PRT0_PS
CompP_1__SHIFT EQU 0

/* Pin_LED */
Pin_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_LED__0__HSIOM_MASK EQU 0xF0000000
Pin_LED__0__HSIOM_SHIFT EQU 28
Pin_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_LED__0__MASK EQU 0x80
Pin_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_LED__0__PORT EQU 3
Pin_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_LED__0__SHIFT EQU 7
Pin_LED__DR EQU CYREG_GPIO_PRT3_DR
Pin_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_LED__MASK EQU 0x80
Pin_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_LED__PC EQU CYREG_GPIO_PRT3_PC
Pin_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_LED__PORT EQU 3
Pin_LED__PS EQU CYREG_GPIO_PRT3_PS
Pin_LED__SHIFT EQU 7

/* CapSense_Cmod */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 0

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x10000
CapSense_ISR__INTC_NUMBER EQU 16
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_SenseClk */
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Sns */
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__0__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__0__HSIOM_SHIFT EQU 12
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__0__MASK EQU 0x08
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__0__PORT EQU 2
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__0__SHIFT EQU 3
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__1__HSIOM_SHIFT EQU 16
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x10
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 4
CapSense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button0__BTN__MASK EQU 0x08
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button0__BTN__PORT EQU 2
CapSense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 3
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x10
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button1__BTN__PORT EQU 2
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 4
CapSense_Sns__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__PORT EQU 2
CapSense_Sns__PS EQU CYREG_GPIO_PRT2_PS

/* Clock_1MHz */
Clock_1MHz__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_1MHz__DIV_ID EQU 0x00000044
Clock_1MHz__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_1MHz__PA_DIV_ID EQU 0x000000FF

/* LPComp_Int */
LPComp_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LPComp_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LPComp_Int__INTC_MASK EQU 0x80
LPComp_Int__INTC_NUMBER EQU 7
LPComp_Int__INTC_PRIOR_MASK EQU 0xC0000000
LPComp_Int__INTC_PRIOR_NUM EQU 3
LPComp_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
LPComp_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LPComp_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Wakeup_Pin */
Wakeup_Pin__0__DR EQU CYREG_GPIO_PRT0_DR
Wakeup_Pin__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Wakeup_Pin__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Wakeup_Pin__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Wakeup_Pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Wakeup_Pin__0__HSIOM_MASK EQU 0x00000F00
Wakeup_Pin__0__HSIOM_SHIFT EQU 8
Wakeup_Pin__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Wakeup_Pin__0__INTR EQU CYREG_GPIO_PRT0_INTR
Wakeup_Pin__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Wakeup_Pin__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Wakeup_Pin__0__MASK EQU 0x04
Wakeup_Pin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Wakeup_Pin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Wakeup_Pin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Wakeup_Pin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Wakeup_Pin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Wakeup_Pin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Wakeup_Pin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Wakeup_Pin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Wakeup_Pin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Wakeup_Pin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Wakeup_Pin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Wakeup_Pin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Wakeup_Pin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Wakeup_Pin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Wakeup_Pin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Wakeup_Pin__0__PC EQU CYREG_GPIO_PRT0_PC
Wakeup_Pin__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Wakeup_Pin__0__PORT EQU 0
Wakeup_Pin__0__PS EQU CYREG_GPIO_PRT0_PS
Wakeup_Pin__0__SHIFT EQU 2
Wakeup_Pin__DR EQU CYREG_GPIO_PRT0_DR
Wakeup_Pin__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Wakeup_Pin__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Wakeup_Pin__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Wakeup_Pin__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Wakeup_Pin__INTR EQU CYREG_GPIO_PRT0_INTR
Wakeup_Pin__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Wakeup_Pin__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Wakeup_Pin__MASK EQU 0x04
Wakeup_Pin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Wakeup_Pin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Wakeup_Pin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Wakeup_Pin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Wakeup_Pin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Wakeup_Pin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Wakeup_Pin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Wakeup_Pin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Wakeup_Pin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Wakeup_Pin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Wakeup_Pin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Wakeup_Pin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Wakeup_Pin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Wakeup_Pin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Wakeup_Pin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Wakeup_Pin__PC EQU CYREG_GPIO_PRT0_PC
Wakeup_Pin__PC2 EQU CYREG_GPIO_PRT0_PC2
Wakeup_Pin__PORT EQU 0
Wakeup_Pin__PS EQU CYREG_GPIO_PRT0_PS
Wakeup_Pin__SHIFT EQU 2
Wakeup_Pin__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Wakeup_Pin_Int */
Wakeup_Pin_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Wakeup_Pin_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Wakeup_Pin_Int__INTC_MASK EQU 0x01
Wakeup_Pin_Int__INTC_NUMBER EQU 0
Wakeup_Pin_Int__INTC_PRIOR_MASK EQU 0xC0
Wakeup_Pin_Int__INTC_PRIOR_NUM EQU 3
Wakeup_Pin_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Wakeup_Pin_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Wakeup_Pin_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_0_Int */
Input_0_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Input_0_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Input_0_Int__INTC_MASK EQU 0x02
Input_0_Int__INTC_NUMBER EQU 1
Input_0_Int__INTC_PRIOR_MASK EQU 0xC000
Input_0_Int__INTC_PRIOR_NUM EQU 3
Input_0_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Input_0_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Input_0_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_1_Int */
Input_1_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Input_1_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Input_1_Int__INTC_MASK EQU 0x04
Input_1_Int__INTC_NUMBER EQU 2
Input_1_Int__INTC_PRIOR_MASK EQU 0xC00000
Input_1_Int__INTC_PRIOR_NUM EQU 3
Input_1_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Input_1_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Input_1_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_Pin_0 */
Input_Pin_0__0__DR EQU CYREG_GPIO_PRT1_DR
Input_Pin_0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Input_Pin_0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Input_Pin_0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Input_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Input_Pin_0__0__HSIOM_MASK EQU 0x0000000F
Input_Pin_0__0__HSIOM_SHIFT EQU 0
Input_Pin_0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Input_Pin_0__0__INTR EQU CYREG_GPIO_PRT1_INTR
Input_Pin_0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Input_Pin_0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Input_Pin_0__0__MASK EQU 0x01
Input_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Input_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Input_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Input_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Input_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Input_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Input_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Input_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Input_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Input_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Input_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Input_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Input_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Input_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Input_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Input_Pin_0__0__PC EQU CYREG_GPIO_PRT1_PC
Input_Pin_0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Input_Pin_0__0__PORT EQU 1
Input_Pin_0__0__PS EQU CYREG_GPIO_PRT1_PS
Input_Pin_0__0__SHIFT EQU 0
Input_Pin_0__DR EQU CYREG_GPIO_PRT1_DR
Input_Pin_0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Input_Pin_0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Input_Pin_0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Input_Pin_0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Input_Pin_0__INTR EQU CYREG_GPIO_PRT1_INTR
Input_Pin_0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Input_Pin_0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Input_Pin_0__MASK EQU 0x01
Input_Pin_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Input_Pin_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Input_Pin_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Input_Pin_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Input_Pin_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Input_Pin_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Input_Pin_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Input_Pin_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Input_Pin_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Input_Pin_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Input_Pin_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Input_Pin_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Input_Pin_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Input_Pin_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Input_Pin_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Input_Pin_0__PC EQU CYREG_GPIO_PRT1_PC
Input_Pin_0__PC2 EQU CYREG_GPIO_PRT1_PC2
Input_Pin_0__PORT EQU 1
Input_Pin_0__PS EQU CYREG_GPIO_PRT1_PS
Input_Pin_0__SHIFT EQU 0
Input_Pin_0__SNAP EQU CYREG_GPIO_PRT1_INTR

/* Input_Pin_1 */
Input_Pin_1__0__DR EQU CYREG_GPIO_PRT2_DR
Input_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Input_Pin_1__0__HSIOM_MASK EQU 0x0000000F
Input_Pin_1__0__HSIOM_SHIFT EQU 0
Input_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Pin_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Pin_1__0__MASK EQU 0x01
Input_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Input_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Input_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Input_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Input_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Input_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Input_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Input_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Input_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Input_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Input_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Input_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Input_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Input_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Input_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Input_Pin_1__0__PC EQU CYREG_GPIO_PRT2_PC
Input_Pin_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Pin_1__0__PORT EQU 2
Input_Pin_1__0__PS EQU CYREG_GPIO_PRT2_PS
Input_Pin_1__0__SHIFT EQU 0
Input_Pin_1__DR EQU CYREG_GPIO_PRT2_DR
Input_Pin_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Input_Pin_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Input_Pin_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Input_Pin_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Pin_1__INTR EQU CYREG_GPIO_PRT2_INTR
Input_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Input_Pin_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Input_Pin_1__MASK EQU 0x01
Input_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Input_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Input_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Input_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Input_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Input_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Input_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Input_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Input_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Input_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Input_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Input_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Input_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Input_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Input_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Input_Pin_1__PC EQU CYREG_GPIO_PRT2_PC
Input_Pin_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Input_Pin_1__PORT EQU 2
Input_Pin_1__PS EQU CYREG_GPIO_PRT2_PS
Input_Pin_1__SHIFT EQU 0
Input_Pin_1__SNAP EQU CYREG_GPIO_PRT2_INTR

/* Output_Pin_0 */
Output_Pin_0__0__DR EQU CYREG_GPIO_PRT1_DR
Output_Pin_0__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Output_Pin_0__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Output_Pin_0__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Output_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Output_Pin_0__0__HSIOM_MASK EQU 0x0F000000
Output_Pin_0__0__HSIOM_SHIFT EQU 24
Output_Pin_0__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_0__0__INTR EQU CYREG_GPIO_PRT1_INTR
Output_Pin_0__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_0__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Output_Pin_0__0__MASK EQU 0x40
Output_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_0__0__PC EQU CYREG_GPIO_PRT1_PC
Output_Pin_0__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Output_Pin_0__0__PORT EQU 1
Output_Pin_0__0__PS EQU CYREG_GPIO_PRT1_PS
Output_Pin_0__0__SHIFT EQU 6
Output_Pin_0__DR EQU CYREG_GPIO_PRT1_DR
Output_Pin_0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Output_Pin_0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Output_Pin_0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Output_Pin_0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_0__INTR EQU CYREG_GPIO_PRT1_INTR
Output_Pin_0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Output_Pin_0__MASK EQU 0x40
Output_Pin_0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_0__PC EQU CYREG_GPIO_PRT1_PC
Output_Pin_0__PC2 EQU CYREG_GPIO_PRT1_PC2
Output_Pin_0__PORT EQU 1
Output_Pin_0__PS EQU CYREG_GPIO_PRT1_PS
Output_Pin_0__SHIFT EQU 6

/* Output_Pin_1 */
Output_Pin_1__0__DR EQU CYREG_GPIO_PRT1_DR
Output_Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Output_Pin_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Output_Pin_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Output_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Output_Pin_1__0__HSIOM_MASK EQU 0xF0000000
Output_Pin_1__0__HSIOM_SHIFT EQU 28
Output_Pin_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Output_Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Output_Pin_1__0__MASK EQU 0x80
Output_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_1__0__PC EQU CYREG_GPIO_PRT1_PC
Output_Pin_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Output_Pin_1__0__PORT EQU 1
Output_Pin_1__0__PS EQU CYREG_GPIO_PRT1_PS
Output_Pin_1__0__SHIFT EQU 7
Output_Pin_1__DR EQU CYREG_GPIO_PRT1_DR
Output_Pin_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Output_Pin_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Output_Pin_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Output_Pin_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_1__INTR EQU CYREG_GPIO_PRT1_INTR
Output_Pin_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Output_Pin_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Output_Pin_1__MASK EQU 0x80
Output_Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Output_Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Output_Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Output_Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Output_Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Output_Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Output_Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Output_Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Output_Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Output_Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Output_Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Output_Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Output_Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Output_Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Output_Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Output_Pin_1__PC EQU CYREG_GPIO_PRT1_PC
Output_Pin_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Output_Pin_1__PORT EQU 1
Output_Pin_1__PS EQU CYREG_GPIO_PRT1_PS
Output_Pin_1__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x131811A3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
