

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 20:13:00 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Version 2.20
    16                           ; Generated 12/02/2020 GMT
    17                           ; 
    18                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     
    50                           	psect	idataCOMRAM
    51  007F9E                     __pidataCOMRAM:
    52                           	callstack 0
    53                           
    54                           ;initializer for main@F3161
    55  007F9E  3F                 	db	63
    56  007F9F  06                 	db	6
    57  007FA0  5B                 	db	91
    58  007FA1  4F                 	db	79
    59  007FA2  66                 	db	102
    60  007FA3  6D                 	db	109
    61  007FA4  7D                 	db	125
    62  007FA5  07                 	db	7
    63  007FA6  7F                 	db	127
    64  007FA7  6F                 	db	111
    65  0000                     _PORTD	set	3971
    66  0000                     _TRISE	set	3990
    67  0000                     _TRISD	set	3989
    68  0000                     _TRISC	set	3988
    69  0000                     _TRISB	set	3987
    70  0000                     _TRISA	set	3986
    71                           
    72                           ; #config settings
    73                           
    74                           	psect	cinit
    75  007FA8                     __pcinit:
    76                           	callstack 0
    77  007FA8                     start_initialization:
    78                           	callstack 0
    79  007FA8                     __initialization:
    80                           	callstack 0
    81                           
    82                           ; Initialize objects allocated to COMRAM (10 bytes)
    83                           ; load TBLPTR registers with __pidataCOMRAM
    84  007FA8  0E9E               	movlw	low __pidataCOMRAM
    85  007FAA  6EF6               	movwf	tblptrl,c
    86  007FAC  0E7F               	movlw	high __pidataCOMRAM
    87  007FAE  6EF7               	movwf	tblptrh,c
    88  007FB0  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    89  007FB2  6EF8               	movwf	tblptru,c
    90  007FB4  EE00  F001         	lfsr	0,__pdataCOMRAM
    91  007FB8  EE10 F00A          	lfsr	1,10
    92  007FBC                     copy_data0:
    93  007FBC  0009               	tblrd		*+
    94  007FBE  CFF5 FFEE          	movff	tablat,postinc0
    95  007FC2  50E5               	movf	postdec1,w,c
    96  007FC4  50E1               	movf	fsr1l,w,c
    97  007FC6  E1FA               	bnz	copy_data0
    98  007FC8                     end_of_initialization:
    99                           	callstack 0
   100  007FC8                     __end_of__initialization:
   101                           	callstack 0
   102  007FC8  0100               	movlb	0
   103  007FCA  EFE7  F03F         	goto	_main	;jump to C main() function
   104                           
   105                           	psect	dataCOMRAM
   106  000001                     __pdataCOMRAM:
   107                           	callstack 0
   108  000001                     main@F3161:
   109                           	callstack 0
   110  000001                     	ds	10
   111                           
   112                           	psect	cstackCOMRAM
   113  00000B                     __pcstackCOMRAM:
   114                           	callstack 0
   115  00000B                     main@cod_display:
   116                           	callstack 0
   117                           
   118                           ; 10 bytes @ 0x0
   119  00000B                     	ds	10
   120                           
   121 ;;
   122 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   123 ;;
   124 ;; *************** function _main *****************
   125 ;; Defined at:
   126 ;;		line 15 in file "12-2-display-7-segmentos.c"
   127 ;; Parameters:    Size  Location     Type
   128 ;;		None
   129 ;; Auto vars:     Size  Location     Type
   130 ;;  cod_display    10    0[COMRAM] unsigned char [10]
   131 ;; Return value:  Size  Location     Type
   132 ;;                  1    wreg      void 
   133 ;; Registers used:
   134 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0
   135 ;; Tracked objects:
   136 ;;		On entry : 0/0
   137 ;;		On exit  : 0/0
   138 ;;		Unchanged: 0/0
   139 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   140 ;;      Params:         0       0       0       0       0       0       0       0       0
   141 ;;      Locals:        10       0       0       0       0       0       0       0       0
   142 ;;      Temps:          0       0       0       0       0       0       0       0       0
   143 ;;      Totals:        10       0       0       0       0       0       0       0       0
   144 ;;Total ram usage:       10 bytes
   145 ;; This function calls:
   146 ;;		Nothing
   147 ;; This function is called by:
   148 ;;		Startup code after reset
   149 ;; This function uses a non-reentrant model
   150 ;;
   151                           
   152                           	psect	text0
   153  007FCE                     __ptext0:
   154                           	callstack 0
   155  007FCE                     _main:
   156                           	callstack 31
   157  007FCE  0E00               	movlw	0
   158  007FD0  6E92               	movwf	146,c	;volatile
   159  007FD2  0E00               	movlw	0
   160  007FD4  6E93               	movwf	147,c	;volatile
   161  007FD6  0E00               	movlw	0
   162  007FD8  6E94               	movwf	148,c	;volatile
   163  007FDA  0E00               	movlw	0
   164  007FDC  6E95               	movwf	149,c	;volatile
   165  007FDE  0E00               	movlw	0
   166  007FE0  6E96               	movwf	150,c	;volatile
   167  007FE2  EE20  F001         	lfsr	2,main@F3161
   168  007FE6  EE10  F00B         	lfsr	1,main@cod_display
   169  007FEA  0E09               	movlw	9
   170  007FEC                     u11:
   171  007FEC  CFDB FFE3          	movff	plusw2,plusw1
   172  007FF0  06E8               	decf	wreg,f,c
   173  007FF2  E2FC               	bc	u11
   174  007FF4                     l702:
   175  007FF4  C010  FF83         	movff	main@cod_display+5,3971	;volatile
   176  007FF8  EFFA  F03F         	goto	l702
   177  007FFC  EF00  F000         	goto	start
   178  008000                     __end_of_main:
   179                           	callstack 0
   180  0000                     
   181                           	psect	rparam
   182  0000                     
   183                           	psect	idloc
   184                           
   185                           ;Config register IDLOC0 @ 0x200000
   186                           ;	unspecified, using default values
   187  200000                     	org	2097152
   188  200000  FF                 	db	255
   189                           
   190                           ;Config register IDLOC1 @ 0x200001
   191                           ;	unspecified, using default values
   192  200001                     	org	2097153
   193  200001  FF                 	db	255
   194                           
   195                           ;Config register IDLOC2 @ 0x200002
   196                           ;	unspecified, using default values
   197  200002                     	org	2097154
   198  200002  FF                 	db	255
   199                           
   200                           ;Config register IDLOC3 @ 0x200003
   201                           ;	unspecified, using default values
   202  200003                     	org	2097155
   203  200003  FF                 	db	255
   204                           
   205                           ;Config register IDLOC4 @ 0x200004
   206                           ;	unspecified, using default values
   207  200004                     	org	2097156
   208  200004  FF                 	db	255
   209                           
   210                           ;Config register IDLOC5 @ 0x200005
   211                           ;	unspecified, using default values
   212  200005                     	org	2097157
   213  200005  FF                 	db	255
   214                           
   215                           ;Config register IDLOC6 @ 0x200006
   216                           ;	unspecified, using default values
   217  200006                     	org	2097158
   218  200006  FF                 	db	255
   219                           
   220                           ;Config register IDLOC7 @ 0x200007
   221                           ;	unspecified, using default values
   222  200007                     	org	2097159
   223  200007  FF                 	db	255
   224                           
   225                           	psect	config
   226                           
   227                           ;Config register CONFIG1L @ 0x300000
   228                           ;	PLL Prescaler Selection bits
   229                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   230                           ;	System Clock Postscaler Selection bits
   231                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   232                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   233                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   234  300000                     	org	3145728
   235  300000  00                 	db	0
   236                           
   237                           ;Config register CONFIG1H @ 0x300001
   238                           ;	Oscillator Selection bits
   239                           ;	FOSC = HS, HS oscillator (HS)
   240                           ;	Fail-Safe Clock Monitor Enable bit
   241                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   242                           ;	Internal/External Oscillator Switchover bit
   243                           ;	IESO = OFF, Oscillator Switchover mode disabled
   244  300001                     	org	3145729
   245  300001  0C                 	db	12
   246                           
   247                           ;Config register CONFIG2L @ 0x300002
   248                           ;	Power-up Timer Enable bit
   249                           ;	PWRT = ON, PWRT enabled
   250                           ;	Brown-out Reset Enable bits
   251                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   252                           ;	Brown-out Reset Voltage bits
   253                           ;	BORV = 1, Setting 2 4.33V
   254                           ;	USB Voltage Regulator Enable bit
   255                           ;	VREGEN = OFF, USB voltage regulator disabled
   256  300002                     	org	3145730
   257  300002  0E                 	db	14
   258                           
   259                           ;Config register CONFIG2H @ 0x300003
   260                           ;	Watchdog Timer Enable bit
   261                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   262                           ;	Watchdog Timer Postscale Select bits
   263                           ;	WDTPS = 1, 1:1
   264  300003                     	org	3145731
   265  300003  00                 	db	0
   266                           
   267                           ; Padding undefined space
   268  300004                     	org	3145732
   269  300004  FF                 	db	255
   270                           
   271                           ;Config register CONFIG3H @ 0x300005
   272                           ;	CCP2 MUX bit
   273                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   274                           ;	PORTB A/D Enable bit
   275                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   276                           ;	Low-Power Timer 1 Oscillator Enable bit
   277                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   278                           ;	MCLR Pin Enable bit
   279                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   280  300005                     	org	3145733
   281  300005  81                 	db	129
   282                           
   283                           ;Config register CONFIG4L @ 0x300006
   284                           ;	Stack Full/Underflow Reset Enable bit
   285                           ;	STVREN = ON, Stack full/underflow will cause Reset
   286                           ;	Single-Supply ICSP Enable bit
   287                           ;	LVP = OFF, Single-Supply ICSP disabled
   288                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   289                           ;	ICPRT = OFF, ICPORT disabled
   290                           ;	Extended Instruction Set Enable bit
   291                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   292                           ;	Background Debugger Enable bit
   293                           ;	DEBUG = 0x1, unprogrammed default
   294  300006                     	org	3145734
   295  300006  81                 	db	129
   296                           
   297                           ; Padding undefined space
   298  300007                     	org	3145735
   299  300007  FF                 	db	255
   300                           
   301                           ;Config register CONFIG5L @ 0x300008
   302                           ;	Code Protection bit
   303                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   306                           ;	Code Protection bit
   307                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   310  300008                     	org	3145736
   311  300008  0F                 	db	15
   312                           
   313                           ;Config register CONFIG5H @ 0x300009
   314                           ;	Boot Block Code Protection bit
   315                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   316                           ;	Data EEPROM Code Protection bit
   317                           ;	CPD = OFF, Data EEPROM is not code-protected
   318  300009                     	org	3145737
   319  300009  C0                 	db	192
   320                           
   321                           ;Config register CONFIG6L @ 0x30000A
   322                           ;	Write Protection bit
   323                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   326                           ;	Write Protection bit
   327                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   330  30000A                     	org	3145738
   331  30000A  0F                 	db	15
   332                           
   333                           ;Config register CONFIG6H @ 0x30000B
   334                           ;	Configuration Register Write Protection bit
   335                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   336                           ;	Boot Block Write Protection bit
   337                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   338                           ;	Data EEPROM Write Protection bit
   339                           ;	WRTD = OFF, Data EEPROM is not write-protected
   340  30000B                     	org	3145739
   341  30000B  E0                 	db	224
   342                           
   343                           ;Config register CONFIG7L @ 0x30000C
   344                           ;	Table Read Protection bit
   345                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   352  30000C                     	org	3145740
   353  30000C  0F                 	db	15
   354                           
   355                           ;Config register CONFIG7H @ 0x30000D
   356                           ;	Boot Block Table Read Protection bit
   357                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   358  30000D                     	org	3145741
   359  30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        10
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     10      20
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                10    10      0      15
                                              0 COMRAM    10    10      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      21        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      A      14       1       21.1%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      14      20        0.0%
DATA                 0      0      14       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 20:13:00 2021

                     u11 7FEC                      l700 7FE2                      l702 7FF4  
                    l698 7FCE                      wreg 000FE8                     _main 7FCE  
                   fsr1l 000FE1                     start 0000             ___param_bank 000000  
                  ?_main 000B                    _PORTD 000F83                    _TRISA 000F92  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
                  _TRISE 000F96                    tablat 000FF5                    plusw1 000FE3  
                  plusw2 000FDB          __initialization 7FA8             __end_of_main 8000  
                 ??_main 000B            __activetblptr 000000                   isa$std 000001  
           __pdataCOMRAM 0001                   tblptrh 000FF7                   tblptrl 000FF6  
                 tblptru 000FF8               __accesstop 0060  __end_of__initialization 7FC8  
          ___rparam_used 000001           __pcstackCOMRAM 000B                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FA8                  __ramtop 0800  
                __ptext0 7FCE     end_of_initialization 7FC8                  postdec1 000FE5  
                postinc0 000FEE            __pidataCOMRAM 7F9E      start_initialization 7FA8  
        main@cod_display 000B                main@F3161 0001                copy_data0 7FBC  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0032  
               isa$xinst 000000  
