{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1547578443794 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547578444157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547578444207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547578444207 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547578444916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547578445573 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547578445962 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1547578446568 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 983 9698 10655 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1547578446601 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1547578446601 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547578464609 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G11 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547578466405 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3634 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3634 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547578466405 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 238 global CLKCTRL_G4 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 238 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547578466405 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547578466405 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1547578466405 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578467170 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547578473181 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1547578473181 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547578473264 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547578473281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1547578473286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473834 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473836 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473836 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547578473838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473839 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473839 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473840 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473840 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473840 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473841 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473841 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473841 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473842 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473842 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473842 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473843 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473843 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473844 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473844 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473844 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473845 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473845 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473845 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473846 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473846 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473846 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473846 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473847 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473847 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473848 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473848 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473849 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473849 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473849 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473850 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473850 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473850 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473851 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473851 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473851 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473852 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473852 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473852 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473852 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473853 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473853 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473853 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473854 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473854 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473854 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473854 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473855 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473855 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473855 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473855 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473856 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473856 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473856 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473857 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473857 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473857 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473858 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473858 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473859 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473859 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473859 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473860 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473860 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473860 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473861 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473861 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473861 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473861 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473862 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473862 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473862 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473862 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473863 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473863 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473863 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473864 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473864 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473864 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473864 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473865 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473865 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473865 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473865 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473866 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473866 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1547578473866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473866 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473866 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473866 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547578473867 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473870 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473870 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1547578473870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1547578473871 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473872 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473872 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473873 ""}  } { { "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1547578473873 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1547578473908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547578473908 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1547578473908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547578473908 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1547578473908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1547578473908 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547578473939 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1547578473939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547578474053 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1547578474053 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1547578474083 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1547578474083 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1547578474086 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547578474088 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547578474088 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547578474510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547578474511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547578474514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547578474531 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\] -- no packable connection between output pin and register" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6832 9698 10655 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1547578474625 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6832 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1547578474625 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\] -- no packable connection between output pin and register" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6830 9698 10655 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1547578474626 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6830 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1547578474626 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\] -- no packable connection between output pin and register" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6831 9698 10655 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1547578474627 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6831 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1547578474627 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\] -- no packable connection between output pin and register" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6833 9698 10655 0 0 ""}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1547578474627 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6833 9698 10655 0 0 ""}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1547578474627 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547578474640 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1547578474641 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1547578474641 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1547578474641 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1547578474641 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547578474641 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547578474674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547578474677 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547578474693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547578476419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1547578476437 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 DSP block " "Packed 27 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1547578476437 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1547578476437 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 I/O output buffer " "Packed 49 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1547578476437 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1547578476437 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547578476437 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1547578477581 ""}
{ "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST_TOP" "" "Removed nodes having a Fast Input or Output Register assignment from LogicLock regions" { { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\] DDIOINCELL_X24_Y0_N65 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\]\" to location DDIOINCELL_X24_Y0_N65" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6931 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6931 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\] DDIOINCELL_X26_Y0_N105 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\]\" to location DDIOINCELL_X26_Y0_N105" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6930 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6930 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\] DDIOINCELL_X28_Y0_N48 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\]\" to location DDIOINCELL_X28_Y0_N48" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6929 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6929 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\] DDIOINCELL_X28_Y0_N65 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\]\" to location DDIOINCELL_X28_Y0_N65" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6928 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6928 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\] DDIOINCELL_X30_Y0_N65 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\]\" to location DDIOINCELL_X30_Y0_N65" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6927 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6927 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\] DDIOINCELL_X18_Y0_N88 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\]\" to location DDIOINCELL_X18_Y0_N88" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6926 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6926 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\] DDIOINCELL_X34_Y0_N71 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\]\" to location DDIOINCELL_X34_Y0_N71" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6925 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6925 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\] DDIOINCELL_X34_Y0_N54 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\]\" to location DDIOINCELL_X34_Y0_N54" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6924 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6924 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\] DDIOINCELL_X34_Y0_N88 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\]\" to location DDIOINCELL_X34_Y0_N88" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6923 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6923 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\] DDIOINCELL_X34_Y0_N105 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\]\" to location DDIOINCELL_X34_Y0_N105" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6922 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6922 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\] DDIOINCELL_X30_Y0_N48 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\]\" to location DDIOINCELL_X30_Y0_N48" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6921 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6921 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\] DDIOINCELL_X18_Y0_N105 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\]\" to location DDIOINCELL_X18_Y0_N105" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6920 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6920 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\] DDIOINCELL_X32_Y0_N65 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\]\" to location DDIOINCELL_X32_Y0_N65" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6919 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6919 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\] DDIOINCELL_X32_Y0_N48 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\]\" to location DDIOINCELL_X32_Y0_N48" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6918 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[13\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6918 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\] DDIOINCELL_X26_Y0_N88 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\]\" to location DDIOINCELL_X26_Y0_N88" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6917 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[14\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6917 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\] DDIOINCELL_X24_Y0_N48 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\]\" to location DDIOINCELL_X24_Y0_N48" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6916 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 671 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|za_data\[15\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6916 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\] DDIOOUTCELL_X40_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\]\" to location DDIOOUTCELL_X40_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6848 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6848 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\] DDIOOUTCELL_X30_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\]\" to location DDIOOUTCELL_X30_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6847 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6847 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\] DDIOOUTCELL_X38_Y0_N10 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\]\" to location DDIOOUTCELL_X38_Y0_N10" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6846 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6846 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\] DDIOOUTCELL_X24_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\]\" to location DDIOOUTCELL_X24_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6845 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6845 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\] DDIOOUTCELL_X24_Y0_N10 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\]\" to location DDIOOUTCELL_X24_Y0_N10" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6842 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6842 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\] DDIOOUTCELL_X32_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\]\" to location DDIOOUTCELL_X32_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6841 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6841 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\] DDIOOUTCELL_X38_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\]\" to location DDIOOUTCELL_X38_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6840 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6840 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\] DDIOOUTCELL_X26_Y0_N67 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\]\" to location DDIOOUTCELL_X26_Y0_N67" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6839 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6839 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\] DDIOOUTCELL_X24_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\]\" to location DDIOOUTCELL_X24_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6864 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6864 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\] DDIOOUTCELL_X26_Y0_N101 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\]\" to location DDIOOUTCELL_X26_Y0_N101" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6863 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6863 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\] DDIOOUTCELL_X28_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\]\" to location DDIOOUTCELL_X28_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6862 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6862 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\] DDIOOUTCELL_X28_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\]\" to location DDIOOUTCELL_X28_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6861 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6861 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\] DDIOOUTCELL_X30_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\]\" to location DDIOOUTCELL_X30_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6860 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6860 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\] DDIOOUTCELL_X18_Y0_N84 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\]\" to location DDIOOUTCELL_X18_Y0_N84" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6859 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6859 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\] DDIOOUTCELL_X34_Y0_N67 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\]\" to location DDIOOUTCELL_X34_Y0_N67" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6858 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6858 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\] DDIOOUTCELL_X34_Y0_N50 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\]\" to location DDIOOUTCELL_X34_Y0_N50" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6857 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[7\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6857 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\] DDIOOUTCELL_X34_Y0_N84 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\]\" to location DDIOOUTCELL_X34_Y0_N84" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6856 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[8\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6856 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\] DDIOOUTCELL_X34_Y0_N101 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\]\" to location DDIOOUTCELL_X34_Y0_N101" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6855 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[9\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6855 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\] DDIOOUTCELL_X30_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\]\" to location DDIOOUTCELL_X30_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6854 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6854 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\] DDIOOUTCELL_X18_Y0_N101 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\]\" to location DDIOOUTCELL_X18_Y0_N101" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6853 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6853 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\] DDIOOUTCELL_X32_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\]\" to location DDIOOUTCELL_X32_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6852 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6852 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\] DDIOOUTCELL_X32_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\]\" to location DDIOOUTCELL_X32_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6851 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[13\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6851 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\] DDIOOUTCELL_X26_Y0_N84 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\]\" to location DDIOOUTCELL_X26_Y0_N84" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6850 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[14\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6850 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\] DDIOOUTCELL_X24_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\]\" to location DDIOOUTCELL_X24_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6849 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_data\[15\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6849 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\] DDIOOUTCELL_X28_Y0_N10 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\]\" to location DDIOOUTCELL_X28_Y0_N10" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6844 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6844 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\] DDIOOUTCELL_X28_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\]\" to location DDIOOUTCELL_X28_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6843 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6843 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\] DDIOOUTCELL_X26_Y0_N50 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\]\" to location DDIOOUTCELL_X26_Y0_N50" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6838 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[10\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6838 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\] DDIOOUTCELL_X30_Y0_N10 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\]\" to location DDIOOUTCELL_X30_Y0_N10" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6837 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[11\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6837 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\] DDIOOUTCELL_X40_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\]\" to location DDIOOUTCELL_X40_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6836 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_addr\[12\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6836 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\] DDIOOUTCELL_X22_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\]\" to location DDIOOUTCELL_X22_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6835 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6835 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\] DDIOOUTCELL_X38_Y0_N61 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\]\" to location DDIOOUTCELL_X38_Y0_N61" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6834 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_bank\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6834 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\] DDIOOUTCELL_X20_Y0_N27 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\]\" to location DDIOOUTCELL_X20_Y0_N27" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6866 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6866 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\] Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\]\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\] DDIOOUTCELL_X36_Y0_N44 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\]\" to location DDIOOUTCELL_X36_Y0_N44" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6865 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 440 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|m_dqm\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6865 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe DDIOOECELL_X24_Y0_N56 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe\" to location DDIOOECELL_X24_Y0_N56" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6981 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 6981 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1 DDIOOECELL_X26_Y0_N96 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1\" to location DDIOOECELL_X26_Y0_N96" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40924 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40924 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2 DDIOOECELL_X28_Y0_N39 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2\" to location DDIOOECELL_X28_Y0_N39" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40928 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_2" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40928 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3 DDIOOECELL_X28_Y0_N56 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3\" to location DDIOOECELL_X28_Y0_N56" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40932 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_3" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40932 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4 DDIOOECELL_X30_Y0_N56 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4\" to location DDIOOECELL_X30_Y0_N56" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40936 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_4" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40936 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5 DDIOOECELL_X18_Y0_N79 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5\" to location DDIOOECELL_X18_Y0_N79" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40940 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_5" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40940 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6 DDIOOECELL_X34_Y0_N62 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6\" to location DDIOOECELL_X34_Y0_N62" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40944 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_6" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40944 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7 DDIOOECELL_X34_Y0_N45 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7\" to location DDIOOECELL_X34_Y0_N45" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40948 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_7" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40948 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8 DDIOOECELL_X34_Y0_N79 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8\" to location DDIOOECELL_X34_Y0_N79" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40952 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_8" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40952 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9 DDIOOECELL_X34_Y0_N96 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9\" to location DDIOOECELL_X34_Y0_N96" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40956 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_9" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40956 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10 DDIOOECELL_X30_Y0_N39 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10\" to location DDIOOECELL_X30_Y0_N39" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40960 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_10" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40960 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11 DDIOOECELL_X18_Y0_N96 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11\" to location DDIOOECELL_X18_Y0_N96" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40964 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_11" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40964 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12 DDIOOECELL_X32_Y0_N56 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12\" to location DDIOOECELL_X32_Y0_N56" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40968 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_12" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40968 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13 DDIOOECELL_X32_Y0_N39 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13\" to location DDIOOECELL_X32_Y0_N39" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40972 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_13" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40972 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14 DDIOOECELL_X26_Y0_N79 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14\" to location DDIOOECELL_X26_Y0_N79" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40976 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_14" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40976 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""} { "Warning" "WFITCC_FITCC_LLR_FAST_IO_TOAST" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15 Computer_System:The_System " "Removed node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15\" from LogicLock region \"Computer_System:The_System\" -- node has a Fast Input or Output Register assignment" { { "Info" "IFITCC_FITCC_LLR_TOAST_LOC_INFO_SUBMSG" "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15 DDIOOECELL_X24_Y0_N39 " "Assigned node \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15\" to location DDIOOECELL_X24_Y0_N39" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40980 9698 10655 0 0 ""}  }  } }  } 0 171049 "Assigned node \"%1!s!\" to location %2!s!" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 249 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_SDRAM:sdram\|oe~_Duplicate_15" } } } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 40980 9698 10655 0 0 ""}  }  } }  } 0 171047 "Removed node \"%1!s!\" from LogicLock region \"%2!s!\" -- node has a Fast Input or Output Register assignment" 0 0 "Quartus II" 0 -1 1547578477581 ""}  } {  } 0 171046 "Removed nodes having a Fast Input or Output Register assignment from LogicLock regions" 0 0 "Fitter" 0 -1 1547578477581 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578477592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547578482876 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1547578486716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578494299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547578498646 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547578504985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578504986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547578514641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1547578526606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547578526606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578538131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1547578538134 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547578538134 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.48 " "Total time spent on timing analysis during the Fitter is 13.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547578546431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547578546719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547578551537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547578551654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547578556274 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547578579898 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547578580870 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 940 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 945 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 946 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 948 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 693 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 694 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 702 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 704 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 706 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 707 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 708 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 709 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 710 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 711 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 712 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 713 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 714 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 715 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 716 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 717 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 718 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 719 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 720 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 721 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 722 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 723 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 724 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 725 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 726 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 727 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 728 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 729 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 730 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 731 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 732 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 733 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 734 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 735 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 736 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 737 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 738 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 739 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 740 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 741 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 742 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 743 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 744 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 745 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 746 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 747 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 748 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 749 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 962 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 963 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 964 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 965 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 1007 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547578581010 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1547578581010 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 878 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 870 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 871 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 872 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 873 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 874 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 875 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 876 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 877 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 879 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 880 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 881 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 882 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 883 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 884 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 885 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 886 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 887 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 888 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 889 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 890 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 891 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 892 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 893 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 894 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 895 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 896 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 897 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 898 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 899 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 900 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 901 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 902 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 903 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 904 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 905 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 906 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 907 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 908 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_HOLA_three_phase.v" "" { Text "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_HOLA_three_phase.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/" { { 0 { 0 ""} 0 909 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1547578581016 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1547578581016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file G:/From_web_page/video_display_HOLA_qsys_tutorial/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547578581882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 252 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3560 " "Peak virtual memory: 3560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547578585287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 13:56:25 2019 " "Processing ended: Tue Jan 15 13:56:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547578585287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547578585287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:44 " "Total CPU time (on all processors): 00:03:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547578585287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547578585287 ""}
