<!DOCTYPE html>
<html><head><title>joekychen/linux » kernel › irq › generic-chip.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>generic-chip.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Library implementing the most common irq chip callback functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011, Thomas Gleixner</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#include &quot;internals.h&quot;</span>

<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">gc_list</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">gc_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">irq_chip_regs</span> <span class="o">*</span><span class="nf">cur_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">container_of</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_chip_type</span><span class="p">,</span> <span class="n">chip</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_noop - NOOP function</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_noop</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_mask_disable_reg - Mask chip via disable register</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> *</span>
<span class="cm"> * Chip has separate enable/disable registers instead of a single mask</span>
<span class="cm"> * register.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_mask_disable_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_mask_set_mask_bit - Mask chip via setting bit in mask register</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> *</span>
<span class="cm"> * Chip has a single mask register. Values of this register are cached</span>
<span class="cm"> * and protected by gc-&gt;lock</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_mask_set_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> *</span>
<span class="cm"> * Chip has a single mask register. Values of this register are cached</span>
<span class="cm"> * and protected by gc-&gt;lock</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_mask_clr_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_unmask_enable_reg - Unmask chip via enable register</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> *</span>
<span class="cm"> * Chip has separate enable/disable registers instead of a single mask</span>
<span class="cm"> * register.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_unmask_enable_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_ack_set_bit - Ack pending interrupt via setting bit</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_ack_set_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">ack</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_ack_clr_bit - Ack pending interrupt via clearing bit</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_ack_clr_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">));</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">ack</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_mask_disable_reg_and_ack- Mask and ack pending interrupt</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_mask_disable_reg_and_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">ack</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_eoi - EOI interrupt</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_gc_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="n">irq_reg_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">cur_regs</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">eoi</span><span class="p">);</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_gc_set_wake - Set/clr wake bit for an interrupt</span>
<span class="cm"> * @d: irq_data</span>
<span class="cm"> *</span>
<span class="cm"> * For chips where the wake from suspend functionality is not</span>
<span class="cm"> * configured in a separate register and the wakeup active state is</span>
<span class="cm"> * just stored in a bitmask.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">irq_gc_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_enabled</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">irq_gc_lock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">on</span><span class="p">)</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_active</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">wake_active</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">irq_gc_unlock</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * irq_alloc_generic_chip - Allocate a generic chip and initialize it</span>
<span class="cm"> * @name:	Name of the irq chip</span>
<span class="cm"> * @num_ct:	Number of irq_chip_type instances associated with this</span>
<span class="cm"> * @irq_base:	Interrupt base nr for this chip</span>
<span class="cm"> * @reg_base:	Register base address (virtual)</span>
<span class="cm"> * @handler:	Default flow handler associated with this chip</span>
<span class="cm"> *</span>
<span class="cm"> * Returns an initialized irq_chip_generic structure. The chip defaults</span>
<span class="cm"> * to the primary (index 0) irq_chip_type and @handler</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span>
<span class="nf">irq_alloc_generic_chip</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num_ct</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_base</span><span class="p">,</span>
		       <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg_base</span><span class="p">,</span> <span class="n">irq_flow_handler_t</span> <span class="n">handler</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sz</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">gc</span><span class="p">)</span> <span class="o">+</span> <span class="n">num_ct</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_chip_type</span><span class="p">);</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="n">sz</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">num_ct</span> <span class="o">=</span> <span class="n">num_ct</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">reg_base</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="o">-&gt;</span><span class="n">handler</span> <span class="o">=</span> <span class="n">handler</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">gc</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">irq_alloc_generic_chip</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Separate lockdep class for interrupt chip which can nest irq_desc</span>
<span class="cm"> * lock.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">lock_class_key</span> <span class="n">irq_nested_lock_class</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * irq_setup_generic_chip - Setup a range of interrupts with a generic chip</span>
<span class="cm"> * @gc:		Generic irq chip holding all data</span>
<span class="cm"> * @msk:	Bitmask holding the irqs to initialize relative to gc-&gt;irq_base</span>
<span class="cm"> * @flags:	Flags for initialization</span>
<span class="cm"> * @clr:	IRQ_* bits to clear</span>
<span class="cm"> * @set:	IRQ_* bits to set</span>
<span class="cm"> *</span>
<span class="cm"> * Set up max. 32 interrupts starting from gc-&gt;irq_base. Note, this</span>
<span class="cm"> * initializes all interrupts to the primary irq_chip_type and its</span>
<span class="cm"> * associated handler.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_setup_generic_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msk</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">irq_gc_flags</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clr</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc_lock</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gc_list</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc_lock</span><span class="p">);</span>

	<span class="cm">/* Init mask cache ? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IRQ_GC_INIT_MASK_CACHE</span><span class="p">)</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">mask_cache</span> <span class="o">=</span> <span class="n">irq_reg_readl</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span> <span class="n">msk</span><span class="p">;</span> <span class="n">msk</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msk</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IRQ_GC_INIT_NESTED_LOCK</span><span class="p">)</span>
			<span class="n">irq_set_lockdep_class</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_nested_lock_class</span><span class="p">);</span>

		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">handler</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">gc</span><span class="p">);</span>
		<span class="n">irq_modify_status</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">clr</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_cnt</span> <span class="o">=</span> <span class="n">i</span> <span class="o">-</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">irq_setup_generic_chip</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * irq_setup_alt_chip - Switch to alternative chip</span>
<span class="cm"> * @d:		irq_data for this interrupt</span>
<span class="cm"> * @type	Flow type to be initialized</span>
<span class="cm"> *</span>
<span class="cm"> * Only to be called from chip-&gt;irq_set_type() callbacks.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">irq_setup_alt_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">num_ct</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">ct</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">type</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d</span><span class="o">-&gt;</span><span class="n">chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
			<span class="n">irq_data_to_desc</span><span class="p">(</span><span class="n">d</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">handle_irq</span> <span class="o">=</span> <span class="n">ct</span><span class="o">-&gt;</span><span class="n">handler</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">irq_setup_alt_chip</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * irq_remove_generic_chip - Remove a chip</span>
<span class="cm"> * @gc:		Generic irq chip holding all data</span>
<span class="cm"> * @msk:	Bitmask holding the irqs to initialize relative to gc-&gt;irq_base</span>
<span class="cm"> * @clr:	IRQ_* bits to clear</span>
<span class="cm"> * @set:	IRQ_* bits to set</span>
<span class="cm"> *</span>
<span class="cm"> * Remove up to 32 interrupts starting from gc-&gt;irq_base.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">irq_remove_generic_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msk</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc_lock</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gc_lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">msk</span><span class="p">;</span> <span class="n">msk</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msk</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Remove handler first. That will mask the irq line */</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">no_irq_chip</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">irq_modify_status</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">clr</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">irq_remove_generic_chip</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">irq_gc_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gc_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_suspend</span><span class="p">)</span>
			<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_suspend</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">irq_gc_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gc_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_resume</span><span class="p">)</span>
			<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_resume</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define irq_gc_suspend NULL</span>
<span class="cp">#define irq_gc_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">irq_gc_shutdown</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gc_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_pm_shutdown</span><span class="p">)</span>
			<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_pm_shutdown</span><span class="p">(</span><span class="n">irq_get_irq_data</span><span class="p">(</span><span class="n">gc</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">irq_gc_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">irq_gc_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">irq_gc_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="n">irq_gc_shutdown</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">irq_gc_init_ops</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_gc_syscore_ops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">irq_gc_init_ops</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
