--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml minimum_13comp.twx minimum_13comp.ncd -o minimum_13comp.twr
minimum_13comp.pcf -ucf minimum_13comp.ucf

Design file:              minimum_13comp.ncd
Physical constraint file: minimum_13comp.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8414386 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.943ns.
--------------------------------------------------------------------------------

Paths for end point re3/q_2 (SLICE_X17Y82.C3), 373444 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_2 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.842ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.C3      net (fanout=8)        0.490   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.073   re3/q<3>
                                                       c13/Mmux_mium31
                                                       re3/q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (1.158ns logic, 7.684ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_2 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.828ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X8Y93.B1       net (fanout=12)       0.809   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X8Y93.B        Tilo                  0.068   min3<1>
                                                       c5/Mmux_maxi31
    SLICE_X11Y91.B2      net (fanout=3)        0.724   max6<2>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.C3      net (fanout=8)        0.490   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.073   re3/q<3>
                                                       c13/Mmux_mium31
                                                       re3/q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (1.158ns logic, 7.670ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein1/q_4 (FF)
  Destination:          re3/q_2 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.825ns (Levels of Logic = 12)
  Clock Path Skew:      -0.068ns (0.993 - 1.061)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein1/q_4 to re3/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AQ       Tcko                  0.337   rein1/q<5>
                                                       rein1/q_4
    SLICE_X2Y99.B1       net (fanout=9)        0.611   rein1/q<4>
    SLICE_X2Y99.B        Tilo                  0.068   N34
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW2
    SLICE_X4Y97.A3       net (fanout=2)        0.602   N34
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.C3      net (fanout=8)        0.490   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.073   re3/q<3>
                                                       c13/Mmux_mium31
                                                       re3/q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.825ns (1.158ns logic, 7.667ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point re3/q_1 (SLICE_X17Y82.B3), 373444 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.837ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.B3      net (fanout=8)        0.488   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (1.155ns logic, 7.682ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.823ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X8Y93.B1       net (fanout=12)       0.809   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X8Y93.B        Tilo                  0.068   min3<1>
                                                       c5/Mmux_maxi31
    SLICE_X11Y91.B2      net (fanout=3)        0.724   max6<2>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.B3      net (fanout=8)        0.488   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.823ns (1.155ns logic, 7.668ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein1/q_4 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 12)
  Clock Path Skew:      -0.068ns (0.993 - 1.061)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein1/q_4 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AQ       Tcko                  0.337   rein1/q<5>
                                                       rein1/q_4
    SLICE_X2Y99.B1       net (fanout=9)        0.611   rein1/q<4>
    SLICE_X2Y99.B        Tilo                  0.068   N34
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW2
    SLICE_X4Y97.A3       net (fanout=2)        0.602   N34
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X12Y87.A1      net (fanout=13)       0.516   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X12Y87.A       Tilo                  0.068   max8<1>
                                                       c11/Mmux_maxi21
    SLICE_X16Y82.D3      net (fanout=2)        0.751   max8<1>
    SLICE_X16Y82.D       Tilo                  0.068   re6/q<2>
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X17Y82.B3      net (fanout=8)        0.488   c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (1.155ns logic, 7.665ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point re3/q_1 (SLICE_X17Y82.B2), 246275 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.822ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X13Y87.D3      net (fanout=13)       0.360   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X13Y87.D       Tilo                  0.068   max8<4>
                                                       c11/Mmux_maxi51
    SLICE_X16Y83.B2      net (fanout=3)        0.767   max8<4>
    SLICE_X16Y83.B       Tilo                  0.068   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.B2      net (fanout=7)        0.613   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.822ns (1.155ns logic, 7.667ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein0/q_3 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.808ns (Levels of Logic = 12)
  Clock Path Skew:      -0.066ns (0.993 - 1.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein0/q_3 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.DQ       Tcko                  0.337   rein0/q<3>
                                                       rein0/q_3
    SLICE_X3Y98.C2       net (fanout=8)        0.604   rein0/q<3>
    SLICE_X3Y98.C        Tilo                  0.068   rein0/q<5>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW3
    SLICE_X4Y97.A1       net (fanout=2)        0.626   N35
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X8Y93.B1       net (fanout=12)       0.809   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X8Y93.B        Tilo                  0.068   min3<1>
                                                       c5/Mmux_maxi31
    SLICE_X11Y91.B2      net (fanout=3)        0.724   max6<2>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X13Y87.D3      net (fanout=13)       0.360   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X13Y87.D       Tilo                  0.068   max8<4>
                                                       c11/Mmux_maxi51
    SLICE_X16Y83.B2      net (fanout=3)        0.767   max8<4>
    SLICE_X16Y83.B       Tilo                  0.068   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.B2      net (fanout=7)        0.613   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.808ns (1.155ns logic, 7.653ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rein1/q_4 (FF)
  Destination:          re3/q_1 (FF)
  Requirement:          9.000ns
  Data Path Delay:      8.805ns (Levels of Logic = 12)
  Clock Path Skew:      -0.068ns (0.993 - 1.061)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rein1/q_4 to re3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AQ       Tcko                  0.337   rein1/q<5>
                                                       rein1/q_4
    SLICE_X2Y99.B1       net (fanout=9)        0.611   rein1/q<4>
    SLICE_X2Y99.B        Tilo                  0.068   N34
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15_SW2
    SLICE_X4Y97.A3       net (fanout=2)        0.602   N34
    SLICE_X4Y97.A        Tilo                  0.068   rein1/q<3>
                                                       c1/LLR1[5]_LLR2[5]_LessThan_1_o15
    SLICE_X6Y95.C6       net (fanout=13)       0.388   c1/LLR1[5]_LLR2[5]_LessThan_1_o
    SLICE_X6Y95.C        Tilo                  0.068   min2<3>
                                                       c3/LLR1[5]_LLR2[5]_LessThan_1_o22
    SLICE_X7Y95.D2       net (fanout=12)       0.882   c3/LLR1[5]_LLR2[5]_LessThan_1_o21
    SLICE_X7Y95.D        Tilo                  0.068   min2<4>
                                                       c3/Mmux_maxi151
    SLICE_X7Y93.C3       net (fanout=3)        0.586   min2<4>
    SLICE_X7Y93.C        Tilo                  0.068   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
                                                       c5/LLR1[5]_LLR2[5]_LessThan_1_o34
    SLICE_X10Y92.A1      net (fanout=12)       0.830   c5/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y92.A       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o
                                                       c5/Mmux_maxi21
    SLICE_X11Y91.B1      net (fanout=3)        0.717   max6<1>
    SLICE_X11Y91.B       Tilo                  0.068   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
                                                       c9/LLR1[5]_LLR2[5]_LessThan_1_o33
    SLICE_X10Y91.B3      net (fanout=8)        0.724   c9/LLR1[5]_LLR2[5]_LessThan_1_o32
    SLICE_X10Y91.B       Tilo                  0.068   c13/Mmux_minpos2
                                                       c9/Mmux_mium41
    SLICE_X13Y87.C4      net (fanout=3)        0.570   min1_2<3>
    SLICE_X13Y87.C       Tilo                  0.068   max8<4>
                                                       c11/LLR1[5]_LLR2[5]_LessThan_1_o14
    SLICE_X13Y87.D3      net (fanout=13)       0.360   c11/LLR1[5]_LLR2[5]_LessThan_1_o13
    SLICE_X13Y87.D       Tilo                  0.068   max8<4>
                                                       c11/Mmux_maxi51
    SLICE_X16Y83.B2      net (fanout=3)        0.767   max8<4>
    SLICE_X16Y83.B       Tilo                  0.068   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
                                                       c13/LLR1[5]_LLR2[5]_LessThan_1_o12
    SLICE_X17Y82.B2      net (fanout=7)        0.613   c13/LLR1[5]_LLR2[5]_LessThan_1_o11
    SLICE_X17Y82.CLK     Tas                   0.070   re3/q<3>
                                                       c13/Mmux_mium21
                                                       re3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.805ns (1.155ns logic, 7.650ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point re2/q_5 (SLICE_X27Y78.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rein6/q_5 (FF)
  Destination:          re2/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.471 - 0.433)
  Source Clock:         clk_BUFGP rising at 9.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rein6/q_5 to re2/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y72.CQ      Tcko                  0.098   rein6/q<5>
                                                       rein6/q_5
    SLICE_X27Y78.B5      net (fanout=13)       0.328   rein6/q<5>
    SLICE_X27Y78.CLK     Tah         (-Th)     0.057   re2/q<5>
                                                       c12/Mmux_maxi161
                                                       re2/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.041ns logic, 0.328ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point re2/q_5 (SLICE_X27Y78.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rein4/q_5 (FF)
  Destination:          re2/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.471 - 0.429)
  Source Clock:         clk_BUFGP rising at 9.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rein4/q_5 to re2/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.BQ      Tcko                  0.115   rein4/q<3>
                                                       rein4/q_5
    SLICE_X27Y78.B4      net (fanout=18)       0.346   rein4/q<5>
    SLICE_X27Y78.CLK     Tah         (-Th)     0.057   re2/q<5>
                                                       c12/Mmux_maxi161
                                                       re2/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.058ns logic, 0.346ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point re2/q_5 (SLICE_X27Y78.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rein5/q_5 (FF)
  Destination:          re2/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.471 - 0.433)
  Source Clock:         clk_BUFGP rising at 9.000ns
  Destination Clock:    clk_BUFGP rising at 9.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rein5/q_5 to re2/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.BQ      Tcko                  0.115   rein5/q<5>
                                                       rein5/q_5
    SLICE_X27Y78.B1      net (fanout=18)       0.479   rein5/q<5>
    SLICE_X27Y78.CLK     Tah         (-Th)     0.057   re2/q<5>
                                                       c12/Mmux_maxi161
                                                       re2/q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.058ns logic, 0.479ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.000ns
  High pulse: 4.500ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: re5/q<2>/SR
  Logical resource: re5/q_2/SR
  Location pin: OLOGIC_X0Y119.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------
Slack: 7.571ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.592ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: re5/q<2>/CLK
  Logical resource: re5/q_2/CK
  Location pin: OLOGIC_X0Y119.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8414386 paths, 0 nets, and 1202 connections

Design statistics:
   Minimum period:   8.943ns{1}   (Maximum frequency: 111.819MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 11 16:54:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 811 MB



