# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: /home/d/alteraproj/textmax1270/testmax1270.csv
# Generated on: Mon Dec 25 19:44:13 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,I/O Standard,Reserved,Current Strength,Strict Preservation
T[1],Output,PIN_1,1,,as_output_driving_ground,,
T[2],Output,PIN_2,1,,as_output_driving_ground,,
T[3],Output,PIN_3,1,,as_output_driving_ground,,
T[4],Output,PIN_4,1,,as_output_driving_ground,,
T[5],Output,PIN_5,1,,as_output_driving_ground,,
T[6],Output,PIN_6,1,,as_output_driving_ground,,
T[7],Output,PIN_7,1,,as_output_driving_ground,,
T[8],Output,PIN_8,1,,as_output_driving_ground,,
T[9],Output,PIN_11,1,,as_output_driving_ground,,
T[10],Output,PIN_12,1,,as_output_driving_ground,,
T[11],Output,PIN_13,1,,as_output_driving_ground,,
T[12],Output,PIN_14,1,,as_output_driving_ground,,
T[13],Output,PIN_15,1,,as_output_driving_ground,,
T[14],Output,PIN_16,1,,as_output_driving_ground,,
T[15],Output,PIN_21,1,,as_output_driving_ground,,
T[16],Output,PIN_22,1,,as_output_driving_ground,,
T[17],Output,PIN_23,1,,as_output_driving_ground,,
T[18],Output,PIN_24,1,,as_output_driving_ground,,
T[19],Output,PIN_27,1,,as_output_driving_ground,,
T[20],Output,PIN_28,1,,as_output_driving_ground,,
T[21],Output,PIN_29,1,,as_output_driving_ground,,
T[22],Output,PIN_30,1,,as_output_driving_ground,,
T[23],Output,PIN_31,1,,as_output_driving_ground,,
T[24],Output,PIN_32,1,,as_output_driving_ground,,
T[25],Output,PIN_37,4,,as_output_driving_ground,,
T[26],Output,PIN_38,4,,as_output_driving_ground,,
T[27],Output,PIN_39,4,,as_output_driving_ground,,
T[28],Output,PIN_40,4,,as_output_driving_ground,,
T[29],Output,PIN_41,4,,as_output_driving_ground,,
T[30],Output,PIN_42,4,,as_output_driving_ground,,
T[31],Output,PIN_43,4,,as_output_driving_ground,,
T[32],Output,PIN_44,4,,as_output_driving_ground,,
T[33],Output,PIN_45,4,,as_output_driving_ground,,
T[34],Output,PIN_48,4,,as_output_driving_ground,,
T[35],Output,PIN_49,4,,as_output_driving_ground,,
T[36],Output,PIN_50,4,,as_output_driving_ground,,
T[37],Output,PIN_51,4,,as_output_driving_ground,,
T[38],Output,PIN_52,4,,as_output_driving_ground,,
T[39],Output,PIN_53,4,,as_output_driving_ground,,
T[40],Output,PIN_55,4,,as_output_driving_ground,,
T[41],Output,PIN_57,4,,as_output_driving_ground,,
T[42],Output,PIN_58,4,,as_output_driving_ground,,
T[43],Output,PIN_59,4,,as_output_driving_ground,,
T[44],Output,PIN_60,4,,as_output_driving_ground,,
T[45],Output,PIN_61,4,,as_output_driving_ground,,
T[46],Output,PIN_62,4,,as_output_driving_ground,,
T[47],Output,PIN_63,4,,as_output_driving_ground,,
T[48],Output,PIN_66,4,,as_output_driving_ground,,
T[49],Output,PIN_67,4,,as_output_driving_ground,,
T[50],Output,PIN_68,4,,as_output_driving_ground,,
T[51],Output,PIN_69,4,,as_output_driving_ground,,
T[52],Output,PIN_70,4,,as_output_driving_ground,,
T[53],Output,PIN_71,4,,as_output_driving_ground,,
T[54],Output,PIN_72,4,,as_output_driving_ground,,
T[55],Output,PIN_73,3,,as_output_driving_ground,,
T[56],Output,PIN_74,3,,as_output_driving_ground,,
T[57],Output,PIN_75,3,,as_output_driving_ground,,
T[58],Output,PIN_76,3,,as_output_driving_ground,,
T[59],Output,PIN_77,3,,as_output_driving_ground,,
T[60],Output,PIN_78,3,,as_output_driving_ground,,
T[61],Output,PIN_79,3,,as_output_driving_ground,,
T[62],Output,PIN_80,3,,as_output_driving_ground,,
T[63],Output,PIN_81,3,,as_output_driving_ground,,
T[64],Output,PIN_84,3,,as_output_driving_ground,,
T[65],Output,PIN_85,3,,as_output_driving_ground,,
T[66],Output,PIN_86,3,,as_output_driving_ground,,
T[67],Output,PIN_87,3,,as_output_driving_ground,,
T[68],Output,PIN_88,3,,as_output_driving_ground,,
T[69],Output,PIN_89,3,,as_output_driving_ground,,
T[70],Output,PIN_91,3,,as_output_driving_ground,,
T[71],Output,PIN_93,3,,as_output_driving_ground,,
T[72],Output,PIN_94,3,,as_output_driving_ground,,
T[73],Output,PIN_95,3,,as_output_driving_ground,,
T[74],Output,PIN_96,3,,as_output_driving_ground,,
T[75],Output,PIN_97,3,,as_output_driving_ground,,
T[76],Output,PIN_98,3,,as_output_driving_ground,,
T[77],Output,PIN_101,3,,as_output_driving_ground,,
T[78],Output,PIN_102,3,,as_output_driving_ground,,
T[79],Output,PIN_103,3,,as_output_driving_ground,,
T[80],Output,PIN_104,3,,as_output_driving_ground,,
T[81],Output,PIN_105,3,,as_output_driving_ground,,
T[82],Output,PIN_106,3,,as_output_driving_ground,,
T[83],Output,PIN_107,3,,as_output_driving_ground,,
T[84],Output,PIN_108,3,,as_output_driving_ground,,
T[85],Output,PIN_109,2,,as_output_driving_ground,,
T[86],Output,PIN_110,2,,as_output_driving_ground,,
T[87],Output,PIN_111,2,,as_output_driving_ground,,
T[88],Output,PIN_112,2,,as_output_driving_ground,,
T[89],Output,PIN_113,2,,as_output_driving_ground,,
T[90],Output,PIN_114,2,3.3-V LVTTL,,,
T[91],Output,PIN_117,2,,as_output_driving_ground,,
T[92],Output,PIN_118,2,,as_output_driving_ground,,
T[93],Output,PIN_119,2,,as_output_driving_ground,,
T[94],Output,PIN_120,2,,as_output_driving_ground,,
T[95],Output,PIN_121,2,,as_output_driving_ground,,
T[96],Output,PIN_122,2,,as_output_driving_ground,,
T[97],Output,PIN_123,2,,as_output_driving_ground,,
T[98],Output,PIN_124,2,,as_output_driving_ground,,
T[99],Output,PIN_125,2,,as_output_driving_vcc,,
TR[100],Unknown,PIN_127,2,,,,
TR[101],Unknown,PIN_129,2,,,,
TR[102],Unknown,PIN_130,2,,,,
TR[103],Unknown,PIN_131,2,,,,
TR[104],Unknown,PIN_132,2,,,,
TR[105],Unknown,PIN_133,2,,,,
TR[106],Unknown,PIN_134,2,,,,
TR[107],Unknown,PIN_137,2,,,,
TR[108],Unknown,PIN_138,2,,,,
TR[109],Unknown,PIN_139,2,,,,
TR[110],Unknown,PIN_140,2,,,,
TR[111],Unknown,PIN_141,2,,,,
TR[112],Unknown,PIN_142,2,,,,
TR[113],Unknown,PIN_143,2,,,,
TR[114],Unknown,PIN_144,2,,,,
