Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'PLL0'...
Applying external generics to 'PLL0'...
Delivering associated files for 'PLL0'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'PLL0'...
Delivered 3 files into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: PLL0.xco
XMDF file found: PLL0_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0.ucf -view all
-origin_type created
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/PLL0.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PLL0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'wram'...
Applying external generics to 'wram'...
Delivering associated files for 'wram'...
Delivering EJava files for 'wram'...
Generating implementation netlist for 'wram'...
INFO:sim - Pre-processing HDL files for 'wram'...
Running synthesis for 'wram'
Running ngcbuild...
Writing VEO instantiation template for 'wram'...
Writing Verilog behavioral simulation model for 'wram'...
WARNING:sim - Overwriting existing file
   /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'wram'...
Generating ISE project...
XCO file found: wram.xco
XMDF file found: wram_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.ngc -view all
-origin_type created
Checking file "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.ngc" for
project device match ...
File "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.ngc" device
information matches project device.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/wram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/wram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'vram'...
Applying external generics to 'vram'...
Delivering associated files for 'vram'...
Delivering EJava files for 'vram'...
Generating implementation netlist for 'vram'...
INFO:sim - Pre-processing HDL files for 'vram'...
Running synthesis for 'vram'
Running ngcbuild...
Writing VEO instantiation template for 'vram'...
Writing Verilog behavioral simulation model for 'vram'...
WARNING:sim - Overwriting existing file
   /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'vram'...
Generating ISE project...
XCO file found: vram.xco
XMDF file found: vram_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.ngc -view all
-origin_type created
Checking file "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.ngc" for
project device match ...
File "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.ngc" device
information matches project device.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/vram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ROM_PRG_03'...
Applying external generics to 'ROM_PRG_03'...
Delivering associated files for 'ROM_PRG_03'...
Delivering EJava files for 'ROM_PRG_03'...
Generating implementation netlist for 'ROM_PRG_03'...
INFO:sim - Pre-processing HDL files for 'ROM_PRG_03'...
Running synthesis for 'ROM_PRG_03'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_PRG_03'...
Writing Verilog behavioral simulation model for 'ROM_PRG_03'...
WARNING:sim - Overwriting existing file
   /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03/doc/blk_mem_gen_v
   7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'ROM_PRG_03'...
Generating ISE project...
XCO file found: ROM_PRG_03.xco
XMDF file found: ROM_PRG_03_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.ngc -view all
-origin_type created
Checking file "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.ngc"
for project device match ...
File "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.ngc" device
information matches project device.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/ROM_PRG_03.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_PRG_03"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'multiplier'...
Delivering associated files for 'multiplier'...
Generating implementation netlist for 'multiplier'...
INFO:sim - Pre-processing HDL files for 'multiplier'...
Running synthesis for 'multiplier'
Running ngcbuild...
Writing VEO instantiation template for 'multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'multiplier'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'multiplier'...
Generating ISE project...
XCO file found: multiplier.xco
XMDF file found: multiplier_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.ngc -view all
-origin_type created
Checking file "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.ngc"
for project device match ...
File "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.ngc" device
information matches project device.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/multiplier.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/multiplier"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'CHR_RAM'...
Applying external generics to 'CHR_RAM'...
Delivering associated files for 'CHR_RAM'...
Delivering EJava files for 'CHR_RAM'...
Generating implementation netlist for 'CHR_RAM'...
INFO:sim - Pre-processing HDL files for 'CHR_RAM'...
Running synthesis for 'CHR_RAM'
Running ngcbuild...
Writing VEO instantiation template for 'CHR_RAM'...
Writing Verilog behavioral simulation model for 'CHR_RAM'...
WARNING:sim - Overwriting existing file
   /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM/doc/blk_mem_gen_v7_3
   _vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'CHR_RAM'...
Generating ISE project...
XCO file found: CHR_RAM.xco
XMDF file found: CHR_RAM_xmdf.tcl
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.asy -view all
-origin_type imported
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.ngc -view all
-origin_type created
Checking file "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.ngc" for
project device match ...
File "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.ngc" device
information matches project device.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/VM_share/Nexys3_NES/ipcore_dir/tmp/_cg/CHR_RAM.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/CHR_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
