C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\synwork\top_comp.srs  -top  top  -hdllog  C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\synlog\top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\  -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v  -encrypt  -pro  -dmgen  C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\clk_div.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_OUTPUT_SEND\FIFO_OUTPUT_SEND.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\spi_master.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\SPI_Master_With_Single_CS.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\fifo_256x8_igloo.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v -lib work C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\top.v 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\top_comp.srs -top top -hdllog ..\synlog\top_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -divnmod -I ..\ -I ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\clk_div.v -lib work ..\..\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v -lib work ..\..\smartgen\FIFO_OUTPUT_SEND\FIFO_OUTPUT_SEND.v -lib work ..\..\hdl\spi_master.v -lib work ..\..\hdl\SPI_Master_With_Single_CS.v -lib work ..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\fifo_256x8_igloo.v -lib work ..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\UART_CORE\UART_CORE.v -lib work ..\..\hdl\mem_command.v -lib work ..\..\hdl\top.v
rc:0 success:1 runtime:2
file:..\synwork\top_comp.srs|io:o|time:1678829157|size:62788|exec:0|csum:
file:..\synlog\top_compiler.srr|io:o|time:1678829157|size:95273|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\igloo.v|io:i|time:1509013088|size:50704|exec:0|csum:30991078F83C3293651DECB436D35B5C
file:..\..\hdl\clk_div.v|io:i|time:1677253909|size:456|exec:0|csum:7D88321CD6CBB420B19720710779A65E
file:..\..\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v|io:i|time:1678366256|size:54292|exec:0|csum:A2B2A7B4197E8D7725D0315837D1569F
file:..\..\smartgen\FIFO_OUTPUT_SEND\FIFO_OUTPUT_SEND.v|io:i|time:1678367206|size:31070|exec:0|csum:C2B7145C5D2D61338CBF58095FD4E18F
file:..\..\hdl\spi_master.v|io:i|time:1677951166|size:7713|exec:0|csum:C1157DA3D930773C1DE69E9503DC2D25
file:..\..\hdl\SPI_Master_With_Single_CS.v|io:i|time:1678059331|size:6102|exec:0|csum:F858372068E54FDE8748BC791A3CCD03
file:..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Clock_gen.v|io:i|time:1678476920|size:13246|exec:0|csum:097805E038C9D4850A8211F8A80B4110
file:..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v|io:i|time:1678476920|size:21155|exec:0|csum:F5E3DA42FE67CC615F3E517BA712B99D
file:..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v|io:i|time:1678476920|size:8860|exec:0|csum:A9338F66C7EA41414BB3781860904385
file:..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\fifo_256x8_igloo.v|io:i|time:1678476920|size:3361|exec:0|csum:B6A4914674174161E29C081B8594358B
file:..\..\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v|io:i|time:1678476920|size:14272|exec:0|csum:CC1ACC3E6BBB395F8543844A837A391D
file:..\..\component\work\UART_CORE\UART_CORE.v|io:i|time:1678793517|size:4759|exec:0|csum:6F7D57499C2001278ED03387B9FDEB4D
file:..\..\hdl\mem_command.v|io:i|time:1678828376|size:16099|exec:0|csum:4BE5EFB577B037A39288AF67E0F78B52
file:..\..\hdl\top.v|io:i|time:1678829147|size:6600|exec:0|csum:E908AFD9432522D92767670FA72E60A0
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1509015316|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1509015524|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
