{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568839105136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568839105138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 20:36:54 2019 " "Processing started: Wed Sep 18 20:36:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568839105138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568839105138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18 -c nios2_ht18 " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18 -c nios2_ht18" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568839105139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1568839107635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18-Structure " "Found design unit 1: nios2_ht18-Structure" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839108965 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18 " "Found entity 1: nios2_ht18" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839108965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839108965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu-rtl " "Found design unit 1: nios2_ht18_wang_fu-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109023 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu " "Found entity 1: nios2_ht18_wang_fu" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109025 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109032 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109037 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109049 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_width_adapter-rtl " "Found design unit 1: nios2_ht18_wang_fu_width_adapter-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109051 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_width_adapter " "Found entity 1: nios2_ht18_wang_fu_width_adapter" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_width_adapter_001-rtl " "Found design unit 1: nios2_ht18_wang_fu_width_adapter_001-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109053 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_width_adapter_001 " "Found entity 1: nios2_ht18_wang_fu_width_adapter_001" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109058 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109061 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_onchip_memory2_0_s1_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109064 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_onchip_memory2_0_s1_translator " "Found entity 1: nios2_ht18_wang_fu_onchip_memory2_0_s1_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109066 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sram_avalon_sram_slave_translator " "Found entity 1: nios2_ht18_wang_fu_sram_avalon_sram_slave_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109072 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator " "Found entity 1: nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_sdram_s1_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_sdram_s1_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109080 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sdram_s1_translator " "Found entity 1: nios2_ht18_wang_fu_sdram_s1_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109084 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator " "Found entity 1: nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109089 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_p_counter_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_p_counter_control_slave_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109098 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_p_counter_control_slave_translator " "Found entity 1: nios2_ht18_wang_fu_p_counter_control_slave_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_timer_0_s1_translator-rtl " "Found design unit 1: nios2_ht18_wang_fu_timer_0_s1_translator-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109114 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_timer_0_s1_translator " "Found entity 1: nios2_ht18_wang_fu_timer_0_s1_translator" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_rst_controller-rtl " "Found design unit 1: nios2_ht18_wang_fu_rst_controller-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109122 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rst_controller " "Found entity 1: nios2_ht18_wang_fu_rst_controller" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_rst_controller_001-rtl " "Found design unit 1: nios2_ht18_wang_fu_rst_controller_001-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109124 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rst_controller_001 " "Found entity 1: nios2_ht18_wang_fu_rst_controller_001" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_wang_fu_rst_controller_002-rtl " "Found design unit 1: nios2_ht18_wang_fu_rst_controller_002-rtl" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109127 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rst_controller_002 " "Found entity 1: nios2_ht18_wang_fu_rst_controller_002" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_irq_mapper " "Found entity 1: nios2_ht18_wang_fu_irq_mapper" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_irq_mapper.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rsp_xbar_mux_001 " "Found entity 1: nios2_ht18_wang_fu_rsp_xbar_mux_001" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rsp_xbar_mux " "Found entity 1: nios2_ht18_wang_fu_rsp_xbar_mux" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rsp_xbar_demux_005 " "Found entity 1: nios2_ht18_wang_fu_rsp_xbar_demux_005" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux_005.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_rsp_xbar_demux " "Found entity 1: nios2_ht18_wang_fu_rsp_xbar_demux" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_cmd_xbar_mux " "Found entity 1: nios2_ht18_wang_fu_cmd_xbar_mux" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_cmd_xbar_demux_001 " "Found entity 1: nios2_ht18_wang_fu_cmd_xbar_demux_001" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_cmd_xbar_demux " "Found entity 1: nios2_ht18_wang_fu_cmd_xbar_demux" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_wang_fu_id_router_005.sv(48) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_wang_fu_id_router_005.sv(49) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_id_router_005_default_decode " "Found entity 1: nios2_ht18_wang_fu_id_router_005_default_decode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109243 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_id_router_005 " "Found entity 2: nios2_ht18_wang_fu_id_router_005" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_wang_fu_id_router_002.sv(48) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_wang_fu_id_router_002.sv(49) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_id_router_002_default_decode " "Found entity 1: nios2_ht18_wang_fu_id_router_002_default_decode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109248 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_id_router_002 " "Found entity 2: nios2_ht18_wang_fu_id_router_002" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_wang_fu_id_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_wang_fu_id_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_id_router_default_decode " "Found entity 1: nios2_ht18_wang_fu_id_router_default_decode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109251 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_id_router " "Found entity 2: nios2_ht18_wang_fu_id_router" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_wang_fu_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_wang_fu_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_addr_router_001_default_decode " "Found entity 1: nios2_ht18_wang_fu_addr_router_001_default_decode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109254 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_addr_router_001 " "Found entity 2: nios2_ht18_wang_fu_addr_router_001" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_wang_fu_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_wang_fu_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_wang_fu_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568839109255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_addr_router_default_decode " "Found entity 1: nios2_ht18_wang_fu_addr_router_default_decode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109256 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_addr_router " "Found entity 2: nios2_ht18_wang_fu_addr_router" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_up_clocks_0 " "Found entity 1: nios2_ht18_wang_fu_up_clocks_0" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sram " "Found entity 1: nios2_ht18_wang_fu_sram" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sram.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_ht18_wang_fu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_ht18_wang_fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_ht18_wang_fu " "Found entity 1: nios2_ht18_wang_fu_ht18_wang_fu" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_ht18_wang_fu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_p_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_p_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_p_counter " "Found entity 1: nios2_ht18_wang_fu_p_counter" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_p_counter.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_p_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_timer_1 " "Found entity 1: nios2_ht18_wang_fu_timer_1" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_timer_0 " "Found entity 1: nios2_ht18_wang_fu_timer_0" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_sdram_input_efifo_module " "Found entity 1: nios2_ht18_wang_fu_sdram_input_efifo_module" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109335 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_sdram " "Found entity 2: nios2_ht18_wang_fu_sdram" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_ht18_wang_fu_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_jtag_uart_0_scfifo_w " "Found entity 2: nios2_ht18_wang_fu_jtag_uart_0_scfifo_w" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_wang_fu_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_ht18_wang_fu_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_wang_fu_jtag_uart_0_scfifo_r " "Found entity 4: nios2_ht18_wang_fu_jtag_uart_0_scfifo_r" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_wang_fu_jtag_uart_0 " "Found entity 5: nios2_ht18_wang_fu_jtag_uart_0" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_hex_high28.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_hex_high28.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_hex_high28 " "Found entity 1: nios2_ht18_wang_fu_de2_pio_hex_high28" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_hex_high28.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_hex_high28.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_greenled9.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_greenled9.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_greenled9 " "Found entity 1: nios2_ht18_wang_fu_de2_pio_greenled9" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_greenled9.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_greenled9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_redled18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_redled18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_redled18 " "Found entity 1: nios2_ht18_wang_fu_de2_pio_redled18" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_redled18.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_redled18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_key4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_key4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_key4 " "Found entity 1: nios2_ht18_wang_fu_de2_pio_key4" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_key4.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_key4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_toggles18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_toggles18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_de2_pio_toggles18 " "Found entity 1: nios2_ht18_wang_fu_de2_pio_toggles18" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_toggles18.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_de2_pio_toggles18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_onchip_memory2_0 " "Found entity 1: nios2_ht18_wang_fu_onchip_memory2_0" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module " "Found entity 2: nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug " "Found entity 3: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module " "Found entity 4: nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem " "Found entity 5: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg " "Found entity 6: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break " "Found entity 7: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk " "Found entity 8: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk " "Found entity 9: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace " "Found entity 10: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode " "Found entity 11: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace " "Found entity 12: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count " "Found entity 13: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc " "Found entity 14: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc " "Found entity 15: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo " "Found entity 16: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib " "Found entity 17: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im " "Found entity 18: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_performance_monitors " "Found entity 19: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_performance_monitors" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci " "Found entity 20: nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_ht18_wang_fu_nios2_ht18_wang_fu " "Found entity 21: nios2_ht18_wang_fu_nios2_ht18_wang_fu" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk " "Found entity 1: nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839109456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839109456 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_sdram.v(316) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_sdram.v(326) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_sdram.v(336) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_sdram.v(680) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109590 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1567) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1567): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1569) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1569): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1725) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(1725): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(2553) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu.v(2553): conditional expression evaluates to a constant" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568839109607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_ht18 " "Elaborating entity \"nios2_ht18\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1568839109881 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON nios2_ht18_wang_fu.vhd(29) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu.vhd(29): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839109886 "|nios2_ht18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON nios2_ht18_wang_fu.vhd(30) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu.vhd(30): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839109886 "|nios2_ht18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN nios2_ht18_wang_fu.vhd(31) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu.vhd(31): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839109886 "|nios2_ht18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS nios2_ht18_wang_fu.vhd(32) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu.vhd(32): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839109886 "|nios2_ht18"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW nios2_ht18_wang_fu.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu.vhd(33): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839109886 "|nios2_ht18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu nios2_ht18_wang_fu:NiosII " "Elaborating entity \"nios2_ht18_wang_fu\" for hierarchy \"nios2_ht18_wang_fu:NiosII\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "NiosII" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839109949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839111420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_test_bench" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839111652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839111700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_altsyncram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839112298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_wang_fu_nios2_ht18_wang_fu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112299 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839112299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hci1 " "Found entity 1: altsyncram_hci1" {  } { { "db/altsyncram_hci1.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_hci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839112451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839112451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hci1 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hci1:auto_generated " "Elaborating entity \"altsyncram_hci1\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hci1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_altsyncram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_wang_fu_nios2_ht18_wang_fu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112730 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839112730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ici1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ici1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ici1 " "Found entity 1: altsyncram_ici1" {  } { { "db/altsyncram_ici1.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_ici1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839112834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839112834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ici1 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ici1:auto_generated " "Elaborating entity \"altsyncram_ici1\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ici1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839112971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_altera_std_synchronizer" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839113063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113064 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839113064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_altsyncram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113248 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839113248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lp91 " "Found entity 1: altsyncram_lp91" {  } { { "db/altsyncram_lp91.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_lp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839113397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839113397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lp91 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lp91:auto_generated " "Elaborating entity \"altsyncram_lp91\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_ocimem\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram_module:nios2_ht18_wang_fu_nios2_ht18_wang_fu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_lp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_avalon_reg" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_break" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_xbrk" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dbrk" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_itrace" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_dtrace\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_td_mode:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc:nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_fifo\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113925 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench " "Entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench\" contains only dangling pins" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_oci_test_bench" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1568839113929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_pib" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci_im" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839113987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_tck" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_sysclk" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839114174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114175 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839114175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu:nios2_ht18_wang_fu\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_nios2_oci\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper:the_nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_onchip_memory2_0 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2_ht18_wang_fu_onchip_memory2_0\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "onchip_memory2_0" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" "the_altsyncram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839114336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_wang_fu_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2_ht18_wang_fu_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114342 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839114342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ud1 " "Found entity 1: altsyncram_0ud1" {  } { { "db/altsyncram_0ud1.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_0ud1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839114528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839114528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ud1 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated " "Elaborating entity \"altsyncram_0ud1\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839114531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_0ud1.tdf" "decode3" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_0ud1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0ud1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_0ud1.tdf" "mux2" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_0ud1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_toggles18 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_toggles18:de2_pio_toggles18 " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_toggles18\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_toggles18:de2_pio_toggles18\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_toggles18" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_key4 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_key4:de2_pio_key4 " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_key4\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_key4:de2_pio_key4\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_key4" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_redled18 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_redled18:de2_pio_redled18 " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_redled18\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_redled18:de2_pio_redled18\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_redled18" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_greenled9 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_greenled9:de2_pio_greenled9 " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_greenled9\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_greenled9:de2_pio_greenled9\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_greenled9" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_hex_high28 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_high28:de2_pio_hex_high28 " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_hex_high28\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_high28:de2_pio_hex_high28\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_hex_high28" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_jtag_uart_0 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_ht18_wang_fu_jtag_uart_0\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "jtag_uart_0" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_jtag_uart_0_scfifo_w nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "wfifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115681 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839115681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839115961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839115961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839115965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839116085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839116085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839116245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839116245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568839116383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568839116383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_w:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/student/Desktop/il2206-lab-master/hardware/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_jtag_uart_0_scfifo_r nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_r:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_ht18_wang_fu_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|nios2_ht18_wang_fu_jtag_uart_0_scfifo_r:the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_r\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "the_nios2_ht18_wang_fu_jtag_uart_0_scfifo_r" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839116627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_wang_fu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116627 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839116627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sdram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram:sdram " "Elaborating entity \"nios2_ht18_wang_fu_sdram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram:sdram\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sdram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sdram_input_efifo_module nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram:sdram\|nios2_ht18_wang_fu_sdram_input_efifo_module:the_nios2_ht18_wang_fu_sdram_input_efifo_module " "Elaborating entity \"nios2_ht18_wang_fu_sdram_input_efifo_module\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram:sdram\|nios2_ht18_wang_fu_sdram_input_efifo_module:the_nios2_ht18_wang_fu_sdram_input_efifo_module\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "the_nios2_ht18_wang_fu_sdram_input_efifo_module" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_timer_0 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0:timer_0 " "Elaborating entity \"nios2_ht18_wang_fu_timer_0\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0:timer_0\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "timer_0" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_timer_1 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_1:timer_1 " "Elaborating entity \"nios2_ht18_wang_fu_timer_1\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_1:timer_1\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "timer_1" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839116953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_p_counter nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter:p_counter " "Elaborating entity \"nios2_ht18_wang_fu_p_counter\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter:p_counter\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "p_counter" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_ht18_wang_fu nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu:ht18_wang_fu " "Elaborating entity \"nios2_ht18_wang_fu_ht18_wang_fu\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu:ht18_wang_fu\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "ht18_wang_fu" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram:sram " "Elaborating entity \"nios2_ht18_wang_fu_sram\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram:sram\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sram" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_up_clocks_0 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0 " "Elaborating entity \"nios2_ht18_wang_fu_up_clocks_0\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "up_clocks_0" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK nios2_ht18_wang_fu_up_clocks_0.v(97) " "Verilog HDL or VHDL warning at nios2_ht18_wang_fu_up_clocks_0.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568839117425 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839117760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117761 ""}  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1568839117761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_instruction_master_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117779 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117784 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117784 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117785 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117787 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117789 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_wang_fu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator:nios2_ht18_wang_fu_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_wang_fu_instruction_master_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" "nios2_ht18_wang_fu_instruction_master_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_data_master_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117908 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117914 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117916 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117916 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117916 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839117916 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator\|altera_merlin_master_translator:nios2_ht18_wang_fu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator:nios2_ht18_wang_fu_data_master_translator\|altera_merlin_master_translator:nios2_ht18_wang_fu_data_master_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" "nios2_ht18_wang_fu_data_master_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839117965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118049 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118056 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118057 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118059 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118060 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118060 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118060 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118061 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118061 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118061 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118061 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118062 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_wang_fu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator:nios2_ht18_wang_fu_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_wang_fu_jtag_debug_module_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_onchip_memory2_0_s1_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios2_ht18_wang_fu_onchip_memory2_0_s1_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "onchip_memory2_0_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118213 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118217 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118217 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118218 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118218 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118219 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118219 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118219 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118220 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118220 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118221 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118221 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118334 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118345 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118350 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118352 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118353 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118353 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118353 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118359 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118359 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118360 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118360 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118361 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118362 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator " "Elaborating entity \"nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "ht18_wang_fu_control_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118460 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118461 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118461 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118461 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118461 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118461 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118462 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118462 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118462 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118462 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118463 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118463 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118463 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118464 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118465 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118465 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator\|altera_merlin_slave_translator:ht18_wang_fu_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator:ht18_wang_fu_control_slave_translator\|altera_merlin_slave_translator:ht18_wang_fu_control_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" "ht18_wang_fu_control_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_ht18_wang_fu_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sdram_s1_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios2_ht18_wang_fu_sdram_s1_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sdram_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118628 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118635 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118635 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118635 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118635 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118637 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118637 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118637 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118637 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118642 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118644 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118647 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator " "Elaborating entity \"nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "de2_pio_hex_low28_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 3849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118736 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118747 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118754 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118754 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118755 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118756 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118756 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118756 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118757 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118757 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118757 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118758 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118758 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118759 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator\|altera_merlin_slave_translator:de2_pio_hex_low28_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator:de2_pio_hex_low28_s1_translator\|altera_merlin_slave_translator:de2_pio_hex_low28_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" "de2_pio_hex_low28_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_de2_pio_hex_low28_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839118980 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118982 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118983 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118983 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118983 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118983 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118983 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118984 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118984 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118984 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118984 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118984 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839118985 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_p_counter_control_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"nios2_ht18_wang_fu_p_counter_control_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "p_counter_control_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119063 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119066 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119066 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119066 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119067 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119067 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119076 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119076 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119076 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119077 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119078 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119080 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119082 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" "p_counter_control_slave_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_p_counter_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_timer_0_s1_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios2_ht18_wang_fu_timer_0_s1_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "timer_0_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119185 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_wang_fu_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119198 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_wang_fu_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119198 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_wang_fu_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119199 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_wang_fu_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119199 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_wang_fu_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119199 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_wang_fu_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119199 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_wang_fu_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119200 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_wang_fu_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119200 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_wang_fu_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119200 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_wang_fu_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119200 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_wang_fu_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119201 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_wang_fu_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119201 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_wang_fu_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119201 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_ht18_wang_fu:NiosII\|altera_merlin_master_agent:nios2_ht18_wang_fu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|altera_merlin_master_agent:nios2_ht18_wang_fu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_ht18_wang_fu:NiosII\|altera_merlin_master_agent:nios2_ht18_wang_fu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|altera_merlin_master_agent:nios2_ht18_wang_fu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119482 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119492 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119760 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119764 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119769 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119773 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119774 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119774 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839119774 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839119820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 4945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120026 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120031 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120218 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120225 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120228 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120229 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120230 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120232 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120232 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 5071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120431 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120431 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120432 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120433 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120434 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120434 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120434 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120435 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 5323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120576 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120579 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120579 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120579 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120580 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120581 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120581 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 5366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120833 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120834 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120834 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120835 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120835 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120835 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120835 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839120835 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839120858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_addr_router nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router:addr_router " "Elaborating entity \"nios2_ht18_wang_fu_addr_router\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router:addr_router\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "addr_router" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_addr_router_default_decode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router:addr_router\|nios2_ht18_wang_fu_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_wang_fu_addr_router_default_decode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router:addr_router\|nios2_ht18_wang_fu_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" "the_default_decode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_addr_router_001 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_ht18_wang_fu_addr_router_001\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router_001:addr_router_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "addr_router_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_addr_router_001_default_decode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router_001:addr_router_001\|nios2_ht18_wang_fu_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_wang_fu_addr_router_001_default_decode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_addr_router_001:addr_router_001\|nios2_ht18_wang_fu_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" "the_default_decode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router:id_router " "Elaborating entity \"nios2_ht18_wang_fu_id_router\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router:id_router\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "id_router" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router_default_decode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router:id_router\|nios2_ht18_wang_fu_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_wang_fu_id_router_default_decode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router:id_router\|nios2_ht18_wang_fu_id_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" "the_default_decode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router_002 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_002:id_router_002 " "Elaborating entity \"nios2_ht18_wang_fu_id_router_002\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_002:id_router_002\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "id_router_002" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router_002_default_decode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_002:id_router_002\|nios2_ht18_wang_fu_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_wang_fu_id_router_002_default_decode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_002:id_router_002\|nios2_ht18_wang_fu_id_router_002_default_decode:the_default_decode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" "the_default_decode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router_005 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_005:id_router_005 " "Elaborating entity \"nios2_ht18_wang_fu_id_router_005\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_005:id_router_005\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "id_router_005" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_id_router_005_default_decode nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_005:id_router_005\|nios2_ht18_wang_fu_id_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_wang_fu_id_router_005_default_decode\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_id_router_005:id_router_005\|nios2_ht18_wang_fu_id_router_005_default_decode:the_default_decode\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" "the_default_decode" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_ht18_wang_fu:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "burst_adapter" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 6958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_ht18_wang_fu:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rst_controller nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller " "Elaborating entity \"nios2_ht18_wang_fu_rst_controller\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rst_controller" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121884 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_ht18_wang_fu_rst_controller.vhd(35) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839121887 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" "rst_controller" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rst_controller_001 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_ht18_wang_fu_rst_controller_001\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_001:rst_controller_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rst_controller_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" "rst_controller_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839121966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rst_controller_002 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_002:rst_controller_002 " "Elaborating entity \"nios2_ht18_wang_fu_rst_controller_002\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_002:rst_controller_002\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rst_controller_002" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122006 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_ht18_wang_fu_rst_controller_002.vhd(35) " "VHDL Signal Declaration warning at nios2_ht18_wang_fu_rst_controller_002.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1568839122008 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" "rst_controller_002" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_rst_controller_002.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_cmd_xbar_demux nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_ht18_wang_fu_cmd_xbar_demux\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "cmd_xbar_demux" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_cmd_xbar_demux_001 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_ht18_wang_fu_cmd_xbar_demux_001\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "cmd_xbar_demux_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_cmd_xbar_mux nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_ht18_wang_fu_cmd_xbar_mux\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "cmd_xbar_mux" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv" "arb" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rsp_xbar_demux nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_ht18_wang_fu_rsp_xbar_demux\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rsp_xbar_demux" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rsp_xbar_demux_005 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"nios2_ht18_wang_fu_rsp_xbar_demux_005\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rsp_xbar_demux_005" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rsp_xbar_mux nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_ht18_wang_fu_rsp_xbar_mux\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rsp_xbar_mux" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv" "arb" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_rsp_xbar_mux_001 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_ht18_wang_fu_rsp_xbar_mux_001\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "rsp_xbar_mux_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv" "arb" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_rsp_xbar_mux_001.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839122994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_width_adapter nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter:width_adapter " "Elaborating entity \"nios2_ht18_wang_fu_width_adapter\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter:width_adapter\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "width_adapter" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839123016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" "width_adapter" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839123067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_width_adapter_001 nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios2_ht18_wang_fu_width_adapter_001\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "width_adapter_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 7913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839123212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" "width_adapter_001" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839123233 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1568839123254 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568839123255 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1568839123256 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1568839123302 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_wang_fu_irq_mapper nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_irq_mapper:irq_mapper " "Elaborating entity \"nios2_ht18_wang_fu_irq_mapper\" for hierarchy \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_irq_mapper:irq_mapper\"" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" "irq_mapper" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu.vhd" 8093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1568839123455 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126363 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126363 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126364 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126364 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126364 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126364 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126397 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126402 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126403 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126403 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126403 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126403 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126443 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126443 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126443 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126444 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126444 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126444 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126464 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126464 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126464 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126464 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126465 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126465 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126513 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126513 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126514 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126514 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126514 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126514 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126550 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126557 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126559 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126560 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126561 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126561 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126607 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126608 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126609 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126609 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126610 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126610 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126662 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126663 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126663 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126663 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126720 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126721 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126721 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126761 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126762 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126764 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126765 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126766 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126767 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126870 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126871 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126871 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126872 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126984 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126984 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126985 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126985 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126985 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/nios2_ht18_wang_fu_nios2_ht18_wang_fu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1568839126986 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_up_clocks_0.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1568839127243 "|nios2_ht18|nios2_ht18_wang_fu:NiosII|nios2_ht18_wang_fu_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios2_ht18_wang_fu:NiosII\|nios2_ht18_wang_fu_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1568839133686 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1568839133686 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1568839143134 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1568839143575 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1568839143575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 440 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 354 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3167 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 4133 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 348 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_sdram.v" 304 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 3740 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_jtag_uart_0.v" 393 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_nios2_ht18_wang_fu.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_0.v" 166 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" 166 -1 0 } } { "nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/synthesis/submodules/nios2_ht18_wang_fu_timer_1.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1568839143941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1568839143942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839148652 "|nios2_ht18|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1568839148652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "722 " "722 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1568839153617 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1568839154141 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1568839154142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1568839154403 "|nios2_ht18|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1568839154403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Desktop/il2206-lab-master/hardware/output_files/nios2_ht18.map.smsg " "Generated suppressed messages file /home/student/Desktop/il2206-lab-master/hardware/output_files/nios2_ht18.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1568839155691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1568839158078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839158078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" "" { Text "/home/student/Desktop/il2206-lab-master/hardware/nios2_ht18_wang_fu/nios2_ht18_wang_fu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1568839160369 "|nios2_ht18|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1568839160369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5813 " "Implemented 5813 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1568839160372 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1568839160372 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1568839160372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5435 " "Implemented 5435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1568839160372 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1568839160372 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1568839160372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1568839160372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568839160574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 20:39:20 2019 " "Processing ended: Wed Sep 18 20:39:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568839160574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568839160574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568839160574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568839160574 ""}
