# UART-Controller-RTL-Design-using-Verilog-HDL
RTL implementation of a UART (Universal Asynchronous Receiver Transmitter) using Verilog HDL. Includes baud rate generator, transmitter, receiver, and testbench. Verified using Synopsys VCS and DVE.
