0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/cpld_model.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/BankLib.h,1572434373,verilog,,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1572434373,verilog,,,,,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/TimingData.h,1572434373,verilog,,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/UserData.h,1572434373,verilog,,,,,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/data.h,1572434373,verilog,,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/include/def.h,1572434373,verilog,,,,,,,,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/sram_model.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv,1572575226,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/28F640P30.v,,glbl;pll_example;pll_example_pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/SEG7_LUT.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/async.v,,SEG7_LUT,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/async.v,1572434373,verilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/thinpad_top.sv,1572575129,systemVerilog,,C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sim_1/new/tb.sv,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/Administrator/Desktop/cod19grp16/thinpad_top.srcs/sources_1/new/vga.v,1572434373,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
