Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 11:30:13 2023
| Host         : Andrei-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env2_control_sets_placed.rpt
| Design       : test_env2
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |             179 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|                Clock Signal                |                      Enable Signal                     |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Unitate_control/op_alu_reg[1]_i_1_n_0     |                                                        |                                                   |                1 |              2 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/eqOp                     |                                                   |                1 |              2 |
|  Unitate_control/AluControl_reg[2]_i_2_n_0 |                                                        | Unitate_control/AluControl_reg[2]_i_3_n_0         |                1 |              3 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/enable                   | Generator_Monoimpuls_Sincron1/instr_if_id_reg[12] |                8 |             16 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/read_data_mem_wb_reg[14] |                                                   |                4 |             16 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/read_data_mem_wb_reg[15] |                                                   |                4 |             16 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/Outt_reg_rep[7]          | Generator_Monoimpuls_Sincron1/Outt_reg[0]         |                6 |             24 |
|  clk_IBUF_BUFG                             |                                                        |                                                   |               10 |             36 |
| ~clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/p_0_in                   |                                                   |                6 |             48 |
|  clk_IBUF_BUFG                             | Generator_Monoimpuls_Sincron1/enable                   |                                                   |               47 |            178 |
+--------------------------------------------+--------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


