

================================================================
== Vivado HLS Report for 'sample_iid'
================================================================
* Date:           Sun Aug 23 21:46:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.811|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2101|  2101|  2101|  2101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2100|  2100|         3|          -|          -|   700|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     161|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      38|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      38|     227|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |fold1_i_cast_fu_196_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_i_cast_fu_236_p2         |     +    |      0|  0|  10|           2|           2|
    |i_3_fu_114_p2                  |     +    |      0|  0|  17|          10|           1|
    |r_1_fu_206_p2                  |     +    |      0|  0|  13|           4|           4|
    |r_2_fu_246_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_fu_162_p2                    |     +    |      0|  0|  15|           5|           5|
    |sum_fu_124_p2                  |     +    |      0|  0|  18|          11|          11|
    |t_fu_257_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp_5_fu_156_p2                |     +    |      0|  0|  13|           4|           4|
    |tmp_314_i_fu_278_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_316_i_fu_301_p2            |    and   |      0|  0|   3|           3|           3|
    |exitcond_fu_108_p2             |   icmp   |      0|  0|  13|          10|          10|
    |c_cast_fu_270_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_315_i_cast_cast_fu_293_p3  |  select  |      0|  0|   2|           1|           2|
    |not_tmp_37_i_fu_287_p2         |    xor   |      0|  0|   2|           1|           2|
    |tmp_317_i_fu_311_p2            |    xor   |      0|  0|  16|          16|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 161|          79|          73|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  27|          5|    1|          5|
    |i_reg_92           |   9|          2|   10|         20|
    |r_coeffs_address0  |  15|          3|   10|         30|
    |r_coeffs_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         13|   37|        103|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |i_3_reg_326    |  10|   0|   10|          0|
    |i_reg_92       |  10|   0|   10|          0|
    |r_2_reg_336    |   3|   0|    3|          0|
    |tmp_6_reg_318  |  11|   0|   11|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  38|   0|   38|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_done                | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      sample_iid     | return value |
|r_coeffs_address0      | out |   10|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_ce0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_we0           | out |    1|  ap_memory |       r_coeffs      |     array    |
|r_coeffs_d0            | out |   16|  ap_memory |       r_coeffs      |     array    |
|uniformbytes_address0  | out |   11|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_ce0       | out |    1|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_q0        |  in |    8|  ap_memory |     uniformbytes    |     array    |
|uniformbytes_offset    |  in |   12|   ap_none  | uniformbytes_offset |    scalar    |
+-----------------------+-----+-----+------------+---------------------+--------------+

