<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/GND</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tcnt[4]</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tcnt[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/VCC</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu[3]</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu_0[3]</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/trig_u/rd_dout_tu_0[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/GND</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Test_reveal_coretop_instance/test_la0_inst_0/VCC</Dynamic>
            <Navigation>Test_reveal_coretop_instance/test_la0_inst_0/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/tdoa</Dynamic>
            <Navigation>mg5ahub/tdoa</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/cdn</Dynamic>
            <Navigation>mg5ahub/cdn</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/ip_enable_15</Dynamic>
            <Navigation>mg5ahub/ip_enable_15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/genblk0_genblk5_un1_jtage_u_1</Dynamic>
            <Navigation>mg5ahub/genblk0_genblk5_un1_jtage_u_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/genblk0_genblk5_un1_jtage_u</Dynamic>
            <Navigation>mg5ahub/genblk0_genblk5_un1_jtage_u</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>12</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2120344</ID>
            <Severity>Info</Severity>
            <Dynamic>3</Dynamic>
        </Message>
        <Message>
            <ID>2120346</ID>
            <Severity>Info</Severity>
            <Dynamic>3</Dynamic>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(3,8-3,12) (VERI-1018) compiling module 'Test'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Structures/Structures.v(1,1-21,11) (VERI-9000) elaborating module 'Structures'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Structures/Structures.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_test_test_v'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_writecontroller_writecontroller_v'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_readcontroller_readcontroller_v'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_registers_registers_v'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v(1,1-1,1) (VERI-9000) elaborating module '$unit_c__users_charles_desktop_fpga_practicals_05___registers_uart_packets_uart_packets_v'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v(3,1-73,10) (VERI-9000) elaborating module 'Test'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Test/Test.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v(3,1-60,10) (VERI-9000) elaborating module 'WriteController_uniq_1'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/WriteController/WriteController.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v(3,1-100,10) (VERI-9000) elaborating module 'ReadController_uniq_1'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/ReadController/ReadController.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v(9,1-48,10) (VERI-9000) elaborating module 'Registers_uniq_1'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/Registers/Registers.v</Navigation>
            <Navigation>9</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v(4,1-208,10) (VERI-9000) elaborating module 'UART_Packets_uniq_1'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART_PACKETS/UART_packets.v</Navigation>
            <Navigation>4</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART/UART.v(19,1-128,10) (VERI-9000) elaborating module 'UART_uniq_1'</Dynamic>
            <Navigation>C:/Users/charles/Desktop/fpga/Practicals/05 - Registers/UART/UART.v</Navigation>
            <Navigation>19</Navigation>
        </Message>
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1098:4:1098:9|Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:36:29:36:39|Removing wire trigger_out, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>29</Navigation>
            <Navigation>36</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire trigger_out, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:4:21:4:30|Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>4</Navigation>
            <Navigation>21</Navigation>
            <Navigation>4</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1072</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1055:26:1055:35|Input port bits 10 to 9 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1055</Navigation>
            <Navigation>26</Navigation>
            <Navigation>1055</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Input port bits 10 to 9 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1329:4:1329:9|Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1329:4:1329:9|Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1329:4:1329:9|Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1329:4:1329:9|Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:1009:17:1009:24|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>1009</Navigation>
            <Navigation>17</Navigation>
            <Navigation>1009</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:901:22:901:31|Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>901</Navigation>
            <Navigation>22</Navigation>
            <Navigation>901</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:837:4:837:9|Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v&quot;:828:22:828:31|Input port bits 26 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v</Navigation>
            <Navigation>828</Navigation>
            <Navigation>22</Navigation>
            <Navigation>828</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input port bits 26 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Source_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance readController.opTxStream.Destination_cl[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>0</Navigation>
            <Navigation>98</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v&quot;:176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v</Navigation>
            <Navigation>176</Navigation>
            <Navigation>0</Navigation>
            <Navigation>176</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>103</Navigation>
            <Navigation>0</Navigation>
            <Navigation>103</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>117</Navigation>
            <Navigation>0</Navigation>
            <Navigation>117</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>131</Navigation>
            <Navigation>0</Navigation>
            <Navigation>131</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>0</Navigation>
            <Navigation>151</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>188</Navigation>
            <Navigation>0</Navigation>
            <Navigation>188</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v&quot;:221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>0</Navigation>
            <Navigation>221</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_15[0] because it is equivalent to instance writeController.opAddress_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_15[0] because it is equivalent to instance writeController.opAddress_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_14[0] because it is equivalent to instance writeController.opAddress_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_14[0] because it is equivalent to instance writeController.opAddress_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_13[0] because it is equivalent to instance writeController.opAddress_cl_11[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_13[0] because it is equivalent to instance writeController.opAddress_cl_11[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_12[0] because it is equivalent to instance writeController.opAddress_cl_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_12[0] because it is equivalent to instance writeController.opAddress_cl_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_11[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_11[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_10[0] because it is equivalent to instance writeController.opAddress_cl_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_10[0] because it is equivalent to instance writeController.opAddress_cl_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_55[0] because it is equivalent to instance writeController.un1_opWrData_cl_54[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_55[0] because it is equivalent to instance writeController.un1_opWrData_cl_54[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_54[0] because it is equivalent to instance writeController.un1_opWrData_cl_51[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_54[0] because it is equivalent to instance writeController.un1_opWrData_cl_51[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_52[0] because it is equivalent to instance writeController.un1_opWrData_cl_50[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_52[0] because it is equivalent to instance writeController.un1_opWrData_cl_50[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_51[0] because it is equivalent to instance writeController.un1_opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_51[0] because it is equivalent to instance writeController.un1_opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_50[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_50[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_41[0] because it is equivalent to instance writeController.un1_opWrData_cl_31[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_41[0] because it is equivalent to instance writeController.un1_opWrData_cl_31[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_3[0] because it is equivalent to instance writeController.opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_3[0] because it is equivalent to instance writeController.opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opAddress_cl_8[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opAddress_cl_8[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_4[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_4[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_1[0] because it is equivalent to instance writeController.opAddress_cl_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_1[0] because it is equivalent to instance writeController.opAddress_cl_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_6[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_6[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:834:8:834:12|Removing user instance writeController.un1_opWrData_cl_31[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>834</Navigation>
            <Navigation>8</Navigation>
            <Navigation>834</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing user instance writeController.un1_opWrData_cl_31[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_61[0] because it is equivalent to instance writeController.opWrData_cl_77[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_61[0] because it is equivalent to instance writeController.opWrData_cl_77[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_65[0] because it is equivalent to instance writeController.opWrData_cl_80[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_65[0] because it is equivalent to instance writeController.opWrData_cl_80[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_77[0] because it is equivalent to instance writeController.opWrData_cl_84[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_77[0] because it is equivalent to instance writeController.opWrData_cl_84[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_80[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_80[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_84[0] because it is equivalent to instance writeController.opWrData_cl_73[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_84[0] because it is equivalent to instance writeController.opWrData_cl_73[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_7[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_7[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:845:12:845:13|Removing user instance writeController.opWrData_cl_82[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>845</Navigation>
            <Navigation>12</Navigation>
            <Navigation>845</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance writeController.opWrData_cl_82[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opAddress_cl_5[0] because it is equivalent to instance writeController.opAddress_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opAddress_cl_5[0] because it is equivalent to instance writeController.opAddress_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_50[0] because it is equivalent to instance writeController.opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_50[0] because it is equivalent to instance writeController.opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_41[0] because it is equivalent to instance writeController.opWrData_cl_39[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_41[0] because it is equivalent to instance writeController.opWrData_cl_39[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_39[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_39[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_51[0] because it is equivalent to instance writeController.opWrData_cl_48[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_51[0] because it is equivalent to instance writeController.opWrData_cl_48[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_48[0] because it is equivalent to instance writeController.opWrData_cl_40[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_48[0] because it is equivalent to instance writeController.opWrData_cl_40[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_40[0] because it is equivalent to instance writeController.opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_40[0] because it is equivalent to instance writeController.opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing sequential instance writeController.opWrData_cl_38[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance writeController.opWrData_cl_38[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_23[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_22[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_23[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_22[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_22[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_22[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_21[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_21[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_20[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_18[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_20[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_18[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_19[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_19[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_18[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_18[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_7[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_7[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_6[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_6[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_5[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_5[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_4[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_4[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_3[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_3[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_2[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_2[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_15[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_15[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_14[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_14[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_13[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_13[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_16[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1333</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_16[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_11[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1402</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing user instance uartPackets.UART_INST.opRxData_cl_11[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_1[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing sequential instance uartPackets.UART_INST.opRxData_cl_1[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[8] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[8] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[9] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[9] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[10] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[10] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[11] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[11] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[12] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[12] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[13] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[13] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[14] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[14] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[15] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[15] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[16] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[16] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[17] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[17] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[18] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[18] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[19] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[19] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[20] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[20] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[21] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[21] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[22] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[22] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[23] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[23] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[24] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[24] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[25] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[25] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[26] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[26] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[27] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[27] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[28] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[28] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[29] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[29] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[30] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[30] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1014:4:1014:9|Sequential instance registers.opRdData[31] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1014</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Sequential instance registers.opRdData[31] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Removing instance readController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance readController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Removing instance writeController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing instance writeController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:837:4:837:9|Found false-path constraint on register writeController.dataLength[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>837</Navigation>
            <Navigation>4</Navigation>
            <Navigation>837</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register writeController.dataLength[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.txBitCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register uartPackets.UART_INST.txBitCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:915:4:915:9|Found false-path constraint on register readController.dataLength[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>915</Navigation>
            <Navigation>4</Navigation>
            <Navigation>915</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register readController.dataLength[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.rxCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register uartPackets.UART_INST.rxCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.txCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>4</Navigation>
            <Navigation>1329</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register uartPackets.UART_INST.txCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v&quot;:108:15:108:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v</Navigation>
            <Navigation>108</Navigation>
            <Navigation>15</Navigation>
            <Navigation>108</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v&quot;:1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v&quot;:1161:8:1161:21|Blackbox pmi_distributed_dpram_4s_2s_2s_reg_none_binary_XP2_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v</Navigation>
            <Navigation>1161</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1161</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox pmi_distributed_dpram_4s_2s_2s_reg_none_binary_XP2_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v&quot;:2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net Test_reveal_coretop_instance.jtck[0].</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net Test_reveal_coretop_instance.jtck[0].</Navigation>
        </Message>
    </Task>
</BaliMessageLog>