{
    "Date and Time": "2025-08-28_10_35",
    "Comments": "looking into error for vector receiver mode over power. Not sure I understood what was happening...?",
    "Configuration": {
        "Frequency": [
            11,
            10.9,
            10.8,
            10.7,
            10.6,
            10.5,
            10.4,
            10.3,
            10.2,
            10.1,
            10,
            12,
            11.4,
            9.4,
            8.9,
            9.9,
            8.4,
            8
        ],
        "Sweep Type": "Gamma",
        "Set Power (dBm)": [
            6,
            16,
            26
        ],
        "Set Power Plane": "DUT output",
        "Gamma Magnitude List": [
            0,
            0.1,
            0.2,
            0.3,
            0.4,
            0.5,
            0.6
        ],
        "Gamma Phase List": [
            -175,
            -145,
            -115,
            -85,
            -55,
            -25,
            5,
            35,
            65,
            95,
            125,
            155
        ],
        "Rectangular Offset [x,y]": [
            0,
            0
        ],
        "Real Impedance List": [],
        "Imaginary Impedance List": [],
        "Gate Bias Voltages": [
            0
        ],
        "PNA": {
            "Address": "Defined in script GPIB",
            "Input port": "1",
            "Output port": "2"
        },
        "Load Tuner": {
            "Tuner SN": "3002",
            "Timeout": 1000,
            "Port": 5030,
            "Print Statements": 0,
            "Tuner Calibration File": "C:\\Users\\grgo8200\\Documents\\AFRL_Testbench\\data\\tunercal\\MT982AU06_3002.tunx"
        },
        "Files": {
            "IL Freqs": [
                8,
                8.1,
                8.2,
                8.3,
                8.4,
                8.5,
                8.6,
                8.7,
                8.8,
                8.9,
                9,
                9.1,
                9.2,
                9.3,
                9.4,
                9.5,
                9.6,
                9.7,
                9.8,
                9.9,
                10,
                10.1,
                10.2,
                10.3,
                10.4,
                10.5,
                10.6,
                10.7,
                10.8,
                10.9,
                11,
                11.1,
                11.2,
                11.3,
                11.4,
                11.5,
                11.6,
                11.7,
                11.8,
                11.9,
                12
            ],
            "Output Sparam IL (dB)": "C:/Users/grgo8200/Documents/GitHub/summer2025_loadpull_repo/data/deembedsparam/DUT2pm_output",
            "Input Sparam IL (dB)": "C:/Users/grgo8200/Documents/GitHub/summer2025_loadpull_repo/data/deembedsparam/DUT2pm_input",
            "Thru Sparam IL (dB)": "C:/Users/grgo8200/Documents/GitHub/summer2025_loadpull_repo/data/deembedsparam/DUTThru",
            "Output Coupling (dB)": "C:/Users/grgo8200/Documents/GitHub/summer2025_loadpull_repo/data/deembedatten/2025-07-28_23_39_Freq12.0to8.0/pna2dut_output",
            "Input Coupling (dB)": "C:/Users/grgo8200/Documents/GitHub/summer2025_loadpull_repo/data/deembedatten/2025-07-28_23_39_Freq12.0to8.0/pna2dut_input"
        },
        "Samplers": {
            "Bias": [
                0
            ],
            "1": {
                "DMM Address": "GPIB1::22::INSTR",
                "Filter Number": ""
            },
            "2": {
                "DMM Address": "GPIB1::28::INSTR",
                "Filter Number": ""
            }
        },
        "DC Supply": {
            "Address": "USB1::0x05E6::0x2230::9032546::0::INSTR",
            "Gate Channel": 1,
            "Drain Channel": 2,
            "Sampler Bias Channel": 3
        },
        "Comments Before": "The channels for gate and samplers are flipped so that the code didnt need to be rewritten. This is poor form for final published code but good enough for this test. Bias is actually the bias in V of the samplers rather that mA of the gate"
    }
}