{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641207432332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641207432343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 18:57:12 2022 " "Processing started: Mon Jan 03 18:57:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641207432343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207432343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207432343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641207432945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641207432946 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosII.qsys " "Elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207444430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:29 Progress: Loading Top/niosII.qsys " "2022.01.03.19:57:29 Progress: Loading Top/niosII.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207449090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:30 Progress: Reading input file " "2022.01.03.19:57:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207450036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:30 Progress: Adding clk \[clock_source 18.1\] " "2022.01.03.19:57:30 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207450138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Parameterizing module clk " "2022.01.03.19:57:31 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.01.03.19:57:31 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Parameterizing module cpu " "2022.01.03.19:57:31 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.01.03.19:57:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Parameterizing module jtag_uart " "2022.01.03.19:57:31 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Adding mem \[altera_avalon_onchip_memory2 18.1\] " "2022.01.03.19:57:31 Progress: Adding mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Parameterizing module mem " "2022.01.03.19:57:31 Progress: Parameterizing module mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:31 Progress: Adding sem \[semafor 1.0\] " "2022.01.03.19:57:31 Progress: Adding sem \[semafor 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207451481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Parameterizing module sem " "2022.01.03.19:57:32 Progress: Parameterizing module sem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2022.01.03.19:57:32 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Parameterizing module sys_clk_timer " "2022.01.03.19:57:32 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Building connections " "2022.01.03.19:57:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Parameterizing connections " "2022.01.03.19:57:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:32 Progress: Validating " "2022.01.03.19:57:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207452180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.03.19:57:33 Progress: Done reading input file " "2022.01.03.19:57:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207453615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosII.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207455661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH " "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207456364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207465999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'niosII_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'niosII_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0002_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0002_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag_uart --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0002_jtag_uart_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0002_jtag_uart_gen//niosII_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'niosII_jtag_uart' " "Jtag_uart: Done RTL generation for module 'niosII_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'niosII_mem' " "Mem: Starting RTL generation for module 'niosII_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0003_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0003_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec K:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I K:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosII_mem --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0003_mem_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0003_mem_gen//niosII_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207466364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'niosII_mem' " "Mem: Done RTL generation for module 'niosII_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem: \"niosII\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"niosII\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sem: \"niosII\" instantiated semafor \"sem\" " "Sem: \"niosII\" instantiated semafor \"sem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'niosII_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- K:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_sys_clk_timer --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0005_sys_clk_timer_gen/ --quartus_dir=K:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0005_sys_clk_timer_gen//niosII_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'niosII_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"niosII\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"niosII\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207467394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207475154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207475807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207476464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207477104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207477747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207478380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207479036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207484477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207484487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207484497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosII_cpu_cpu' " "Cpu: Starting RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207484520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec K:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I K:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I K:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- K:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0008_cpu_gen/ --quartus_bindir=K:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/123/AppData/Local/Temp/alt8995_1815392162228193916.dir/0008_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207484520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:05 (*) Starting Nios II generation " "Cpu: # 2022.01.03 18:58:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:05 (*)   Checking for plaintext license. " "Cpu: # 2022.01.03 18:58:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.01.03 18:58:06 (*)   Couldn't query license setup in Quartus directory K:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.01.03 18:58:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.01.03 18:58:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   Plaintext license not found. " "Cpu: # 2022.01.03 18:58:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.01.03 18:58:06 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.01.03 18:58:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:06 (*)   Creating all objects for CPU " "Cpu: # 2022.01.03 18:58:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:07 (*)   Generating RTL from CPU objects " "Cpu: # 2022.01.03 18:58:07 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:07 (*)   Creating plain-text RTL " "Cpu: # 2022.01.03 18:58:07 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.01.03 18:58:08 (*) Done Nios II generation " "Cpu: # 2022.01.03 18:58:08 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosII_cpu_cpu' " "Cpu: Done RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207488506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207489952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207489960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Done \"niosII\" with 29 modules, 43 files " "NiosII: Done \"niosII\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207489961 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosII.qsys " "Finished elaborating Platform Designer system entity \"niosII.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207490948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "db/ip/niosii/niosii.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491094 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dec.sv(23) " "Verilog HDL warning at dec.sv(23): extended using \"x\" or \"z\"" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641207491157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dec.sv(54) " "Verilog HDL warning at dec.sv(54): extended using \"x\" or \"z\"" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641207491157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec " "Found entity 1: dec" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_uart_sim_scfifo_w " "Found entity 1: niosII_jtag_uart_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491235 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_uart_scfifo_w " "Found entity 2: niosII_jtag_uart_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491235 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_uart_sim_scfifo_r " "Found entity 3: niosII_jtag_uart_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491235 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_uart_scfifo_r " "Found entity 4: niosII_jtag_uart_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491235 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag_uart " "Found entity 5: niosII_jtag_uart" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mem " "Found entity 1: niosII_mem" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_002 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491265 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491268 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491271 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491274 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_004 " "Found entity 2: niosII_mm_interconnect_0_router_004" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641207491276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_008_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491277 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_008 " "Found entity 2: niosII_mm_interconnect_0_router_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_clk_timer " "Found entity 1: niosII_sys_clk_timer" {  } { { "db/ip/niosii/submodules/niosii_sys_clk_timer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/periodram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/periodram.v" { { "Info" "ISGN_ENTITY_NAME" "1 periodram " "Found entity 1: periodram" {  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosII " "Elaborating entity \"niosII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641207491494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu niosII_cpu:cpu " "Elaborating entity \"niosII_cpu\" for hierarchy \"niosII_cpu:cpu\"" {  } { { "db/ip/niosii/niosii.v" "cpu" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu niosII_cpu:cpu\|niosII_cpu_cpu:cpu " "Elaborating entity \"niosII_cpu_cpu\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\"" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "cpu" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_test_bench niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench " "Elaborating entity \"niosII_cpu_cpu_test_bench\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_test_bench:the_niosII_cpu_cpu_test_bench\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_test_bench" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_a_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a " "Elaborating entity \"niosII_cpu_cpu_register_bank_a_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_a" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491797 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207491797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207491856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207491856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_a_module:niosII_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_register_bank_b_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b " "Elaborating entity \"niosII_cpu_cpu_register_bank_b_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_register_bank_b_module:niosII_cpu_cpu_register_bank_b\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_register_bank_b" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci " "Elaborating entity \"niosII_cpu_cpu_nios2_oci\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_debug niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_debug\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_debug" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207491964 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207491964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_break niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_break\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_break:the_niosII_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_break" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207491968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_xbrk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_xbrk:the_niosII_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dbrk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dbrk:the_niosII_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_itrace niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_itrace\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_itrace:the_niosII_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_itrace" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_dtrace niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_td_mode niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_dtrace:the_niosII_cpu_cpu_nios2_oci_dtrace\|niosII_cpu_cpu_nios2_oci_td_mode:niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_fifo_cnt_inc niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_fifo:the_niosII_cpu_cpu_nios2_oci_fifo\|niosII_cpu_cpu_nios2_oci_fifo_cnt_inc:the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_pib niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_pib\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_pib:the_niosII_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_pib" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_oci_im niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im " "Elaborating entity \"niosII_cpu_cpu_nios2_oci_im\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_im:the_niosII_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_oci_im" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_avalon_reg niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"niosII_cpu_cpu_nios2_avalon_reg\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_avalon_reg:the_niosII_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_avalon_reg" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_nios2_ocimem niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem " "Elaborating entity \"niosII_cpu_cpu_nios2_ocimem\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_nios2_ocimem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_ociram_sp_ram_module niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram " "Elaborating entity \"niosII_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "niosII_cpu_cpu_ociram_sp_ram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492230 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207492230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207492286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207492286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_ocimem:the_niosII_cpu_cpu_nios2_ocimem\|niosII_cpu_cpu_ociram_sp_ram_module:niosII_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_wrapper niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"niosII_cpu_cpu_debug_slave_wrapper\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "the_niosII_cpu_cpu_debug_slave_wrapper" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_tck niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck " "Elaborating entity \"niosII_cpu_cpu_debug_slave_tck\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_tck:the_niosII_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_tck" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_cpu_cpu_debug_slave_sysclk niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"niosII_cpu_cpu_debug_slave_sysclk\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|niosII_cpu_cpu_debug_slave_sysclk:the_niosII_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "the_niosII_cpu_cpu_debug_slave_sysclk" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "niosII_cpu_cpu_debug_slave_phy" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207492425 ""}  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207492425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207492435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_debug_slave_wrapper:the_niosII_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosII_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart niosII_jtag_uart:jtag_uart " "Elaborating entity \"niosII_jtag_uart\" for hierarchy \"niosII_jtag_uart:jtag_uart\"" {  } { { "db/ip/niosii/niosii.v" "jtag_uart" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_w niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w " "Elaborating entity \"niosII_jtag_uart_scfifo_w\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "the_niosII_jtag_uart_scfifo_w" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "wfifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207493554 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207493554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207493848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207493848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_jtag_uart_scfifo_r niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r " "Elaborating entity \"niosII_jtag_uart_scfifo_r\" for hierarchy \"niosII_jtag_uart:jtag_uart\|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "the_niosII_jtag_uart_scfifo_r" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207493868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "niosII_jtag_uart_alt_jtag_atlantic" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494230 ""}  } { { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207494230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosII_jtag_uart:jtag_uart\|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mem niosII_mem:mem " "Elaborating entity \"niosII_mem\" for hierarchy \"niosII_mem:mem\"" {  } { { "db/ip/niosii/niosii.v" "mem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosII_mem:mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "the_altsyncram" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosII_mem:mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosII_mem:mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosII_mem:mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosII_mem:mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosII_mem.hex " "Parameter \"init_file\" = \"niosII_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207494366 ""}  } { { "db/ip/niosii/submodules/niosii_mem.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207494366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0s32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0s32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0s32 " "Found entity 1: altsyncram_0s32" {  } { { "db/altsyncram_0s32.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207494445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207494445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0s32 niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated " "Elaborating entity \"altsyncram_0s32\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207494447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207495331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207495331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_0s32.tdf" "decode2" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207495424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207495424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|mux_job:mux4 " "Elaborating entity \"mux_job\" for hierarchy \"niosII_mem:mem\|altsyncram:the_altsyncram\|altsyncram_0s32:auto_generated\|mux_job:mux4\"" {  } { { "db/altsyncram_0s32.tdf" "mux4" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_0s32.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec dec:sem " "Elaborating entity \"dec\" for hierarchy \"dec:sem\"" {  } { { "db/ip/niosii/niosii.v" "sem" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec.sv(23) " "Verilog HDL assignment warning at dec.sv(23): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641207495647 "|niosII|dec:sem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dec.sv(70) " "Verilog HDL assignment warning at dec.sv(70): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641207495648 "|niosII|dec:sem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periodram dec:sem\|periodram:b2v_inst3 " "Elaborating entity \"periodram\" for hierarchy \"dec:sem\|periodram:b2v_inst3\"" {  } { { "db/ip/niosii/submodules/dec.sv" "b2v_inst3" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "db/ip/niosii/submodules/periodram.v" "altsyncram_component" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641207495688 ""}  } { { "db/ip/niosii/submodules/periodram.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/periodram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641207495688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhq1 " "Found entity 1: altsyncram_dhq1" {  } { { "db/altsyncram_dhq1.tdf" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/altsyncram_dhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207495743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207495743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhq1 dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated " "Elaborating entity \"altsyncram_dhq1\" for hierarchy \"dec:sem\|periodram:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_dhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_sys_clk_timer niosII_sys_clk_timer:sys_clk_timer " "Elaborating entity \"niosII_sys_clk_timer\" for hierarchy \"niosII_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/niosii/niosii.v" "sys_clk_timer" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0 niosII_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosII_mm_interconnect_0\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/niosii/niosii.v" "mm_interconnect_0" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207495994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ctl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ctl_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sem_ctl_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sem_ram_slave_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sem_ram_slave_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_s2_translator\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "mem_s2_translator" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router " "Elaborating entity \"niosII_mm_interconnect_0_router\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router:router\|niosII_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"niosII_mm_interconnect_0_router_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_001_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_001_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_001:router_001\|niosII_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosII_mm_interconnect_0_router_002\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_002_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_002:router_002\|niosII_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_004 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"niosII_mm_interconnect_0_router_004\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_004_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_004_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_004:router_004\|niosII_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"niosII_mm_interconnect_0_router_008\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "router_008" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_router_008_default_decode niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"niosII_mm_interconnect_0_router_008_default_decode\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_router_008:router_008\|niosII_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_demux_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_demux_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_cmd_mux_002 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"niosII_mm_interconnect_0_cmd_mux_002\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_demux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_demux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_rsp_mux_001 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosII_mm_interconnect_0_rsp_mux_001\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 2702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosII_mm_interconnect_0:mm_interconnect_0\|niosII_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosII_irq_mapper niosII_irq_mapper:irq_mapper " "Elaborating entity \"niosII_irq_mapper\" for hierarchy \"niosII_irq_mapper:irq_mapper\"" {  } { { "db/ip/niosii/niosii.v" "irq_mapper" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/niosii/niosii.v" "rst_controller" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207496541 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641207497665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.03.19:58:22 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2022.01.03.19:58:22 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207502873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207506386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207506622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207511872 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641207512567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207512823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207512823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207512933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207512933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207512936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207512936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207513020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207513020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207513119 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207513119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207513119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641207513203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207513203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641207517014 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/niosii/submodules/dec.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/dec.sv" 88 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 352 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3500 -1 0 } } { "db/ip/niosii/submodules/niosii_jtag_uart.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_jtag_uart.v" 398 -1 0 } } { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2099 -1 0 } } { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/niosii/submodules/niosii_sys_clk_timer.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641207517130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641207517130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207518348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641207520129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg " "Generated suppressed messages file D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207520661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641207522182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641207522182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2305 " "Implemented 2305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641207522498 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641207522498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2046 " "Implemented 2046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641207522498 ""} { "Info" "ICUT_CUT_TM_RAMS" "248 " "Implemented 248 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641207522498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641207522498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641207522551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 18:58:42 2022 " "Processing ended: Mon Jan 03 18:58:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641207522551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641207522551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641207522551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641207522551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641207524924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641207524936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 18:58:43 2022 " "Processing started: Mon Jan 03 18:58:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641207524936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641207524936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641207524936 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641207525319 ""}
{ "Info" "0" "" "Project  = Lab2" {  } {  } 0 0 "Project  = Lab2" 0 0 "Fitter" 0 0 1641207525319 ""}
{ "Info" "0" "" "Revision = Lab2" {  } {  } 0 0 "Revision = Lab2" 0 0 "Fitter" 0 0 1641207525332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641207525504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641207525505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641207525550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641207525633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641207525633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641207526213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641207526225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641207526742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641207526742 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641207526767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641207526767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641207526767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641207526767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641207526767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641207526767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641207526775 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641207527166 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641207528197 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207528820 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641207528820 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641207528870 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'd:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641207528876 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641207528893 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641207528895 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641207528909 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641207528909 "|niosII|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207528965 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207528965 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207528965 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1641207528965 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1641207528966 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641207528966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641207528966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641207528966 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1641207528966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641207529408 ""}  } { { "db/ip/niosii/niosii.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/niosii.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 11077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641207529408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641207529408 ""}  } { { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 10630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641207529408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641207529408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 2804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641207529408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|W_rf_wren " "Destination node niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/niosii_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 2175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641207529408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "k:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "k:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "k:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641207529408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641207529408 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641207529408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641207529409 ""}  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA/18.1/Lab2/Lab2/Top/db/ip/niosii/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 0 { 0 ""} 0 4074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641207529409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641207530150 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641207530157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641207530159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641207530167 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641207530178 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641207530186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641207530186 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641207530193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641207530333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1641207530338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641207530338 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 2 3 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 2 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1641207530367 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1641207530367 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1641207530367 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641207530369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1641207530369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1641207530369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641207530935 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641207530963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641207534402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641207534982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641207535060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641207537401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641207537401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641207538069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "D:/intelFPGA/18.1/Lab2/Lab2/Top/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641207542639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641207542639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641207543250 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1641207543250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641207543250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641207543255 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641207543498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641207543556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641207544056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641207544058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641207544535 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641207545484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.fit.smsg " "Generated suppressed messages file D:/intelFPGA/18.1/Lab2/Lab2/Top/output_files/Lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641207546474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5761 " "Peak virtual memory: 5761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641207548038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 18:59:08 2022 " "Processing ended: Mon Jan 03 18:59:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641207548038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641207548038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641207548038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641207548038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641207549588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641207549596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 18:59:09 2022 " "Processing started: Mon Jan 03 18:59:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641207549596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641207549596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641207549596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641207550048 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641207553808 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641207553948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641207554415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 18:59:14 2022 " "Processing ended: Mon Jan 03 18:59:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641207554415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641207554415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641207554415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641207554415 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641207555220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641207555957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641207555965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 18:59:15 2022 " "Processing started: Mon Jan 03 18:59:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641207555965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641207555965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab2 -c Lab2 " "Command: quartus_sta Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641207555965 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641207556100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641207556434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641207556435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207556528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207556528 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641207557207 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1641207557207 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1641207557232 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'd:/intelfpga/18.1/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1641207557238 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1641207557248 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc " "Reading SDC File: 'c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosii_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1641207557250 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641207557263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641207557263 "|niosII|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207557295 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207557295 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207557295 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641207557295 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641207557296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641207557365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.736 " "Worst-case setup slack is 45.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.736               0.000 altera_reserved_tck  " "   45.736               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207557436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207557441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.638 " "Worst-case recovery slack is 47.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.638               0.000 altera_reserved_tck  " "   47.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207557444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 altera_reserved_tck  " "    1.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207557446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.622 " "Worst-case minimum pulse width slack is 49.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.622               0.000 altera_reserved_tck  " "   49.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207557448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207557448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.926 ns " "Worst Case Available Settling Time: 196.926 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207557511 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641207557511 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641207557516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641207557550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641207558110 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641207558311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641207558311 "|niosII|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558315 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558315 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558315 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641207558315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.216 " "Worst-case setup slack is 46.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.216               0.000 altera_reserved_tck  " "   46.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 altera_reserved_tck  " "    0.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.928 " "Worst-case recovery slack is 47.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.928               0.000 altera_reserved_tck  " "   47.928               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.088 " "Worst-case removal slack is 1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 altera_reserved_tck  " "    1.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.566 " "Worst-case minimum pulse width slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558351 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.225 ns " "Worst Case Available Settling Time: 197.225 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558403 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641207558403 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641207558410 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register niosII_cpu:cpu\|niosII_cpu_cpu:cpu\|niosII_cpu_cpu_nios2_oci:the_niosII_cpu_cpu_nios2_oci\|niosII_cpu_cpu_nios2_oci_debug:the_niosII_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641207558609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1641207558609 "|niosII|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558612 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558612 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1641207558612 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1641207558612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.097 " "Worst-case setup slack is 48.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.097               0.000 altera_reserved_tck  " "   48.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.997 " "Worst-case recovery slack is 48.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.997               0.000 altera_reserved_tck  " "   48.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 altera_reserved_tck  " "    0.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641207558639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641207558639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.535 ns " "Worst Case Available Settling Time: 198.535 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1641207558690 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641207558690 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641207559074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641207559075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641207559174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 18:59:19 2022 " "Processing ended: Mon Jan 03 18:59:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641207559174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641207559174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641207559174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641207559174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1641207560348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641207560356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 18:59:20 2022 " "Processing started: Mon Jan 03 18:59:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641207560356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641207560356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641207560356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641207560997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_7_1200mv_85c_slow.vo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_7_1200mv_85c_slow.vo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207562151 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_7_1200mv_0c_slow.vo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_7_1200mv_0c_slow.vo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207562481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_min_1200mv_0c_fast.vo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_min_1200mv_0c_fast.vo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207562814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2.vo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2.vo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207563149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_7_1200mv_85c_v_slow.sdo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_7_1200mv_85c_v_slow.sdo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207563483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_7_1200mv_0c_v_slow.sdo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_7_1200mv_0c_v_slow.sdo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207563811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_min_1200mv_0c_v_fast.sdo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_min_1200mv_0c_v_fast.sdo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207564132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab2_v.sdo D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/ simulation " "Generated file Lab2_v.sdo in folder \"D:/intelFPGA/18.1/Lab2/Lab2/Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641207564451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641207565408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 18:59:25 2022 " "Processing ended: Mon Jan 03 18:59:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641207565408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641207565408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641207565408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641207565408 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641207566069 ""}
