// Seed: 3765123997
module module_0 (
    output supply0 id_0,
    output tri1 id_1
    , id_13,
    input wire id_2,
    input tri1 id_3,
    output wire id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10
    , id_14,
    input tri1 id_11
);
  assign id_4 = 1;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
  assign id_7 = (1) != 1;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11
);
  supply1 id_13 = id_9;
  module_0(
      id_0, id_0, id_6, id_5, id_2, id_13, id_7, id_13, id_10, id_5, id_1, id_10
  );
  supply0 id_14 = id_7;
endmodule
