# Created by Microsemi Libero Software 11.9.5.5
# Fri Sep 11 09:14:38 2020

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "MAIN_TOP_ba"
set_defvar "KEEP_EXISTING_PHYSICAL_CONSTRAINTS" "1"
set_defvar "SDC_IMPORT_MERGE" "1"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
