{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.316406",
   "Default View_TopLeft":"-515,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port C0_SYS_CLK -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 4 -x 1590 -y 590 -defaultsOSRD
preplace port GMII -pg 1 -lvl 4 -x 1590 -y 870 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 4 -x 1590 -y 890 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 4 -x 1590 -y 1140 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 4 -x 1590 -y 1180 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 4 -x 1590 -y 1200 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 4 -x 1590 -y 1220 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 4 -x 1590 -y 1160 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 4 -x 1590 -y 990 -defaultsOSRD
preplace port Clk50 -pg 1 -lvl 4 -x 1590 -y 1010 -defaultsOSRD
preplace port Rst_N -pg 1 -lvl 4 -x 1590 -y 970 -defaultsOSRD
preplace portBus LED_N -pg 1 -lvl 4 -x 1590 -y 430 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 3 -x 1150 -y 920 -defaultsOSRD
preplace inst system_management_wiz -pg 1 -lvl 3 -x 1150 -y 180 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1150 -y 420 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 3 -x 1150 -y 640 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 2 -x 580 -y 580 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1150 -y 1180 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 580 -y 390 -defaultsOSRD
preplace inst ps_sys_rst -pg 1 -lvl 1 -x 210 -y 390 -defaultsOSRD
preplace inst ddr4_sys_rst -pg 1 -lvl 1 -x 210 -y 590 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 20 290 410 290 740 770 1560
preplace netloc ps_sys_rst_peripheral_aresetn 1 1 2 410 470 730
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 0 4 20 700 NJ 700 720 1070 1570
preplace netloc ps_sys_rst_interconnect_aresetn 1 1 1 N 410
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 4 30 490 410 660 730 750 1540
preplace netloc ddr4_sys_rst_peripheral_aresetn 1 1 2 390J 680 760
preplace netloc ddr4_sys_rst_peripheral_reset 1 1 2 400J 670 N
preplace netloc ddr4_sys_rst_interconnect_aresetn 1 1 1 420 600n
preplace netloc ETH_CLK125 1 3 1 NJ 1140
preplace netloc CLK_ETH125_90 1 3 1 NJ 1180
preplace netloc CLK_ETH25 1 3 1 NJ 1200
preplace netloc CLK_ETH10 1 3 1 NJ 1220
preplace netloc clk_wiz_0_locked 1 3 1 NJ 1160
preplace netloc zynq_ultra_ps_e_pl_clk1 1 2 2 750 1080 1550
preplace netloc led_gpio_io_o 1 3 1 NJ 430
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 3 430 760 NJ 760 1540
preplace netloc smartconnect_0_M00_AXI 1 2 1 720 150n
preplace netloc smartconnect_0_M01_AXI 1 2 1 N 400
preplace netloc C0_SYS_CLK_1 1 0 3 NJ 690 NJ 690 750J
preplace netloc ddr4_C0_DDR4 1 3 1 NJ 590
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_FPD 1 1 3 440 500 NJ 500 1550
preplace netloc smartconnect_1_M00_AXI 1 2 1 720 580n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 3 1 NJ 870
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 3 1 NJ 890
levelinfo -pg 1 0 210 580 1150 1590
pagesize -pg 1 -db -bbox -sgen -140 0 1760 1280
"
}

