commit 7455712ce76f494df867475b3f097c19c1f4db5f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 14:35:57 2017 -0700

    538604:[NO HSD] CFL S/H and CNL U Beta : BIOS ID to v104.8 and FSP/RC revision to 7.x.F.44

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3bc5a85e5f5051bcc5b95562c8a52fba6b82a77b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 14:29:00 2017 -0700

    538599:Merged CL#538349, 538352 - [1504604960][CFL] The SVID and SSID of Bus00/Dev16h/Fun03, Keyboard and Text (KT) isn't programmed as expected
    [description]
    In SiInit.c, it program SVID and DID only if the value is 0 when reading from the register,
    but the default of this register is 0x8086 in Keyboard and Text (KT).
    [solution]
    1. Change SVID_SID_DEVICE_REGISTER to Address.
    2. Fix coding error.
    3. Remove check SSID&SVID default values.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=207005

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 8b2797bfe1dee63ef0d2c62407254595ffdb0c3b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 12:38:03 2017 -0700

    538560:Merged CL#538456, 538521 - 220847940 : [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260
    
    HSD Link: https://hsdes.intel.com/appstore/article/#/220847940
    
    Klocwork Issues:
    https://klocwork-jf.devtools.intel.com:8100/review/insight-review.html#issuelist_goto:project=CannonLake,searchquery=status%253AFix,sortcolumn=file,sortdirection=ASC,start=0,view_id=1

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit d78ec47ee4c1980b872acbd60a9d88fa1071eb2d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 29 12:37:58 2017 -0700

    538559:Merged CL#538358 - [1604475656] : [CFL/KBL/SKL - Integrate latest GOP 1073]

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 710317cba17f3b6e4275313af550d870b9e999cc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 21:03:43 2017 -0700

    538313:[NO HSD] CFL S/H and CNL U Beta : BIOS ID to v104.7 and FSP/RC revision to 7.x.F.43

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 95256a46e4de527a2d0b216d86b611a3083cc376
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 19:54:36 2017 -0700

    538299:[1305333927] [CFL-KBP-H & CNP-H][OC]: BIOS overrides are breaking OC

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit ea6abf10c39ada88974e06e7854b37bf6a17e2dc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 19:01:29 2017 -0700

    538285:Merged CL#538277 - [CNL U8] [LPDDR4][GT0] Failure in Command Voltage Centering
    
    Issue:
      Command Voltage Centering on U8 is having high speckling or all fails.  This leads MRC to report an error in training and return to the BIOS core with an assert.
    
    Changes:
      Since it is not Root Caused, we are disabling the step for LP4 as a W/A

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit e32ad35cbbd9bbfa22ef69307662667a8dfaf0d8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 16:55:52 2017 -0700

    538266:Merged CL#538171 - [HSD-ES][client_platf][bug][1305352303][cannon_lake]High retrain rate due to low Rx margins in power training
    
    CNL U, Y with LPDDR4, LPDDR4x shows a high retrain rate, causing long boot time.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit b99f2e3703740b6f6f02880aa026b8652901393f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 16:35:33 2017 -0700

    538256:Merged CL#537612 - 1305303410 : Wrong memory frequencies in Bios menu
    
    Change : Removed adding 1 to the  RefClk after HOB build.
    Fixed STD profile RefClk.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 136140d007594ef6cc690fe5717620ba6e2af2ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 06:06:00 2017 -0700

    538049:Merged CL#538040 - [1604474933][[SKL/KBL/CFL] BIOS WA to toggle CD Clock frequency to recover CD CLK PLL During HD Audio Init] - Part II

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

commit 2d3fb1f0e52d5815883cd72848dfa42e5fa469ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 06:01:05 2017 -0700

    538047:Back out changelist 538046

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit b652ed2598a67168bbcfc98afa1246974c309e45
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 28 06:00:26 2017 -0700

    538046:Merged CL#538040 - [1604474933][[SKL/KBL/CFL] BIOS WA to toggle CD Clock frequency to recover CD CLK PLL During HD Audio Init]

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit c32d215e4e5e0e65723b80a233d21a5be148d0c4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 21:51:38 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 6d9aaf14ac998a147f62be99b7ce982d9dbe6ba2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 20:52:22 2017 -0700

    537431:[NO HSD] CFL S/H Beta : BIOS ID to v104.5 and FSP/RC revision to 7.x.F.42

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f604f11359f9a684a6e317767e856adb8290b8ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 20:47:36 2017 -0700

    Clean up ICC non-used code/structure.

Intel/CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h

commit ef7ff336f621c09e1b788c37e47d2e2642c4a616
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 10:03:01 2017 -0700

    537111:Merged CL#537017 - [1604471619] : [CFL - Integrate latest CFL GOP 1072]

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 386b8e7ed353888230c5de5c4dbaba642bd562b2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 01:28:10 2017 -0700

    537014:Merged CL#537011 - [CNL][1209667567]Clean up usage of old CPU Generation code names in CPU code - Part III : Remove restricted tags on KabyLake DIDs

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 06e9be6230eddd17d3ec3441d5a50a48b35289df
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 00:49:55 2017 -0700

    537002:Merged CL#534107 - [NO HSD] Fixed Clang RC Pkg (EDKII)-MAC BUILD error caused by CL#533325
    [1405809508] LP MPHY eDBC Support - DCI library refactoring

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c

commit e87bbabdc372c93e537cb32e3fad0d87bf62169c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:57:43 2017 -0700

    Add support for multipacket HECI messages over ISH, 
    - Added support for multipacket HECI messages over ISH.
    - Added software error handling for ISH HECI messages, fix warning in GCC.

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c
Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/IshHeciCore.c

commit a0e8a112d403196ca1b513528ec982185c085ed4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:53:05 2017 -0700

    536978:[NO HSD] Fixed for GCC CI Build error and partial of [CNL][ICL][220341182] Leverage Local APIC defines from UefiCpuPkg

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h

commit d996e9dfcda72d75e49e66d899915caf61e2fdfc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:42:17 2017 -0700

    536975:Merged CL#536131 - [HSD-ES][client_platf][bug][1406497888][cannon_lake][MRC] RcvEn1D has sporadic failures at high frequencies on LPDDR4/x
    
    Issue:
      On some boots we see ReceiveEnable 1D fail with 1 bit never passing at high frequencies: >=2400.
    
    Root Cause:
      ReadVoltageCentering2D collapses the margin eye before Recieve Enable 1D.
      There is a bug with the usage of ChangeMargin.  The per-bit knob for RdV (RdVBit) is specified per Rank.  There was an arch change to ChangeMargin to move to using RankMask.  This was updated for all the Rank based parameters except for RdVBit.  In CL#533566, with enabling MrcGetMarginBit() the call to ChangeMargin() was converted from Rank to RankMask.  This led to improper configuration of RdVBit during training.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit cff00a67154da967273d8570f4239eab8ad769f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:32:14 2017 -0700

    536972:Merged CL#534234 - [MRC] Remove LPDDR3 and DDR3 references from the code - PART IV

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/Pci000Cnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit b49e4b645822323afdd671e794ed0117a68c7a14
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:28:39 2017 -0700

    536970:Merged CL#533794 - [1504537578][CNL]V96_EXT_EDK_Debug_CNLY gets assert and hangs up 0055 when S3 resuming.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit c7668e6480269060eda0dca74b6134756de78a7f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 22:23:59 2017 -0700

    536969:Merged CL#533566 - [220766066][CNL][MRC][BDAT] Enable Per-Bit RMT Results
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CNL to publish the MRC Per-Bit RMT results through BDAT Schema.
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Per-Bit RMT results will only be published through BDAT if the Per-Bit BDAT Test Type is specified by Setup Option.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit f433ef03388810c49ed463e77ab0f8f1364e5cda
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 19:44:32 2017 -0700

    536933:Merged CL#536614 - [HSD-ES][sighting_central][sighting][cnl-u22u7-cnlc0][1305312650][3-medium][open] CLK Common Mode violating spec
    Disabling CLK/Cmd/Ctl TCO COmp training and using a fixed value instead (32)

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 4a18841f6dfee6d7a265bc594f0de68ef8ff679e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 19:17:20 2017 -0700

    536928:Merged CL#536915 - [1209667567]Clean up usage of old CPU Generation code names in CPU code.

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 5a7b93f359384a673a918ab50629b7711ca31c71
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 19:10:41 2017 -0700

    536925:Merged CL#536440 - [CNL][1209667567]Clean up usage of old CPU Generation code names in CPU code - Part II : Change KabyLake to CoffeeLake

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.c
Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibSample.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 4614c82cbc85b781917bebef48bd7ddf74011c2f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 19:02:59 2017 -0700

    536413:Merging CL#535686 - 1406473641 CNP-H A1 Integrate Chipsetinit Version 9

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 2cb56e0f84dd6fb62faa04b5343b67e9c44c0c5a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 10:15:23 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.inf
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 1394b81cbe737294e789957f947727ecf8938be4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 20:54:55 2017 -0700

    535900:Merging CL#535681 - 1406473709 CNP-LP B1 Integrate Chipsetinit Version 6

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit 2474f4e631719f0876292f7a493347fb97004c09
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 20:17:40 2017 -0700

    535892:Merging CL#535844 - [FIX][CNL][1209667567]Clean up usage of old CPU Generation code names in CPU code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit a6a31849947d9e561edd59403dde27d97f27b55e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 20:14:08 2017 -0700

    535889:Merging CL#535831 - [FIX][CNL][1209667567]Clean up usage of old CPU Generation code names in CPU code

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit b7ffc789994e87ab396417282d1741185edb7151
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 21:50:52 2017 -0700

    534992:[RC Review] Merged CL#534645 - [NO HSD] Update CPU for RC 7.0.F.4x  review

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

commit 508c39b97057bd9ce79c0bdec8e59b402dc484a3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 21:48:24 2017 -0700

    534989:[RC Review] Merged CL#534611 - [NO HSD] Update SA for RC 7.0.F.xx  review

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.asm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm

commit 46c5f02f5e9aae6a0be6ce44c2eee53a3d32b55e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 21:45:38 2017 -0700

    534987:[RC Review] Merged CL#534199 - [NO HSD] Update PCH for RC 7.0.F.xx  review - take3, update doxygen

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRtcLib/PeiRtcLib.c

commit e88983ea1c5bf842111e11294c58d1c2534cce65
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 21:43:53 2017 -0700

    534986:[RC Review] Merged CL#534176 - [NO HSD] Update PCH for RC 7.0.F.xx  review - take2, update copyright year

Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiOcWdtLib/PeiOcWdtLib.inf

commit 9e0229dac33e18f2d0ee0bca2beb8696d6e34715
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 21:42:26 2017 -0700

    534985:[RC Review] Merged CL#534169 - [NO HSD] Update PCH for RC 7.0.F.xx  review

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf

commit 39cd1446aa2b7a7df4945c9e40098d83fa1857ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 19:41:57 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit bcb9e255e5ff1da151f7341d6bb0f0297b1f8f59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 18:39:29 2017 -0700

    534951:[NO HSD] Update BiosID as v104.4 and FSP/RC version as 7.x.F.41

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fee235b5b0e5a9b714a776eefd462a91ce9b16bd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 18:26:09 2017 -0700

    534946:Merged CL#534211 - [1406478118][CNL FSP GCC] FSP Debug build break on GCC
    [Description] This was caused by CL#531895,  many local variables defined but unused. Cleane them up.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit 0c0cdc5d30a0ff2e68f6d8e421d06584338919a5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 18:16:28 2017 -0700

    534943:Merged CL#534731 - [220818230]Override PiSmmCpuDxeSmm to use only one INIT-SIPI-SIPI instead of two to intialize APs in SMM on S3 resume.

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h

commit 4a803bbd23b6989a16c9a8cc864c7f666ee43f07
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 18:14:52 2017 -0700

    534942:Merged CL#534728 - [220816850]Shadow Pcd PEIM and ReportStatusCodeRouter PEIM Override.

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.inf
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/PcdPeim.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/PcdPeimExtra.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.inf
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPeiExtra.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/PeiVariable.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/PeiVariableExtra.uni
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/Variable.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/Variable.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/Variable/Pei/VariablePei.inf

commit c4e8c6db91e4ac33e4968d759285938922c93887
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 05:33:16 2017 -0700

    534641:Back out changelist 534625 - Caused lots CI builds issue

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 46daebc384c0dc06e1284096b59c5e868eff1f4e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 04:57:45 2017 -0700

    534633:Merged CL#533441 - [NO HSD] Fix GCC warnings in MrcMcConfiguration.c
    
    Variable set but unused.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 1be00a0c7a35667c7ce19468036b4d8b6933284d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 04:42:13 2017 -0700

    534632:Merged CL#534252 - [1805531152] BIOS support for RST to enable PS_ON feature
    Added another _DSM interface to SATA _DSM method to indicatate that RST driver has to support D3 on integrated SATA adapter.

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 44cd71a1d94cad30d7b9e33130fb4ff396fc5ef9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 04:11:16 2017 -0700

    534625:Merged CL#534211 - [1406478118][CNL FSP GCC] FSP Debug build break on GCC
    [Description] This was caused by CL#531895,  many local variables defined but unused. Cleane them up.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit f4674d86e6fee7659d344f5f9f0302cb8dd61f1b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 10:06:57 2017 -0700

    NVs offset update

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpFuncs.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 27fd7c0cf31bf5865dbf45885ad9461c5c7e75b6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 20:13:33 2017 -0700

    533325:[1405809508] LP MPHY eDBC Support - DCI library refactoring
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDxeSmmDciPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit 4bccfcbf0d339841e2555835283cb77d8448dc6f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 19:04:08 2017 -0700

    Fix GCC build error issue
    

Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/IshHeciCore.c

commit d1612a9a5b9339e845ed9c264d11ed3927159adb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 17:25:15 2017 -0700

    533281:[220545591][TXT][CFL] System hangs when TXT enabled and "AP threads Idle Manner" set to "MWAIT Loop".
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.inf
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpInitLib.uni
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/DxeMpLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpEqu.inc
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Ia32/MpFuncs.nasm
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/Microcode.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpEqu.inc
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/X64/MpFuncs.nasm

commit 996c151387fd39dfed1c009ac3f0eb5ce37c9edc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 11:47:07 2017 -0700

    533134:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 97d9b4e38bd335db85f4f8ef7de5b8d29c8c788f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 10:24:03 2017 -0700

    533086:[2017 CNL HaT] "Need Clean up on CPU SMM Enhancement implementation "
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b2b8dbbd53b75f01f58fa401a7835eed9f5902c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 04:21:26 2017 -0700

    Add missing file for GCC build error issue
    

Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h

commit 433d2ec1ed0b3b0bb49c5d2e09e406da14348dfa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 03:56:52 2017 -0700

    Added ISH IPC HECI driver
    
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/IshHeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsIsh.h

commit b23e8d2903b5ce397968b5148c80a90243a7e8ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 03:56:08 2017 -0700

    Added HeciFlow to Heci driver, there are now 3 different features in BIOS that use dynamic HECI connection with non-zero address and flow control.
    

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/EndOfPost.c
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c
Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.inf
Intel/CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Include/MeiBusMsg.h
Intel/CannonLakeSiliconPkg/Me/Include/Protocol/HeciFlowProtocol.h
Intel/CannonLakeSiliconPkg/Me/Include/Protocol/HeciProtocol.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/Mei.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
Intel/CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.h
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 42a004522dd4c5d56c7e5bf8ea4414f8e304c90c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 13 01:03:55 2017 -0700

    Remove HECI disabling on EOP failure due to requirements change by CSE.

    

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/EndOfPost.c
Intel/CannonLakeSiliconPkg/Me/Include/HeciRegs.h
Intel/CannonLakeSiliconPkg/Me/Include/MkhiMsgs.h

commit 17add7515aa6d57e4346a234ad29d362a9bd8400
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 23:18:58 2017 -0700

    532897:[1604459633] CFL S CNP BIOS: Wifi enumeration and functionality is not working  on CFL S CNP-H with Thunderpeak module (Regression)
    Back out changelist 530583
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl

commit 8de0003bb24ac346c976d2bb6d7a31f3ce5eba1d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 14:21:19 2017 -0700

    532702:[NO_HSD][CFL][MRC] Merging latest from KBL MRC to CFL MRC
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit 389a9b8cd14702e28d33eac27a1c00ec0c7fe009
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 13:49:04 2017 -0700

    532672:[NO_HSD] Fix MRC MiniBIOS Build Error
    
    Need to add default case for specifying which SPD Bytes should be read based on Memory Technology
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit 908decb264a7a8c702d3b201db92d9cc9b1f3380
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 11:50:28 2017 -0700

    532619:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3d33527c29a776f2ba3d31815fff349257fcc8b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 11:03:34 2017 -0700

    532605:1305304503 : [MRC] Update ECT for x8 changes to Cmd Vref Setting.
    
    Hsd Link:
    https://hsdes.intel.com/appstore/article/#/1305304503
    
    Description:
    CNL MRC HAS 6.3.3.4
    CNL will use x8 CBT Training Mode 1 defined in the the JEDEC Ballot 1814.90C (RB17042). In it, the MRC should set CAVref in MR12 for the other FSP before getting into the CBT mode, as well as make sure MR12.OP[7] bit is cleared (Mode 1 selection). Once x8 DRAM enters the CBT mode in this scenario, it will use the CA VRef as defined in MR12 and not await for setting over the DQ bus, like for x16 DRAMs original flow. To change CA Vref MRC should exit CBT mode, update MR12 and repeat.
    
    ?MRC Changes
    ?MR12 Bit 7 is now used to control the CBT mode of x8 devices.  We will use Training Mode 1 which is MR12.Bit7 = 0.
    In this mode, CBT will use the CA_VREF value programmed into MR12[6:0].  The ideal value is configured during JEDEC Reset/Init to FSP-OP 1.  Thus, we only need to update the code to skip MrcSendCaVrefOnDq() if we are byte mode.
    
    MR12 Struct needs to be updated to allocate bit 7 to the new training mode.
    New Enum to provide symbolic definition to the bit should be added as well.
    
    Lpddr4CaTrainingInitIo() must be updated to configure each byte to Receive the DC feedback of the CBT pattern.  Each byte will need to enable RxBias and RxAmplifier first.  Then enable ForceOdt, SenseAmpMode, and TxDisable.
    
    Results will come out through DataTrainFeedback but now we much check every byte.  Each FindEdge function must now check if we are x8 and not skip odd bytes.
    
    CA_VREF CBT Training Changes (If Needed)
    ?If we need to add CA_VREF training to CBT, the VREF update should be done outside of CBT mode by writing to FSP-OP 1 MR12.
    
    Change :
    Added CBT mode in JEDEC init and set tarining mode 1.
    For x8 device not skipping the odd bytes during feedback train and also  in enabling the RxBias,RxAmp etc.. as mentioned in the descrioption.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 08febfe1765e3a53469aec2029c71d1c5db7322c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 09:36:21 2017 -0700

    532571:[CNL][220272407] Merge KBL to CNL Power Management changes to program package MSRs when SkipMpInit is enabled.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

commit 52f9fdc7aaa2513a5b9c6470890b7319991c3f54
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 09:21:03 2017 -0700

    532555:[NO_HSD][CFL][MRC] Fix MRC MiniBIOS Build Errors
    
    Add support for reading from SPD Present jumper for CFL LPDDR3 Board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit cca42e5d3509caba58b06fe37f04b68a04384516
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 07:12:04 2017 -0700

    532536:[1604456705][cannon_lake]CFL-IFWI: HDMI display is not observed in OS with Acer HDMI Panels (Model : H277HK)
    [description]
    1.ISSUE observed on multiple boards.
    2.ISSUE observed  with CORP and CONS .
    3.ISSUE not seen with HP , DELL (U2711B ) HDMI panels
    [solution]
    1. Fix coding error. Swap high and low bit
    
    code review:
    https://fm-codecollab.intel.com/ui#review:id=205205
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit 73fd09f2326ce4b5ff945130b4bbd8a1e887e80b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 12 00:13:45 2017 -0700

    532474:[1604459339] : [CFL - Integrate latest CFL GOP 1070]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit f7af8f4b4afcd2f7f7efb5d39a86e365b38658b1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 22:38:18 2017 -0700

    532449:
    220575742 PTM feature enabling configuration not done by BIOS
    220575743 PTM pipe stage delay values not configured by BIOS according to link width ? Recommended value from simulation provided in the sighting
    220686040 multiple ACK for a PTM request feature not configured in the root port
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 05a3d02b5267a558d2331c3db35ad81dcdc65c87
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 18:59:16 2017 -0700

    532396:[1504589875][CFL-U4+3e LPDDR3-KC-CRB-PO] Add board support for KC CRB.
    [Solution] Add necessary changes for KC CRB (FAB2) board.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 68b4065337123045df2eb297c2b728eb1af873ef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 15:53:33 2017 -0700

    532339:1305230951 Disable energy efficiency turbo on CFL62S
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

commit f400e67f81ccb79c10eda66ab7ce47be139be5bb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 11:47:10 2017 -0700

    532195:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit bb26c6fddaf8f9cd7c1d53650fd0998040e2b322
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 03:30:34 2017 -0700

    532038:[KBL Megre CL# 530529]
    [220512586][[UEFI work around] Allow specification of BCLM values from Dxe Policy settings]
    
    [description] Requirement is to have policies for BCLM values, instaed of hard coding it.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsDxeConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLibrary.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.h

commit 74411873d68ed864def586aa1f053519673d8ce3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 11 03:16:11 2017 -0700

    532028:[KBL Merge CL# 531006]
    [220512585][[UEFI work around] Stop the 0% slider from turning off backlight]
    
    [description] with the device having virtual key board, when back light is moved to 0%, screen blank out and could not come back because if virtual/on-screen keyboard. No need to have 0% as minimal value for such cases.
    Creating a Platform Hook for _BCL method which returns all possible values and platform can decide to remove values not required.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl

commit 74fc202879eb911ded54a9b21f7f96eda2d7a6d4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 10 12:02:29 2017 -0700

    531915:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8706fe400c07356e3e2c90b8849e50e907a550a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 10 11:46:26 2017 -0700

    531909:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 66c7e9eb51f6b3f6df8f10fd2a2923a20219eab3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 10 05:23:03 2017 -0700

    531895:[MRC] Remove LPDDR3 and DDR3 references from the code - PART III
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    PART II of HSD 220472337:
    https://hsdes.intel.com/appstore/article/#/220472337
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSpdData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc15/Cpgc15.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc15/Cpgc15Patterns.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc15/Cpgc15Patterns.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit e655788185994ecea13bd790cc9969e557532423
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 9 11:46:30 2017 -0700

    531866:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 2f5c4a765565856f36b7761c42a478a4ba70d475
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 15:03:59 2017 -0700

    531742:Mergin CL 531734
    220735421 Fix _CPC logic for OC
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

commit 1cf3ef16613edce51baaba4e86debd3804f89eea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 14:50:26 2017 -0700

    531729:1604444822 - CFL-IFWI: SUT Not reaching HFM/TFM Frequency after applying workload..
    
    -Fix MMIO PL2 calculation
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit e2fbd06d265cff896bd78a00fd092735aa2c5600
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 11:46:21 2017 -0700

    531633:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cf3174d89d76c7bcab4d91adc1f061276bffccb2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 10:56:47 2017 -0700

    531604:[HSD#1604387370]: Request#1 [PM] [CFL-S] BIOS support required for creating _DSM method to achive SLP_S0 with LAN connected on CFL Desktop platform.
    
    Description: We need to support a new feature where we are able to achieve SLP_S0 even with LAN connected on CFL-S desktop paltform.
    1. For this, BIOS needs to have one _DSM method and set the below 3 bits
         a)  xtalsdqdis
         b)  mphycpgqdis
         c) gbedoscqdis
    2. Please have a setup option to enable/disable this feature & have the default option as disabled
    3. As of now, please add this only for CFL-S desktop.
    
    Based on further discussion in CFL/CNL PM WG, we will let the team know about what all platforms will support this in feature.
    
    Code Review Link: https://fm-codecollab.intel.com/ui#review:id=202266
    
    As per 2nd request Code Review Link: https://fm-codecollab.intel.com/ui#review:id=203197.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit f445caa145d2b640fc2f675d81bde0747d5f863a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 05:01:01 2017 -0700

    531517:[1604420751] [CNL_U7_GT0][S&S][PM]SUT hung with PC d505/0005 while running warm reboot/S5 cycles
    [Description]
    Platform hangs during Sx cycling due to BIOS not waiting for xDCI to transition to D3 completely
    [Solution]
    Fixed the condition in BIOS on waiting for D3 in APBFC_U3PMU_CFG2 register. BIOS now waits for all bits 11:8 to transition to 0b1111
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XdciInit.c

commit ea40340e860d951e1596e802e99a9ab08a7c55d2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 8 00:06:11 2017 -0700

    531446:[1604443204][CFL-U-LP3-PNP-CPU-FAB1-PO] : TBT3/USB3 device disappears after S3/S4 exit for both RP5 & RP9 of TR Controllers
    
    Root Cause: BTBT signature did not get patched.
    Solution: Modify the check condition to cover both ATBT and BTBT
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Library/DxeAslUpdateLib/DxeAslUpdateLib.c

commit a08a76265da0fda3e9a53228e31a32428de0b93a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 20:51:11 2017 -0700

    531406:[1804715904] [CNL/CFL] Capsule update fault tolerance support - part2
    [Issue/Feature Description]   Since RTC.BILD being set during PCH init, so there is no chance to set top swap bit after that.
    [Resolution]   Move RTC.BILD setting code back under policy control so that there is still chance to change top swap bit during capsule update.
    [Impacted Platform] ALL
    [Customer visible] YES
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit 07a5d91ff049903ac30d0a2fbc862c130016bb39
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 20:39:16 2017 -0700

    531398:1504580801: Remove SV_HOOKS code which are not used anymore
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.asm

commit 4250e927d84032744d2055281f9abec23f47c269
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 18:09:26 2017 -0700

    531360:[1604452805] [CFL H/S : BIOS WA for disabling PCI-PM L1.1 check to enable L1.2]
    Remove check for device support for L1.1.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

commit cc78743b6db084edeb4abd05b1ef421651d1d831
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 17:49:00 2017 -0700

    531352:[1209690495]Clean up CPU S3 resume code.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuS3Lib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuS3Lib/CpuS3Lib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuS3Lib/MtrrSync.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuS3Lib/PeiCpuS3Lib.inf
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuS3LibNull/CpuS3LibNull.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuS3LibNull/PeiCpuS3LibNull.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 5049ee0dabc55db54f07b1fefd8e53aa8e09d093
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 17:42:57 2017 -0700

    531350:[1504513442] [CFL_Ebat_Validation][CFL-S V89][EDK External Release][Power Management] S3 resume hang up at post code "00E1"
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit c8479cbc680bc20bfcadbbe6f278c4d1b74c7f20
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 17:08:49 2017 -0700

    531327:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 265b82509c41b5ddb2ca042033e2977e28d15d71
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 16:40:25 2017 -0700

    531302:[1504582408] [WW35-36WS][Asus-Starfish] C-State demotion / undemotion default are incorrect which result in that CPU can??t go to C10 state.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

commit b85ae962dd458c3ff9403061895f61ac391464e1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 16:22:42 2017 -0700

    531294:[MRC] Limit LPDDR4/DDR4 frequency just incase we have MAX_F_LPDDR4/MAX_F_DDR4 value = 0xC (frequency3200), Stop limit all other units
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    HSD:
    https://hsdes.intel.com/appstore/article/#/1305311688
    New CNL requirement for ES - manipulate CAPID data/fuses according to step/dash to allow MRC identify real DDR limit
    
    Important Note:
    Need to stop limit frequency for Y8 units, pCode will set a High frequency 0xC (f3200) for units < Y8 and Max unit frequency support for Y8 units.
    New Path 0x18 required incase you need a frequency limit for older units than Y8.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit dfbcf56c35e45007ec8a1b5b7d6c190bfab700f3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 12:47:25 2017 -0700

    531178:[MRC] Roll back Merge from ICL (CL# 530946), its break LP4x
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 629186ae158493f13ffd4e8aa4faf34d821b8cd0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 11:48:08 2017 -0700

    531147:[HSD-ES][client_platf][1209791950][coffee_lake]Needed an interpolation enable/disable menu item in the Memory Configuration for the RMT results.
    [description]
    When a user asks to enable interpolation, the interpolation should be apply to RMT results else it shouldn't. Default should be interpolation enabled.
    [solution]
    Implement.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 89b9b77e55a7f13df69695ae121b4d2be0745d78
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 11:47:43 2017 -0700

    531146:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit cc0940a25e3397b3359387c7eb7a9fbc41f073e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 10:32:46 2017 -0700

    531107:[1405832410][[CNL Y4 PO][CNL Y6 PO][PM] [CNL_PNP_Power]SLP_S0 is not asserted due to PCIe device is active]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

commit 4ef50716c1f19ddcc2bbeda27a8aabeaba9c9c0a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 10:20:54 2017 -0700

    531099:220478858 - BIOS support to change 8-second CPU pcode wake up timer to 180-second wake up
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 9cfb925b387f04c9ef067a110545111f2fe11149
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 7 02:22:41 2017 -0700

    531025:[1504584661][[GPIO] Yellow Mark Occured with I2C Device w/driver Installed - problem with GPIO ACPI device memory resources order] - additional fix
    
    Description:
    GPIO ACPI device memory resource should be listed in _CRS in the same order as GPIO HW communities. If not done so GPIO OS driver will reference wrong memory address for a given community.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl

commit 283913184f0759acb9617214e10deb87d063f368
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 23:44:56 2017 -0700

    530977:[HSD 1406425292][CNL][ICL] VS2017 build broken
    
    Issue:
    VS2017 build broken because it found some uninitialized variables.
    
    Solution:
    Initialized variables .
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit b7ce4e4b333e8eb33cbf8c5277ccf90e804249ba
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 21:09:03 2017 -0700

    530946:Merge from ICL: [HSD-ES][client_platf][1406460382][ice_lake][ICL MRC][RxBiasRcomp HAL code is broken]
    https://hsdes.intel.com/resource/1406460382
    
    RxBiasRComp is a complex parameter in HAL which uses RxBiasRCompLsb and RxBiasRCompMsb parameters.
    They are part of PHY group (before EndOfPhyMarker), but the hash and offset functions were using IO Config group, hence the HSH and offset were not found.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c

commit 2f4592edaba051339492c8e8df3101c5e87e8e1c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 11:47:56 2017 -0700

    530709:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 898a8f2f55278a97bc489d654ef7aa52d33ed82d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 10:45:49 2017 -0700

    530666:[1305265170][[CNL-Y]After FWU and S3 DUT does not returns to functional till G3]
    Need to check host reset status, global reset status and power failure bits before determining boot mode. They need to be cleared by BIOS before giving control to OS/going to Sx.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit d72b721fca55e1b89a8b2fa2d2d2afddc6bfb5bb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 10:03:46 2017 -0700

    530639:Sync from IceLakeSiPkg
    
    [1305295346] USB3 ACCTRL bit needs to be set in order to transit RXDetect to polling
    [Solution]
    Moved setting of lock bit from DXE phase to PEI phase after the configuration of xHCI controller is done
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit 4e86a99a47a1815af179bb7d5029c1f39735c3b9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 09:41:59 2017 -0700

    530631:[1805281279] xHCI BIOS Guide updates
    [Description] New BIOS Guide revisions appeared for xHCI and programming requires an update
    [Solution] Updated xHCI programming according to newly released xHCI BIOS Guides
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit b7396706b63e94604174c36b4e529c8bfeaea778
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 06:16:10 2017 -0700

    530583:[1805435487][CNL] Move RST RAID power management support into DSDT table in reference code - part 2
            - created AcpiPinDriverLib.asl to manage platform pin states(pin driving and WAKE enable)
            - moved _PSx and _S0W methods into reference code as they are not depenent on the platform
            - changed remapping power management code to call functions from root port scope to disable PCIe slot
            - removed RAID method, all of the information about power management block is aggregated in IR3E method
            - moved WWAN power management to SSDT RTD3, alligned the code to the newest PCIe power management code
            - Added PCH series check in SUSPG functions(available only for PCH-Lp)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl

commit a9f9a6f0bf6ef6061b1f42cd937a5e6706ed0cb2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 02:25:57 2017 -0700

    530515:[1504584661][[GPIO] Yellow Mark Occured with I2C Device w/driver Installed - problem with GPIO ACPI device memory resources order]
    
    Description:
    GPIO ACPI device memory resource should be listed in _CRS in the same order as GPIO HW communities. If not done so GPIO OS driver will reference wrong memory address for a given community.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl

commit 77b3615b0942073aaab465bde1f4dbe2ee807629
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 6 02:25:21 2017 -0700

    530514:[1805492937]Remove deprecated 1v8 tolerance setting from GPIO library
    
    Description:
    Setting 1v8 tolerance is no longer possible from host side thus this capability should be removed from GPIO library API
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/GpioConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c

commit c16e6d9465b267c9ed0c2e2400760790ae330fc8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 19:51:14 2017 -0700

    530436:[1208249179] Promote generic NPK (a.k.a TraceHub) silicon code into ClientSiliconPkg
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf

commit e2fe94e94d83cd9ea6f4f7d4742e94362e8b5bef
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 19:34:22 2017 -0700

    530434:[NO HSD] Update PdoProgramming comment baed on the feedback of PCH TMA review.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h

commit d0543b967c65eed616c45a3608cfdbeb77232889
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 11:51:20 2017 -0700

    530201:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8b2292e23ceed01581c5da45363338853df83f63
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 11:50:59 2017 -0700

    530200:[HSD-ES][client_platf][1504584223, 1504584225] Fix klocwork issues.
    
    1. [CNL] Klocwork issues for Platform code base on CNL Daily_103_00_253 - RegionSize/BaseAddr in BiosGuardHobInit.c
    2. [CNL] Klocwork issues for Security code base on CL_CNL_Release103_00_267
    
    Issue:
    Refer to klocwork logs.
    
    Solution:
    Fix klocwork errors.
    
    Code collab review: https://fm-codecollab.intel.com/ui#review:id=203698
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c

commit 54aca7c8ef4c3a3f313eec49171ee27c819cb582
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 02:03:23 2017 -0700

    530060:[1504584215][cannon_lake][CNL] Klocwork issues for Platform code base on CNL Daily_103_00_253 - Rootportselected in PciHotPlug.c
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 1d45454e12b687c82fdb0d18a83a4d44079330de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 5 01:41:49 2017 -0700

    530049:[1504579123] [CFL-S+CNP-H] S3 resume fail when UsbConfig->PdoProgramming set as FALSE
    [Description]
    Upon disabling PDO programming during boot and allowing for later programming issue was found during S3 resume path due to registers being locked and BIOS tried reprogramming them. This lead to a reset during S3 resume and breaking the path as a result
    [Solution]
    Remove the S3 check in condition for PDO programming to make it possible to program it at a later phase
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 4cfd7a0e8b1b8e65878635c23ec92e7fc067888c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 23:53:34 2017 -0700

    Add Enable/disable DAM(Delayed Authentication Mode ) in BIOS menu
    

Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Include/MkhiMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit faa2bb6943c30237a32d9d6a6f248bcc585f0d72
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 23:19:31 2017 -0700

    530006:[1504579338] Update IpClean to support .i, .ninc files and macro processing for .inc files. Part 2.
    Rename s related .inc include file to .i to unify the file type for IpClean to recognize.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
Intel/CannonLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibGcc.S
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.i
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLibGcc.S
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Chipset.i
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Platform.i
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/SecCore.i

commit 2836bfd25dc2428dc3b620f5848c4a5bc685ab91
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 22:24:48 2017 -0700

    529993:[MRC] fast boot fxies:
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    Note:
    Changes were validate on LPDDR4/LPDDR4x and DDR4 systems and cover cold, fast and warm resets.
    
    cover the following HSD's
    
    Apple : Fast boot failure
    https://hsdes.intel.com/appstore/article/#/1406420326
    
    lp4/x fails fastboot
    https://hsdes.intel.com/resource/1305290715
    
    lp4 fastboot does ddrio init for wrong frequency, setting wrong ICOMP and locking wrong frequency at end of JEDEC reset
    https://hsdes.intel.com/resource/1305316344
    
    MrcNormalMode should not run for all 3 frequencies in fastboot when SAGV enabled
    https://hsdes.intel.com/appstore/article/#/1305316397
    
    lp4/x JEDEC reset on fast flow when SAGV enabled is done with incorrect Outputs->RestoreMRs, for mid and high frequency
    https://hsdes.intel.com/appstore/article/#/1305314413

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Ssa/BiosSsaMemoryConfig.c

commit 42a3b02b30f832a1ec11a0314fb8fae2873a5976
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 19:36:41 2017 -0700

    529974:[1504581165] Cleanup ICL build flags from CNL packages
    
    1. Remove C pre-processor build flag  CPU_ICL, PCH_ICL, ICLPLTPKG_FLAG from CNL project.
    2. Remove PCD gSiPkgTokenSpaceGuid.PcdIclCpuEnable, PkgTokenSpaceGuid.PcdIclPchEnable from CNL project.
    3. Remove ICL specific files from CNL project.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiPmcPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsGpio.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPcie.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchHsioLib/PchHsioLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEspi.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchLpc.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchIshLib/PeiPchIshLib.c
Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPsf.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibrary.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiDisplayInitLib/PeiDisplayInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchLimits.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

commit 4ccdaae0ee621ee299a4a5845b87c3b77de937b2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 11:46:14 2017 -0700

    529945:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3a337426d2dad2aa987bb4b125ae8d5230ba95ca
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 4 09:05:47 2017 -0700

    529941:[1805473376] Add I2C termination settings to platform policy - missing change from CL 529911
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
