Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Sep 26 10:24:21 2016
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing -file ./report/spk_packet_tx_timing_synth.rpt
| Design       : spk_packet_tx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 mua_stream_V_user_0_areset_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.475ns (17.931%)  route 2.174ns (82.069%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.217     1.217    ap_clk
                         FDRE                                         r  mua_stream_V_user_0_areset_d_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.440 f  mua_stream_V_user_0_areset_d_reg/Q
                         net (fo=4, unplaced)         0.458     1.898    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/mua_stream_V_user_0_areset_d_reg
                         LUT5 (Prop_lut5_I0_O)        0.123     2.021 r  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/time_stamp_V_TVALID_INST_0_i_2/O
                         net (fo=5, unplaced)         0.770     2.791    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[0]_2
                         LUT6 (Prop_lut6_I1_O)        0.043     2.834 f  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/mua_stream_V_data_V_0_in_rdy_i_3/O
                         net (fo=30, unplaced)        0.340     3.174    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[0]_0
                         LUT4 (Prop_lut4_I0_O)        0.043     3.217 r  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5_i_2__2/O
                         net (fo=8, unplaced)         0.308     3.525    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[1]_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.568 r  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5_i_1__30/O
                         net (fo=128, unplaced)       0.298     3.866    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/WE
                         RAMD32                                       r  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.510     4.510    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/WCLK
                         RAMD32                                       r  buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.366     4.109    buf_2d_V_0_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          4.109    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  0.243    




