[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FileResolutionFunction/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FileResolutionFunction/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<33> s<32> l<2:1> el<1:2>
n<> u<2> t<NonIntType_Real> p<3> l<2:9> el<2:13>
n<> u<3> t<Data_type> p<6> c<2> s<4> l<2:9> el<2:13>
n<my_real> u<4> t<StringConst> p<6> s<5> l<2:14> el<2:21>
n<my_function2> u<5> t<StringConst> p<6> l<2:27> el<2:39>
n<> u<6> t<Net_type_declaration> p<7> c<3> l<2:1> el<2:40>
n<> u<7> t<Data_declaration> p<8> c<6> l<2:1> el<2:40>
n<> u<8> t<Package_or_generate_item_declaration> p<9> c<7> l<2:1> el<2:40>
n<> u<9> t<Package_item> p<10> c<8> l<2:1> el<2:40>
n<> u<10> t<Description> p<32> c<9> s<31> l<2:1> el<2:40>
n<> u<11> t<Lifetime_Automatic> p<28> s<27> l<4:10> el<4:19>
n<> u<12> t<NonIntType_Real> p<13> l<4:20> el<4:24>
n<> u<13> t<Data_type> p<14> c<12> l<4:20> el<4:24>
n<> u<14> t<Function_data_type> p<15> c<13> l<4:20> el<4:24>
n<> u<15> t<Function_data_type_or_implicit> p<27> c<14> s<16> l<4:20> el<4:24>
n<my_function2> u<16> t<StringConst> p<27> s<25> l<4:25> el<4:37>
n<> u<17> t<TfPortDir_Inp> p<24> s<20> l<4:38> el<4:43>
n<> u<18> t<NonIntType_Real> p<19> l<4:44> el<4:48>
n<> u<19> t<Data_type> p<20> c<18> l<4:44> el<4:48>
n<> u<20> t<Data_type_or_implicit> p<24> c<19> s<21> l<4:44> el<4:48>
n<driver> u<21> t<StringConst> p<24> s<23> l<4:49> el<4:55>
n<> u<22> t<Unsized_dimension> p<23> l<4:56> el<4:58>
n<> u<23> t<Variable_dimension> p<24> c<22> l<4:56> el<4:58>
n<> u<24> t<Tf_port_item> p<25> c<17> l<4:38> el<4:58>
n<> u<25> t<Tf_port_list> p<27> c<24> s<26> l<4:38> el<4:58>
n<> u<26> t<ENDFUNCTION> p<27> l<5:1> el<5:12>
n<> u<27> t<Function_body_declaration> p<28> c<15> l<4:20> el<5:12>
n<> u<28> t<Function_declaration> p<29> c<11> l<4:1> el<5:12>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<4:1> el<5:12>
n<> u<30> t<Package_item> p<31> c<29> l<4:1> el<5:12>
n<> u<31> t<Description> p<32> c<30> l<4:1> el<5:12>
n<> u<32> t<Source_text> p<33> c<10> l<2:1> el<5:12>
n<> u<33> t<Top_level_rule> c<1> l<2:1> el<7:1>
AST_DEBUG_END
[INF:CP0300] Compilation...

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               2
design                                                 1
function                                               1
io_decl                                                1
range                                                  1
real_typespec                                          3
real_var                                               1
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               2
design                                                 1
function                                               1
io_decl                                                1
range                                                  1
real_typespec                                          3
real_var                                               1
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FileResolutionFunction/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FileResolutionFunction/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FileResolutionFunction/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|vpiTypedef:
\_real_typespec: (my_real), line:2:9, endln:2:13
  |vpiParent:
  \_design: (unnamed)
  |vpiName:my_real
  |vpiInstance:
  \_design: (unnamed)
  |vpiFunction:
  \_function: (my_function2), line:4:1, endln:5:12
    |vpiParent:
    \_design: (unnamed)
    |vpiName:my_function2
    |vpiMethod:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_real_var: (my_function2), line:4:20, endln:4:24
      |vpiParent:
      \_function: (my_function2), line:4:1, endln:5:12
      |vpiTypespec:
      \_ref_obj: (my_function2)
        |vpiParent:
        \_real_var: (my_function2), line:4:20, endln:4:24
        |vpiFullName:my_function2
        |vpiActual:
        \_real_typespec: , line:4:20, endln:4:24
      |vpiFullName:my_function2
    |vpiIODecl:
    \_io_decl: (driver), line:4:49, endln:4:55
      |vpiParent:
      \_function: (my_function2), line:4:1, endln:5:12
      |vpiDirection:1
      |vpiName:driver
      |vpiRange:
      \_range: , line:4:56, endln:4:58
        |vpiParent:
        \_io_decl: (driver), line:4:49, endln:4:55
        |vpiLeftRange:
        \_constant: , line:4:56, endln:4:57
          |vpiParent:
          \_range: , line:4:56, endln:4:58
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:56, endln:4:57
          |vpiParent:
          \_range: , line:4:56, endln:4:58
          |vpiDecompile:unsized
          |STRING:unsized
          |vpiConstType:6
      |vpiTypedef:
      \_ref_obj: (my_function2.driver)
        |vpiParent:
        \_io_decl: (driver), line:4:49, endln:4:55
        |vpiFullName:my_function2.driver
        |vpiActual:
        \_real_typespec: , line:4:44, endln:4:48
|vpiTaskFunc:
\_function: (my_function2), line:4:1, endln:5:12
\_weaklyReferenced:
\_real_typespec: , line:4:20, endln:4:24
\_real_typespec: , line:4:44, endln:4:48
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/FileResolutionFunction/dut.sv | ${SURELOG_DIR}/build/regression/FileResolutionFunction/roundtrip/dut_000.sv | 2 | 5 |