{
    "DESIGN_NAME": "uart_controller",
    "VERILOG_FILES": [
        "dir::../../rtl/uart_controller.sv",
        "dir::../../rtl/sync_fifo.sv",
        "dir::../../rtl/uart_transmitter.sv",
        "dir::../../rtl/uart_receiver.sv"
    ],
    "SDC_FILE": "dir::constraints_sky130b.sdc",
    "PLATFORM": "sky130bhd",
    "CLOCK_PORT": "pclk_i",
    "CLOCK_PERIOD": 20.0,
    "RESET_PORT": "presetn_i",
    "RESET_ACTIVE_LOW": 1,
    "IO_PINS": "dir::pin_order_sky130b.cfg",
    "SYNTH_STRATEGY": 0,
    "PL_TARGET_DENSITY": 0.45,
    "FP_CORE_UTIL": 50,
    "DIE_AREA": "0 0 1000 1000",
    "FP_PIN_ORDER_CFG": "dir::pin_order_sky130b.cfg",
    "GDS_OUTPUT": "gds/uart_controller.gds",
    "RUN_LINTER": 1,
    "RUN_HEURISTIC_DRC": 1,
    "RUN_MAGIC_DRC": 1,
    "RUN_KLAYOUT_DRC": 1,
    "RUN_KLAYOUT_XOR": 1,
    "SAVE_FINAL_VERILOG": 1,
    "SAVE_FINAL_DEF": 1,
    "VERBOSE": 1,
    "PDK": "sky130B",
    "PDK_ROOT": "/pdks",
    "LIB_SYNTH": "sky130_fd_sc_hd__tt_025C_1v80",
    "LIB_FASTEST": "sky130_fd_sc_hd__ff_100C_1v95",
    "LIB_SLOWEST": "sky130_fd_sc_hd__ss_150C_1v60",
    "LIB_TYPICAL": "sky130_fd_sc_hd__tt_025C_1v80",
    "CLOCK_BUFFER_FANOUT": 16,
    "FP_IO_HMETAL": 4,
    "FP_IO_VMETAL": 3,
    "FP_IO_VTHICKNESS_MULT": 2,
    "FP_IO_HTHICKNESS_MULT": 2,
    "FP_IO_MIN_DISTANCE": 3,
    "FP_IO_MODE": 1,
    "FP_IO_UNMATCHED_ERROR": 1,
    "FP_PDN_AUTO_ADJUST": 1,
    "FP_PDN_CFG": "dir::pdn_sky130b.cfg",
    "FP_PDN_CHECK_NODES": 1,
    "FP_PDN_CORE_RING": 0,
    "FP_PDN_CORE_RING_HWIDTH": 6.2,
    "FP_PDN_CORE_RING_VWIDTH": 6.2,
    "FP_PDN_CORE_RING_HOFFSET": 6.65,
    "FP_PDN_CORE_RING_VOFFSET": 6.65,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_ENABLE_GLOBAL_CONNECTIONS": 1,
    "FP_PDN_ENABLE_MACROS_GRID": 1,
    "FP_PDN_ENABLE_RAILS": 1,
    "FP_PDN_HOFFSET": 16.65,
    "FP_PDN_HORIZONTAL_HALO": 10,
    "FP_PDN_HPITCH": 153.18,
    "FP_PDN_HSPACING": 1.7,
    "FP_PDN_HWIDTH": 1.6,
    "FP_PDN_IRDROP": 1,
    "FP_PDN_LOWER_LAYER": met4,
    "FP_PDN_RAILS_LAYER": met1,
    "FP_PDN_RAIL_OFFSET": 0,
    "FP_PDN_RAIL_WIDTH": 0.48,
    "FP_PDN_SKIPTRIM": 0,
    "FP_PDN_UPPER_LAYER": met5,
    "FP_PDN_VERTICAL_HALO": 10,
    "FP_PDN_VOFFSET": 16.32,
    "FP_PDN_VPITCH": 153.6,
    "FP_PDN_VSPACING": 1.7,
    "FP_PDN_VWIDTH": 1.6,
    "FP_SIZING": "relative",
    "FP_TAPCELL_DIST": 13,
    "FP_TAP_HORIZONTAL_HALO": 10,
    "FP_TAP_VERTICAL_HALO": 10,
    "FP_WELLTAP_CELL": "sky130_fd_sc_hd__tapvpwrvgnd_1",
    "KLAYOUT_DRC_KLAYOUT_GDS": 0,
    "KLAYOUT_DRC_TECH": "sky130A",
    "KLAYOUT_XOR_GDS": 1,
    "KLAYOUT_XOR_IGNORE_LAYERS": "",
    "KLAYOUT_XOR_THREADS": 1,
    "KLAYOUT_XOR_XML": 1,
    "LEC_ENABLE": 0,
    "LVS_INSERT_POWER_PINS": 1,
    "MAGIC_CONVERT_DRC_TO_RDB": 1,
    "MAGIC_DISABLE_HIER_GDS": 1,
    "MAGIC_DRC_USE_GDS": 1,
    "MAGIC_EXT_USE_GDS": 0,
    "MAGIC_GDS": 1,
    "MAGIC_GENERATE_GDS": 1,
    "MAGIC_GENERATE_LEF": 1,
    "MAGIC_INCLUDE_GDS_POINTERS": 0,
    "MAGIC_MAGICRC": "dir::magic_sky130b.magicrc",
    "MAGIC_PAD": 0,
    "MAGIC_TECH_FILE": "dir::magic_sky130b.tech",
    "MAGIC_WRITE_FULL_LEF": 0,
    "MAGIC_ZEROIZE_ORIG": 0,
    "NETGEN_SETUP_FILE": "dir::netgen_sky130b_setup.tcl",
    "NO_SYNTH_CELL_LIST": "dir::no_synth_sky130b.cells",
    "PL_BASIC_PLACEMENT": 0,
    "PL_DIAMOND_SEARCH_HEIGHT": 100,
    "PL_ESTIMATE_PARASITICS": 1,
    "PL_INIT_COEFF": 0.00002,
    "PL_IO_ITER": 5,
    "PL_LIB": "dir::lib_sky130b.lib",
    "PL_MAX_DISPLACEMENT_X": 500,
    "PL_MAX_DISPLACEMENT_Y": 100,
    "PL_OPTIMIZE_MIRRORING": 1,
    "PL_RANDOM_GLB_PLACEMENT": 0,
    "PL_RANDOM_INITIAL_PLACEMENT": 0,
    "PL_RESIZER_ALLOW_SETUP_VIOS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "PL_RESIZER_BUFFER_OUTPUT_PORTS": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 50,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "PL_RESIZER_MAX_CAP_MARGIN": 20,
    "PL_RESIZER_MAX_SLEW_MARGIN": 20,
    "PL_RESIZER_MAX_WIRE_LENGTH": 0,
    "PL_RESIZER_REPAIR_TIE_FANOUT": 1,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT": 50,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.05,
    "PL_RESIZER_TIE_SEPERATION": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_ROUTABILITY_DRIVEN": 1,
    "PL_SKIP_INITIAL_PLACEMENT": 0,
    "PL_TIME_DRIVEN": 1,
    "PL_WIRELENGTH_COEF": 0.25,
    "ROUTING_CORES": 6,
    "RT_CLOCK_MIN_ROUTING_LAYER": "met5",
    "RT_CLOCK_ROUTING_LAYER": "met5",
    "RT_DIODE_INSERTION_STRATEGY": 3,
    "RT_ECO_ITER": 0,
    "RT_FINAL_ROUTE_REPAIR_ANTENNAS": 1,
    "RT_GRID_REPAIR": 1,
    "RT_MAX_DIODE_INS_PER_CELL": 1,
    "RT_MIN_LAYER": "met1",
    "RT_OVERFLOW_ITERS": 50,
    "RT_PATCH_METAL_LAYERS": "0",
    "RT_REPAIR_ANTENNAS": 1,
    "RT_SETTINGS": "dir::rt_sky130b.tcl",
    "RT_THREADS": 1,
    "RT_TILES": 30,
    "SPEF_EXTRACTOR": "openrc",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "SYNTH_ADDER_TYPE": "YOSYS",
    "SYNTH_BIN": "yosys",
    "SYNTH_BUFFERING": 1,
    "SYNTH_BUFFER_DIRECT_WIRES": 1,
    "SYNTH_CAP_LOAD": 33.442,
    "SYNTH_CLOCK_TRANSITION": 0.15,
    "SYNTH_CLOCK_UNCERTAINTY": 0.25,
    "SYNTH_DEFINES": "USE_POWER_PINS",
    "SYNTH_DRIVING_CELL": "sky130_fd_sc_hd__inv_2",
    "SYNTH_ELABORATE_ONLY": 0,
    "SYNTH_EXTRA_MAPPING_FILE": "",
    "SYNTH_FLAT_TOP": 0,
    "SYNTH_LATCH_MAP": "dir::latch_map_sky130b.v",
    "SYNTH_MAX_FANOUT": 10,
    "SYNTH_MIN_BUF_PORT": "sky130_fd_sc_hd__buf_2 A X",
    "SYNTH_MUX4_MAP": "dir::mux4_map_sky130b.v",
    "SYNTH_MUX_MAP": "dir::mux_map_sky130b.v",
    "SYNTH_NO_FLAT": 0,
    "SYNTH_READ_BLACKBOX_LIB": 0,
    "SYNTH_SCRIPT": "dir::synth_sky130b.tcl",
    "SYNTH_SHARE_RESOURCES": 1,
    "SYNTH_SIZING": 0,
    "SYNTH_STRATEGY": 1,
    "SYNTH_TIEHI_PORT": "sky130_fd_sc_hd__conb_1 HI",
    "SYNTH_TIELO_PORT": "sky130_fd_sc_hd__conb_1 LO",
    "SYNTH_TOP_LEVEL": 1,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "TECH_LEF": "dir::tech_sky130b.lef",
    "TECH_METAL_LAYERS": "li1 met1 met2 met3 met4 met5",
    "USE_ARC_ANTENNA": 1,
    "USE_FILL": 1,
    "VDD_NETS": "vccd1 vccd2 vdda1 vdda2",
    "VDD_PIN": "VPWR",
    "VDD_PIN_VOLTAGE": "1.80",
    "VERILOG_INCLUDE_DIRS": "dir::../../rtl",
    "VSS_NETS": "vssd1 vssd2 vssa1 vssa2",
    "VSS_PIN": "VGND"
} 