<img align="right" src="https://media.giphy.com/media/S8rWeMk5v022c6Z9nS/giphy.gif" width="300"/>

<h1>
<a href="https://git.io/typing-svg">
<img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=26&pause=1000&color=6A5ACD&width=600&lines=Hi%2C+I'm+Adriel+Chaves;Computer+Engineering+Student;SoC+Architecture+%7C+RTL+Design;SystemVerilog+%7C+FPGA+%7C+Linux" alt="Typing SVG" />
</a>
</h1>

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Adriel%20Chaves-blue?logo=linkedin)](https://www.linkedin.com/in/adrielsebastianchavessalazar/)
Â·
[![Email](https://img.shields.io/badge/Email-Contact-informational)](mailto:adriel.chaves@hotmail.com)

---

## ğŸ§­ About Me

Computer Engineering student focused on **SoC architecture, RTL design, and low-level systems development**.  
Hands-on experience with **SystemVerilog, FPGA-based digital systems, and hardware verification**, as well as **computer architecture and systems-level software** using **C/C++ and Linux**.

---

## ğŸ§  Technical Focus

- ğŸ§© SoC Architecture & Computer Architecture  
- âš™ï¸ RTL Design & Functional Verification (SystemVerilog)  
- ğŸ§ª FPGA-Based Digital Systems  
- ğŸ§µ Hardwareâ€“Software Co-Design  
- ğŸ§ Low-Level Systems Programming (Linux, C/C++)

---

## ğŸ› ï¸ Tools & Technologies

| Category | Stack |
|--------|-------|
| **RTL & Hardware** | SystemVerilog Â· FPGA Â· ModelSim Â· Quartus |
| **Systems** | C Â· C++ Â· Linux |
| **Software** | Python |
| **Tooling** | Git Â· CMake |

---

## ğŸš€ Featured Projects

### ğŸ”¹ Computer Engineering Recap (C++)
High-performance, modular simulation framework for **computer architecture**, including CPU pipelines, TLP processors, shared cache systems, and architectural visualization.

ğŸ‘‰ **Repo:** https://github.com/Adriel23456/ComputerEngineeringRecap  
`C++ Â· Computer Architecture Â· Simulation`

---

### ğŸ”¹ Full-Stack Compiler & Runtime System
End-to-end compiler featuring **lexical analysis, parsing, semantic analysis, IR generation, optimization, backend code generation, and runtime support**.

ğŸ‘‰ **Repo:** https://github.com/Adriel23456/Full-Stack-Compiler  
`Python Â· Compilers Â· Systems Software`

---

### ğŸ”¹ FPGA Digital System with VGA & UART
FPGA-based digital system developed in **SystemVerilog**, including VGA controller, FSM-based logic, self-checking testbenches, and **UART communication with Arduino**, developed under **Scrum methodology**.

ğŸ‘‰ **Repo:** https://github.com/Adriel23456/achaves_hnu-ez_dduarte_digital_design_lab_2024  
`SystemVerilog Â· FPGA Â· RTL Verification`

---

## ğŸ“Š GitHub Stats

![GitHub Stats](https://github-readme-stats-git-masterrstaa-rickstaa.vercel.app/api?username=Adriel23456&show_icons=true&theme=dark)

![Top Langs](https://github-readme-stats-git-masterrstaa-rickstaa.vercel.app/api/top-langs/?username=Adriel23456&layout=compact&theme=dark)

---

> *â€œI design and analyze systems close to the hardware â€” from RTL and SoC architecture to low-level software.â€*
