[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677626 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677626 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677626 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12723990 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22754486 heartbeat IPC: 0.997 cumulative IPC: 1.048 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33825395 heartbeat IPC: 0.9033 cumulative IPC: 0.9951 (Simulation time: 00 hr 03 min 16 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39063499 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 07 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39063499 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.024 instructions: 40000000 cycles: 39063499
CPU 0 Branch Prediction Accuracy: 96.17% MPKI: 10.7 Average ROB Occupancy at Mispredict: 36.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.159
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457646 HIT:     419923 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457646 HIT:     419923 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685302 HIT:     467235 MISS:     218067 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359612 HIT:     291900 MISS:      67712 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96870 HIT:       6360 MISS:      90510 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142884 HIT:     142558 MISS:        326 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85936 HIT:      26417 MISS:      59519 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6488952 HIT:    6404357 MISS:      84595 MSHR_MERGE:      27477
cpu0->cpu0_L1I LOAD         ACCESS:    6488952 HIT:    6404357 MISS:      84595 MSHR_MERGE:      27477
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13143950 HIT:   12130778 MISS:    1013172 MSHR_MERGE:     527864
cpu0->cpu0_L1D LOAD         ACCESS:    8058142 HIT:    7528958 MISS:     529184 MSHR_MERGE:     226685
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992203 HIT:    4595649 MISS:     396554 MSHR_MERGE:     299681
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93605 HIT:       6171 MISS:      87434 MSHR_MERGE:       1498
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.54 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5567793 HIT:    5455855 MISS:     111938 MSHR_MERGE:      50765
cpu0->cpu0_ITLB LOAD         ACCESS:    5567793 HIT:    5455855 MISS:     111938 MSHR_MERGE:      50765
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.402 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12446453 HIT:   11727273 MISS:     719180 MSHR_MERGE:     322707
cpu0->cpu0_DTLB LOAD         ACCESS:   12446453 HIT:   11727273 MISS:     719180 MSHR_MERGE:     322707
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.01 cycles
cpu0->LLC TOTAL        ACCESS:     335828 HIT:     194870 MISS:     140958 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67712 HIT:      36608 MISS:      31104 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90510 HIT:      10951 MISS:      79559 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118087 HIT:     117997 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59519 HIT:      29314 MISS:      30205 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1333
  ROW_BUFFER_MISS:     139531
  AVG DBUS CONGESTED CYCLE: 11.57
Channel 0 WQ ROW_BUFFER_HIT:      11562
  ROW_BUFFER_MISS:      73352
  FULL:          0
Channel 0 REFRESHES ISSUED:       3255
