---
title:          "CIFER: A Cache-Coherent 12-nm 16-mm 2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6/mm 2 Synthesizable eFPGA"
date:           2023-08-08 00:01:00 +0800
selected:       false
pub:            "IEEE Solid-State Circuits Letters"
pub_date:       "2023"
# abstract: >-
#   Cover image is a photo by Thomas Renaud on Unsplash. The abstract of the publication is meant to be a TLDR (very brief summary with 1~2 sentences) of your paper.
cover:          /assets/images/covers/sscl.png
authors:
- Ang Li
- Ting-Jung Chang
- Fei Gao
- Tuan Ta
- Georgios Tziantzioulis
- Yanghui Ou
- Moyang Wang
- Jinzheng Tu
- Kaifeng Xu
- Paul J Jackson
- August Ning
- Grigory Chirkov
- Marcelo Orenes-Vera
- Shady Agwa
- Xiaoyu Yan
- Eric Tang
- Jonathan Balkind
- Christopher Batten
- David Wentzlaff

links:
  Paper: https://ieeexplore.ieee.org/abstract/document/10210635
---