<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: SSP Public Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>SSP Public Macros<br>
<small>
[<a class="el" href="group___s_s_p.html">SSP</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6333b5eaf9d5301431fc0399c0d417d5">SSP_CPHA_FIRST</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g04ad38295445819979f55503eed5c177">SSP_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;SSP_CR0_CPHA_SECOND</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gf64aec37a92ca6c14c23af6fc0052ccb">SSP_CPOL_HI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g1e10eccdb2b293607764028aab1b98a9">SSP_CPOL_LO</a>&nbsp;&nbsp;&nbsp;SSP_CR0_CPOL_HI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gc6bc4b92810caa934b2d7116390098c6">SSP_SLAVE_MODE</a>&nbsp;&nbsp;&nbsp;SSP_CR1_SLAVE_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g3c9cbd4f4b8169253d26f4d40cdc414d">SSP_MASTER_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g238b6583278a25eba784cc4084ecd87f">SSP_DATABIT_4</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gaab22a8bc9a3fdbf77451c0a71970f29">SSP_DATABIT_5</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gab15bd61146f368a6eae98cb47586aa9">SSP_DATABIT_6</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g22e347ea7a0a898ff97b6ca200aa5cd0">SSP_DATABIT_7</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gd5351b3c8a625149e6ff44bf96c0c71b">SSP_DATABIT_8</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g63076fc45604c634c7935aa8310d9a4d">SSP_DATABIT_9</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g8e8220666e083d725cb5ca12863e3398">SSP_DATABIT_10</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g4c54d482586fe521fc51fe2f660d92db">SSP_DATABIT_11</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g60cef3d2aa9a028b4e648abca8a20ea6">SSP_DATABIT_12</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6e7696139bcc6ffbea4c7633db5691bc">SSP_DATABIT_13</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g23092c43aa47e79b5c540e1c8bcfb43f">SSP_DATABIT_14</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gfb96efb2ad42b6804003beb416bf513f">SSP_DATABIT_15</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g8a5285b118c9dc1a7f2ce6c4caa3b962">SSP_DATABIT_16</a>&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ge60b1441f3ecdb03755304c320d89337">SSP_FRAME_SPI</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_SPI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gcc8028fc65d645b5c0ac06863bc8cd9c">SSP_FRAME_TI</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_TI</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gb908ae3d749411618396107e2e0c635e">SSP_FRAME_MICROWIRE</a>&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_MICROWIRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gdb3e00bb8249856e4ace28ea931bb177">SSP_STAT_TXFIFO_EMPTY</a>&nbsp;&nbsp;&nbsp;SSP_SR_TFE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g9a88c97aaba7a01be0842d099cf7958c">SSP_STAT_TXFIFO_NOTFULL</a>&nbsp;&nbsp;&nbsp;SSP_SR_TNF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g3b0ac9bf74e9d93e0a60a225ada68504">SSP_STAT_RXFIFO_NOTEMPTY</a>&nbsp;&nbsp;&nbsp;SSP_SR_RNE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g12ae92a4672cd13f9e3c4b1330384d0e">SSP_STAT_RXFIFO_FULL</a>&nbsp;&nbsp;&nbsp;SSP_SR_RFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g618e52f34a11a7e9414d18a2e56be63c">SSP_STAT_BUSY</a>&nbsp;&nbsp;&nbsp;SSP_SR_BSY</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g7db87dea06af8ba8368be4dcccfd97d3">SSP_INTCFG_ROR</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g4716c2b633cc0698f6e515ffb7abedbd">SSP_INTCFG_RT</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g20c9695e3dde083db7f54d6715c5573c">SSP_INTCFG_RX</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g12314c10c13b5663431e2f3d794d8e6d">SSP_INTCFG_TX</a>&nbsp;&nbsp;&nbsp;SSP_IMSC_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g849060f3ae22fc69e37410b1607c6d49">SSP_INTSTAT_ROR</a>&nbsp;&nbsp;&nbsp;SSP_MIS_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gec7fec10a4c64bd3391c91c832e040c5">SSP_INTSTAT_RT</a>&nbsp;&nbsp;&nbsp;SSP_MIS_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gcf36c76c863756c8bfda4057637cc034">SSP_INTSTAT_RX</a>&nbsp;&nbsp;&nbsp;SSP_MIS_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g76c22817987e49834f2280f48c7b3c64">SSP_INTSTAT_TX</a>&nbsp;&nbsp;&nbsp;SSP_MIS_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gfee0d65700b9a2ef6e508755bfacb32e">SSP_INTSTAT_RAW_ROR</a>&nbsp;&nbsp;&nbsp;SSP_RIS_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#ga7d981043c996b7721a7c729d0c065df">SSP_INTSTAT_RAW_RT</a>&nbsp;&nbsp;&nbsp;SSP_RIS_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gf52e1a3479fa4d119a298302ca1a3e9e">SSP_INTSTAT_RAW_RX</a>&nbsp;&nbsp;&nbsp;SSP_RIS_RX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g45e392f2778d7ad3ddc710006ce16c96">SSP_INTSTAT_RAW_TX</a>&nbsp;&nbsp;&nbsp;SSP_RIS_TX</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gb79665cc09989a9730abb6b5452df1d7">SSP_INTCLR_ROR</a>&nbsp;&nbsp;&nbsp;SSP_ICR_ROR</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g36b024118d27e68540e8e403b897ed75">SSP_INTCLR_RT</a>&nbsp;&nbsp;&nbsp;SSP_ICR_RT</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#gc294ff35d73ad16084bd157fec3bcfc6">SSP_DMA_RX</a>&nbsp;&nbsp;&nbsp;SSP_DMA_RXDMA_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g442c2b693b567292aaa17bdba6789094">SSP_DMA_TX</a>&nbsp;&nbsp;&nbsp;SSP_DMA_TXDMA_EN</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g50dbb53cd4d651137a9826f1cee0156b">SSP_STAT_DONE</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___public___macros.html#g6fadaf52886e10c84c3461b43c216de4">SSP_STAT_ERROR</a>&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;9)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g6333b5eaf9d5301431fc0399c0d417d5"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPHA_FIRST" ref="g6333b5eaf9d5301431fc0399c0d417d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_FIRST&nbsp;&nbsp;&nbsp;((uint32_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP configuration parameter defines Clock phase control bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00055">55</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g04ad38295445819979f55503eed5c177"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPHA_SECOND" ref="g04ad38295445819979f55503eed5c177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPHA_SECOND&nbsp;&nbsp;&nbsp;SSP_CR0_CPHA_SECOND          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00056">56</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf64aec37a92ca6c14c23af6fc0052ccb"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPOL_HI" ref="gf64aec37a92ca6c14c23af6fc0052ccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_HI&nbsp;&nbsp;&nbsp;((uint32_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock polarity control bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00066">66</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1e10eccdb2b293607764028aab1b98a9"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPOL_LO" ref="g1e10eccdb2b293607764028aab1b98a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPOL_LO&nbsp;&nbsp;&nbsp;SSP_CR0_CPOL_HI          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00067">67</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8e8220666e083d725cb5ca12863e3398"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_10" ref="g8e8220666e083d725cb5ca12863e3398" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_10&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 10 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00080">80</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4c54d482586fe521fc51fe2f660d92db"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_11" ref="g4c54d482586fe521fc51fe2f660d92db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_11&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 11 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00081">81</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g60cef3d2aa9a028b4e648abca8a20ea6"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_12" ref="g60cef3d2aa9a028b4e648abca8a20ea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_12&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 12 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00082">82</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6e7696139bcc6ffbea4c7633db5691bc"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_13" ref="g6e7696139bcc6ffbea4c7633db5691bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_13&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 13 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00083">83</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g23092c43aa47e79b5c540e1c8bcfb43f"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_14" ref="g23092c43aa47e79b5c540e1c8bcfb43f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_14&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 14 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00084">84</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfb96efb2ad42b6804003beb416bf513f"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_15" ref="gfb96efb2ad42b6804003beb416bf513f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_15&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 15 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00085">85</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8a5285b118c9dc1a7f2ce6c4caa3b962"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_16" ref="g8a5285b118c9dc1a7f2ce6c4caa3b962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_16&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 16 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00086">86</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g238b6583278a25eba784cc4084ecd87f"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_4" ref="g238b6583278a25eba784cc4084ecd87f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_4&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP data bit number defines Databit number = 4 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00074">74</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaab22a8bc9a3fdbf77451c0a71970f29"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_5" ref="gaab22a8bc9a3fdbf77451c0a71970f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_5&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 5 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00075">75</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gab15bd61146f368a6eae98cb47586aa9"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_6" ref="gab15bd61146f368a6eae98cb47586aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_6&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 6 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00076">76</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g22e347ea7a0a898ff97b6ca200aa5cd0"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_7" ref="g22e347ea7a0a898ff97b6ca200aa5cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_7&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 7 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00077">77</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd5351b3c8a625149e6ff44bf96c0c71b"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_8" ref="gd5351b3c8a625149e6ff44bf96c0c71b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_8&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 8 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00078">78</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g63076fc45604c634c7935aa8310d9a4d"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DATABIT_9" ref="g63076fc45604c634c7935aa8310d9a4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DATABIT_9&nbsp;&nbsp;&nbsp;SSP_CR0_DSS(9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Databit number = 9 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00079">79</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc294ff35d73ad16084bd157fec3bcfc6"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DMA_RX" ref="gc294ff35d73ad16084bd157fec3bcfc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_RX&nbsp;&nbsp;&nbsp;SSP_DMA_RXDMA_EN          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP DMA defines SSP bit for enabling RX DMA 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00160">160</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g442c2b693b567292aaa17bdba6789094"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DMA_TX" ref="g442c2b693b567292aaa17bdba6789094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_TX&nbsp;&nbsp;&nbsp;SSP_DMA_TXDMA_EN          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP bit for enabling TX DMA 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00162">162</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb908ae3d749411618396107e2e0c635e"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_FRAME_MICROWIRE" ref="gb908ae3d749411618396107e2e0c635e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_MICROWIRE&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_MICROWIRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
National Micro-wire mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00094">94</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge60b1441f3ecdb03755304c320d89337"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_FRAME_SPI" ref="ge60b1441f3ecdb03755304c320d89337" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_SPI&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_SPI          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Frame Format definition Motorola SPI mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00090">90</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcc8028fc65d645b5c0ac06863bc8cd9c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_FRAME_TI" ref="gcc8028fc65d645b5c0ac06863bc8cd9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_FRAME_TI&nbsp;&nbsp;&nbsp;SSP_CR0_FRF_TI          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TI synchronous serial mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00092">92</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7db87dea06af8ba8368be4dcccfd97d3"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCFG_ROR" ref="g7db87dea06af8ba8368be4dcccfd97d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_ROR&nbsp;&nbsp;&nbsp;SSP_IMSC_ROR          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Interrupt Configuration defines Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00114">114</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4716c2b633cc0698f6e515ffb7abedbd"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCFG_RT" ref="g4716c2b633cc0698f6e515ffb7abedbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_RT&nbsp;&nbsp;&nbsp;SSP_IMSC_RT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00116">116</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g20c9695e3dde083db7f54d6715c5573c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCFG_RX" ref="g20c9695e3dde083db7f54d6715c5573c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_RX&nbsp;&nbsp;&nbsp;SSP_IMSC_RX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00118">118</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12314c10c13b5663431e2f3d794d8e6d"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCFG_TX" ref="g12314c10c13b5663431e2f3d794d8e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCFG_TX&nbsp;&nbsp;&nbsp;SSP_IMSC_TX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00120">120</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb79665cc09989a9730abb6b5452df1d7"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCLR_ROR" ref="gb79665cc09989a9730abb6b5452df1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCLR_ROR&nbsp;&nbsp;&nbsp;SSP_ICR_ROR          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Interrupt Clear defines Writing a 1 to this bit clears the "frame was received when RxFIFO was full" interrupt 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00151">151</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g36b024118d27e68540e8e403b897ed75"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTCLR_RT" ref="g36b024118d27e68540e8e403b897ed75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTCLR_RT&nbsp;&nbsp;&nbsp;SSP_ICR_RT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Writing a 1 to this bit clears the "Rx FIFO was not empty and has not been read for a timeout period" interrupt 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfee0d65700b9a2ef6e508755bfacb32e"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RAW_ROR" ref="gfee0d65700b9a2ef6e508755bfacb32e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_ROR&nbsp;&nbsp;&nbsp;SSP_RIS_ROR          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Raw Interrupt Status defines Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga7d981043c996b7721a7c729d0c065df"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RAW_RT" ref="ga7d981043c996b7721a7c729d0c065df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_RT&nbsp;&nbsp;&nbsp;SSP_RIS_RT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf52e1a3479fa4d119a298302ca1a3e9e"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RAW_RX" ref="gf52e1a3479fa4d119a298302ca1a3e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_RX&nbsp;&nbsp;&nbsp;SSP_RIS_RX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g45e392f2778d7ad3ddc710006ce16c96"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RAW_TX" ref="g45e392f2778d7ad3ddc710006ce16c96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RAW_TX&nbsp;&nbsp;&nbsp;SSP_RIS_TX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g849060f3ae22fc69e37410b1607c6d49"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_ROR" ref="g849060f3ae22fc69e37410b1607c6d49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_ROR&nbsp;&nbsp;&nbsp;SSP_MIS_ROR          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Configured Interrupt Status defines Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00126">126</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gec7fec10a4c64bd3391c91c832e040c5"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RT" ref="gec7fec10a4c64bd3391c91c832e040c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RT&nbsp;&nbsp;&nbsp;SSP_MIS_RT          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf36c76c863756c8bfda4057637cc034"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_RX" ref="gcf36c76c863756c8bfda4057637cc034" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_RX&nbsp;&nbsp;&nbsp;SSP_MIS_RX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g76c22817987e49834f2280f48c7b3c64"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_INTSTAT_TX" ref="g76c22817987e49834f2280f48c7b3c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_INTSTAT_TX&nbsp;&nbsp;&nbsp;SSP_MIS_TX          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00132">132</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3c9cbd4f4b8169253d26f4d40cdc414d"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MASTER_MODE" ref="g3c9cbd4f4b8169253d26f4d40cdc414d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MASTER_MODE&nbsp;&nbsp;&nbsp;((uint32_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00071">71</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc6bc4b92810caa934b2d7116390098c6"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SLAVE_MODE" ref="gc6bc4b92810caa934b2d7116390098c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SLAVE_MODE&nbsp;&nbsp;&nbsp;SSP_CR1_SLAVE_EN          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP master mode enable 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00070">70</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g618e52f34a11a7e9414d18a2e56be63c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_BUSY" ref="g618e52f34a11a7e9414d18a2e56be63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_BUSY&nbsp;&nbsp;&nbsp;SSP_SR_BSY          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status SSP Busy bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00108">108</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g50dbb53cd4d651137a9826f1cee0156b"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_DONE" ref="g50dbb53cd4d651137a9826f1cee0156b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_DONE&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Done 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00165">165</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6fadaf52886e10c84c3461b43c216de4"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_ERROR" ref="g6fadaf52886e10c84c3461b43c216de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_ERROR&nbsp;&nbsp;&nbsp;(1UL&lt;&lt;9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00166">166</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12ae92a4672cd13f9e3c4b1330384d0e"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_RXFIFO_FULL" ref="g12ae92a4672cd13f9e3c4b1330384d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_RXFIFO_FULL&nbsp;&nbsp;&nbsp;SSP_SR_RFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status RX FIFO full bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00106">106</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3b0ac9bf74e9d93e0a60a225ada68504"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_RXFIFO_NOTEMPTY" ref="g3b0ac9bf74e9d93e0a60a225ada68504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_RXFIFO_NOTEMPTY&nbsp;&nbsp;&nbsp;SSP_SR_RNE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status RX FIFO not empty bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00104">104</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdb3e00bb8249856e4ace28ea931bb177"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_TXFIFO_EMPTY" ref="gdb3e00bb8249856e4ace28ea931bb177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_TXFIFO_EMPTY&nbsp;&nbsp;&nbsp;SSP_SR_TFE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP Status defines SSP status TX FIFO Empty bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00100">100</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9a88c97aaba7a01be0842d099cf7958c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_STAT_TXFIFO_NOTFULL" ref="g9a88c97aaba7a01be0842d099cf7958c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_STAT_TXFIFO_NOTFULL&nbsp;&nbsp;&nbsp;SSP_SR_TNF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status TX FIFO not full bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00102">102</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:39 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
