// Seed: 1601721717
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    inout tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    inout wire id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    output logic id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input tri id_13
);
  always
    if (1 > id_10) id_9 <= 1;
    else id_2 = id_12;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_4,
      id_12,
      id_5,
      id_8,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
