
pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -pdc C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/Constrain.pdc -o FPGA_Intan_Driver_impl_1_map.udb -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

INFO <52291017> - Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
Running general design DRC...

WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.



Design Summary:
   Number of slice registers: 2491 out of  5280 (47%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           3476 out of  5280 (66%)
      Number of logic LUT4s:             1006
      Number of inserted feedthru LUT4s: 2177
      Number of replicated LUT4s:         51
      Number of ripple logic:            121 (242 LUT4s)
   Number of IO sites used:   22 out of 39 (56%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 22 out of 39 (56%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port i_clk)
      Net pll_clk_int: 2478 loads, 2478 rising, 0 falling (Driver: Pin pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  71
      Net VCC_net: 2 loads, 0 SLICEs
      Net n21707: 1 loads, 1 SLICEs
      Net Controller_inst.n4: 32 loads, 32 SLICEs
      Net Controller_inst.int_STM32_TX_DV: 512 loads, 512 SLICEs
      Net Controller_inst.n2974: 3 loads, 3 SLICEs
      Net Controller_inst.n14709: 4 loads, 4 SLICEs
      Net Controller_inst.n10191: 16 loads, 16 SLICEs
      Net Controller_inst.n10193: 16 loads, 16 SLICEs
      Net Controller_inst.n10199: 16 loads, 16 SLICEs
      Net Controller_inst.n10205: 16 loads, 16 SLICEs
      Net Controller_inst.n10211: 16 loads, 16 SLICEs
      Net Controller_inst.n10217: 16 loads, 16 SLICEs
      Net Controller_inst.n10231: 16 loads, 16 SLICEs
      Net Controller_inst.n10181: 16 loads, 16 SLICEs
      Net Controller_inst.n10185: 16 loads, 16 SLICEs
      Net Controller_inst.n10195: 16 loads, 16 SLICEs
      Net Controller_inst.n10201: 16 loads, 16 SLICEs
      Net Controller_inst.n10203: 16 loads, 16 SLICEs
      Net Controller_inst.n10209: 16 loads, 16 SLICEs
      Net Controller_inst.n10225: 16 loads, 16 SLICEs
      Net Controller_inst.n10233: 16 loads, 16 SLICEs
      Net Controller_inst.n10239: 16 loads, 16 SLICEs
      Net Controller_inst.n10247: 16 loads, 16 SLICEs
      Net Controller_inst.n10255: 16 loads, 16 SLICEs
      Net Controller_inst.n10263: 16 loads, 16 SLICEs
      Net Controller_inst.n10265: 16 loads, 16 SLICEs
      Net Controller_inst.n10267: 16 loads, 16 SLICEs
      Net Controller_inst.n10269: 16 loads, 16 SLICEs
      Net Controller_inst.n10271: 16 loads, 16 SLICEs
      Net Controller_inst.n10245: 16 loads, 16 SLICEs
      Net Controller_inst.n10261: 16 loads, 16 SLICEs
      Net Controller_inst.n10139: 16 loads, 16 SLICEs
      Net Controller_inst.n10145: 16 loads, 16 SLICEs
      Net Controller_inst.n10153: 16 loads, 16 SLICEs
      Net Controller_inst.n10159: 16 loads, 16 SLICEs
      Net Controller_inst.n10165: 16 loads, 16 SLICEs
      Net Controller_inst.n10169: 16 loads, 16 SLICEs
      Net Controller_inst.n10213: 512 loads, 512 SLICEs
      Net Controller_inst.n10177: 512 loads, 512 SLICEs
      Net Controller_inst.n5: 1 loads, 1 SLICEs
      Net Controller_inst.n4_adj_2598: 14 loads, 14 SLICEs
      Net Controller_inst.n4_adj_2607: 32 loads, 32 SLICEs
      Net Controller_inst.n10207: 7 loads, 7 SLICEs
      Net Controller_inst.n5_adj_2609: 32 loads, 32 SLICEs
      Net Controller_inst.n15472: 1 loads, 1 SLICEs
      Net Controller_inst.int_RHD_TX_DV: 16 loads, 16 SLICEs
      Net Controller_inst.n23317: 1 loads, 1 SLICEs
      Net Controller_inst.n22826: 1 loads, 1 SLICEs
      Net Controller_inst.n11_c: 1 loads, 1 SLICEs
      Net Controller_inst.n10189: 16 loads, 16 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n14718: 10 loads, 10 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n14728: 4 loads, 4 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n23449: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.n12514: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16577: 11 loads, 11 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22842: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14740: 1 loads, 1 SLICEs
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14763: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.n2981: 16 loads, 16 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14719: 5 loads, 5 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14716: 4 loads, 4 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14743: 1 loads, 1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14738: 1 loads, 1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3046: 1 loads, 1 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20376: 6 loads, 6 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14798: 4 loads, 4 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14804: 3 loads, 3 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403: 8 loads, 8 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w: 1 loads, 0 SLICEs
      Net Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w: 1 loads, 0 SLICEs
   Number of LSRs:  4
      Net n18907: 1 loads, 1 SLICEs
      Net maxfan_replicated_net_1486: 485 loads, 485 SLICEs
      Net o_reset_c: 999 loads, 999 SLICEs
      Net maxfan_replicated_net_999: 966 loads, 966 SLICEs
   Top 10 highest fanout non-clock nets:
      Net maxfan_replicated_net_999: 1000 loads
      Net o_reset_c: 1000 loads
      Net Controller_inst.int_STM32_TX_DV: 536 loads
      Net Controller_inst.n10177: 512 loads
      Net Controller_inst.n10213: 512 loads
      Net maxfan_replicated_net_1486: 485 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1]: 213 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0]: 159 loads
      Net VCC_net: 82 loads
      Net Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2]: 66 loads
Running physical design DRC...

WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
 


   Number of warnings:  2
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 14
   Total number of constraints dropped: 0


Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 117 MB

Checksum -- map: 610c2b8846d59bbe65c326eec6271a1ef49ad034
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /3 secs 

pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_par.tcl"

Lattice Place and Route Report for Design "FPGA_Intan_Driver_impl_1_map.udb"
Tue Jan  6 17:35:42 2026

PAR: Place And Route Radiant Software (64-bit) 2023.2.1.288.0.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	FPGA_Intan_Driver_impl_1_map.udb FPGA_Intan_Driver_impl_1_par.dir/5_1.udb 

Loading FPGA_Intan_Driver_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified
WARNING <70001944> - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 3 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified

WARNING: Database constraint "create_generated_clock -name {pll_clk_int} -source [get_pins pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -multiply_by 3 [get_pins pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL]" does not have corresponding timing constraint. Please check if the resource objects of the constraint are valid carefully!
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
WARNING <71003020> - Top module port 'CTRL0_IN' does not connect to anything.
Number of Signals: 6200
Number of Connections: 16269
Device utilization summary:

   SLICE (est.)    1818/2640         69% used
     LUT           3476/5280         66% used
     REG           2491/5280         47% used
   PIO               19/56           34% used
                     19/36           52% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                1/30            3% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          3/3           100% used

Pin Constraint Summary:
   9 out of 19 pins locked (47% locked).
.
............
Finished Placer Phase 0 (HIER). CPU time: 5 secs , REAL time: 7 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 8 secs , REAL time: 10 secs 

Starting Placer Phase 1. CPU time: 8 secs , REAL time: 10 secs 
..  ..
....................

Placer score = 585508.

Device SLICE utilization summary after final SLICE packing:
   SLICE           1800/2640         68% used

WARNING <70001944> - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 3 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified
Finished Placer Phase 1. CPU time: 37 secs , REAL time: 38 secs 

Starting Placer Phase 2.
.

Placer score =  633581
Finished Placer Phase 2.  CPU time: 38 secs , REAL time: 39 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "pll_clk_int" from OUTGLOBAL on comp "pll_inst.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 1309, ce load = 0, sr load = 0
  PRIMARY "o_reset_c" from Q1 on comp "Controller_inst.SLICE_2621" on site "R14C27B", clk load = 0, ce load = 0, sr load = 521
  PRIMARY "maxfan_replicated_net_999" from Q1 on comp "SLICE_124" on site "R8C2D", clk load = 0, ce load = 0, sr load = 505
  PRIMARY "Controller_inst.int_STM32_TX_DV" from Q1 on comp "Controller_inst.SLICE_3208" on site "R9C15D", clk load = 0, ce load = 257, sr load = 0
  PRIMARY "Controller_inst.n10213" from F1 on comp "Controller_inst.SLICE_3036" on site "R12C25A", clk load = 0, ce load = 259, sr load = 0
  PRIMARY "Controller_inst.n10177" from F0 on comp "Controller_inst.SLICE_3039" on site "R8C31D", clk load = 0, ce load = 268, sr load = 0
  PRIMARY "maxfan_replicated_net_1486" from Q0 on comp "SLICE_124" on site "R8C2D", clk load = 0, ce load = 0, sr load = 258

  PRIMARY  : 7 out of 8 (87%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   19 out of 56 (33.9%) I/O sites used.
   19 out of 36 (52.8%) bonded I/O sites used.
   Number of I/O components: 19; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 11 / 14 ( 78%) | 3.3V       |            |            |
| 1        | 4 / 14 ( 28%)  | 3.3V       |            |            |
| 2        | 4 / 8 ( 50%)   | 3.3V       |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 38 secs , REAL time: 39 secs 


Checksum -- place: 66b8f651757772a716f92a8df0022952b6580b58
Writing design to file FPGA_Intan_Driver_impl_1_par.dir/5_1.udb ...

WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified

Start NBR router at 17:36:22 01/06/26

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
2698 connections routed with dedicated routing resources
7 global clock signals routed
6075 connections routed (of 12832 total) (47.34%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (7 used out of 8 available):
#0  Signal "maxfan_replicated_net_1486"
       Control loads: 258   out of   258 routed (100.00%)
#1  Signal "Controller_inst.n10213"
       Control loads: 259   out of   259 routed (100.00%)
#3  Signal "Controller_inst.n10177"
       Control loads: 268   out of   268 routed (100.00%)
#4  Signal "o_reset_c"
       Control loads: 521   out of   521 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#5  Signal "Controller_inst.int_STM32_TX_DV"
       Control loads: 257   out of   257 routed (100.00%)
       Data    loads: 0     out of    24 routed (  0.00%)
#6  Signal "maxfan_replicated_net_999"
       Control loads: 505   out of   505 routed (100.00%)
       Data    loads: 0     out of    34 routed (  0.00%)
#7  Signal "pll_clk_int"
       Clock   loads: 1309  out of  1309 routed (100.00%)
Other clocks:
    Signal "i_clk_c"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "pll_inst.lscc_pll_inst.feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING <70001944> - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 3 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 17:36:24 01/06/26
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
148(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 14 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 17:36:36 01/06/26
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 14 secs 
Level 4, iteration 2
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 14 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 14 secs 

Start NBR section for post-routing at 17:36:36 01/06/26

End NBR router with 0 unrouted connection
WARNING <70001944> - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 3 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
Requested speed is the same as database speed
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Checksum -- route: 5ded29cb38358669955892ad9b61f014a383c5f9

Total CPU time 18 secs 
Total REAL time: 18 secs 
Completely routed.
End of route.  12832 routed (100.00%); 0 unrouted.

Writing design to file FPGA_Intan_Driver_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 57 secs 
Total REAL Time: 59 secs 
Peak Memory Usage: 192.45 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /59 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "FPGA_Intan_Driver_impl_1.twr" "FPGA_Intan_Driver_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt FPGA_Intan_Driver_impl_1.twr FPGA_Intan_Driver_impl_1.udb -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.28 seconds

Initializing timer
Starting design annotation....
WARNING <70001944> - No source clock for
	generated clock	create_generated_clock -name {pll_clk_int} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 3 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  1309  counted  11399  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 141 MB

 6.773706s wall, 6.484375s user + 0.203125s system = 6.687500s CPU (98.7%)


tmcheck -par "FPGA_Intan_Driver_impl_1.par" 

pnmainc -run pnmain "FPGA_Intan_Driver_impl_1_bit.tcl"
Loading FPGA_Intan_Driver_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - bitgen: Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'

WARNING <77001031> - bitgen: In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/impl_1/FPGA_Intan_Driver_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 154 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /2 secs 

ibisgen "FPGA_Intan_Driver_impl_1.udb" "C:/lscc/radiant/2023.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.1.288.0

Tue Jan  6 17:36:57 2026

Loading FPGA_Intan_Driver_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'CTRL0_IN' in the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {13} [get_ports CTRL0_IN]', the locate object is not specified
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\david\Desktop\WiFi Headstage\WiFiHeadstage V2\FPGA\FPGA_Intan_Driver\impl_1\IBIS\FPGA_Intan_Driver_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "FPGA_Intan_Driver_impl_1.udb"  -o "FPGA_Intan_Driver_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  top_level
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the FPGA_Intan_Driver_impl_1 design file.

Writing Verilog netlist to file FPGA_Intan_Driver_impl_1_vo.vo
Writing SDF timing to file FPGA_Intan_Driver_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 9 secs 
Total REAL Time: 10 secs 
Peak Memory Usage: 213 MB
