{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617462872464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617462872465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  3 18:14:32 2021 " "Processing started: Sat Apr  3 18:14:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617462872465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462872465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arbiter -c arbiter " "Command: quartus_map --read_settings_files=on --write_settings_files=off arbiter -c arbiter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462872465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617462872729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617462872729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617462883354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mask_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file mask_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mask_arbiter " "Found entity 1: mask_arbiter" {  } { { "mask_arbiter.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/mask_arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617462883355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_arbiter " "Found entity 1: priority_arbiter" {  } { { "priority_arbiter.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/priority_arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617462883355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_creator.v 1 1 " "Found 1 design units, including 1 entities, in source file enable_creator.v" { { "Info" "ISGN_ENTITY_NAME" "1 enable_creator " "Found entity 1: enable_creator" {  } { { "enable_creator.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/enable_creator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617462883356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptr_increment.v 1 1 " "Found 1 design units, including 1 entities, in source file ptr_increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptr_increment " "Found entity 1: ptr_increment" {  } { { "ptr_increment.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/ptr_increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617462883357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable mask_arbiter.v(35) " "Verilog HDL Implicit Net warning at mask_arbiter.v(35): created implicit net for \"enable\"" {  } { { "mask_arbiter.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/mask_arbiter.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617462883357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arbiter " "Elaborating entity \"arbiter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617462883418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_arbiter mask_arbiter:ma " "Elaborating entity \"mask_arbiter\" for hierarchy \"mask_arbiter:ma\"" {  } { { "arbiter.v" "ma" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/arbiter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617462883420 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "ptr mask_arbiter.v(20) " "Verilog HDL Port Connection error at mask_arbiter.v(20): output or inout port \"ptr\" must be connected to a structural net expression" {  } { { "mask_arbiter.v" "" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/mask_arbiter.v" 20 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1617462883421 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mask_arbiter:ma " "Can't elaborate user hierarchy \"mask_arbiter:ma\"" {  } { { "arbiter.v" "ma" { Text "/home/ummagumm_a/Projects/FPGA_Projects/mask_arbiter/arbiter.v" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617462883421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617462883482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  3 18:14:43 2021 " "Processing ended: Sat Apr  3 18:14:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617462883482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617462883482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617462883482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883482 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617462883623 ""}
