{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631023099733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631023099734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 21:58:19 2021 " "Processing started: Tue Sep 07 21:58:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631023099734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631023099734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiSim -c MultiSim " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiSim -c MultiSim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631023099734 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631023099933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl files/multisim.vhd 4 2 " "Found 4 design units, including 2 entities, in source file hdl files/multisim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-DFF_arch " "Found design unit 1: D_flip_flop-DFF_arch" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631023100194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MultiSim-MultiSim_arch " "Found design unit 2: MultiSim-MultiSim_arch" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631023100194 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631023100194 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiSim " "Found entity 2: MultiSim" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631023100194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631023100194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiSim " "Elaborating entity \"MultiSim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631023100212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n1 MultiSim.vhd(43) " "Verilog HDL or VHDL warning at MultiSim.vhd(43): object \"n1\" assigned a value but never read" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631023100213 "|MultiSim"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n2 MultiSim.vhd(43) " "Verilog HDL or VHDL warning at MultiSim.vhd(43): object \"n2\" assigned a value but never read" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631023100213 "|MultiSim"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n3 MultiSim.vhd(43) " "Verilog HDL or VHDL warning at MultiSim.vhd(43): object \"n3\" assigned a value but never read" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631023100213 "|MultiSim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:F0 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:F0\"" {  } { { "HDL Files/MultiSim.vhd" "F0" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631023100217 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:F0\|Q D2 " "Converted the fan-out from the tri-state buffer \"D_flip_flop:F0\|Q\" to the node \"D2\" into an OR gate" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1631023100281 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:F1\|Q D1 " "Converted the fan-out from the tri-state buffer \"D_flip_flop:F1\|Q\" to the node \"D1\" into an OR gate" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1631023100281 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:F2\|Q D2 " "Converted the fan-out from the tri-state buffer \"D_flip_flop:F2\|Q\" to the node \"D2\" into an OR gate" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1631023100281 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1631023100281 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HDL Files/MultiSim.vhd" "" { Text "E:/Libraries/Documents/DES-Multiplier/Des-Multiplier/QuartusSim/HDL Files/MultiSim.vhd" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1631023100283 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Promoted clock signal driven by pin \"clk\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1631023100289 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1631023100289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631023100297 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631023100297 ""} { "Info" "ICUT_CUT_TM_MCELLS" "4 " "Implemented 4 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1631023100297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631023100297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631023100322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 21:58:20 2021 " "Processing ended: Tue Sep 07 21:58:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631023100322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631023100322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631023100322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631023100322 ""}
