

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Fri Aug  2 01:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.911 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |       12|       12|         4|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     186|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     186|    202|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_90_p2           |         +|   0|  0|  13|           4|           1|
    |icmp_ln72_fu_84_p2     |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln74_fu_109_p2    |      icmp|   0|  0|  39|          32|          32|
    |max_label_1_fu_127_p3  |    select|   0|  0|   8|           1|           8|
    |max_vote_fu_114_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 107|          43|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_vote_1_load  |   9|          2|   32|         64|
    |i_fu_42                           |   9|          2|    4|          8|
    |max_label_fu_34                   |   9|          2|    8|         16|
    |max_vote_1_fu_38                  |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   82|        164|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_reg_169                       |   4|   0|    4|          0|
    |i_fu_42                           |   4|   0|    4|          0|
    |icmp_ln72_reg_174                 |   1|   0|    1|          0|
    |icmp_ln72_reg_174_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln74_reg_189                 |   1|   0|    1|          0|
    |max_label_fu_34                   |   8|   0|    8|          0|
    |max_vote_1_fu_38                  |  32|   0|   32|          0|
    |max_vote_reg_194                  |  32|   0|   32|          0|
    |votes_load_reg_183                |  32|   0|   32|          0|
    |i_1_reg_169                       |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 186|  32|  126|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|votes_address0        |  out|    4|   ap_memory|                              votes|         array|
|votes_ce0             |  out|    1|   ap_memory|                              votes|         array|
|votes_q0              |   in|   32|   ap_memory|                              votes|         array|
|max_label_out         |  out|    8|      ap_vld|                      max_label_out|       pointer|
|max_label_out_ap_vld  |  out|    1|      ap_vld|                      max_label_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

