/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Global Instruction Selector for the ARM target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_GLOBALISEL_PREDICATE_BITSET
const unsigned MAX_SUBTARGET_PREDICATES = 61;
using PredicateBitset = llvm::PredicateBitsetImpl<MAX_SUBTARGET_PREDICATES>;
#endif // ifdef GET_GLOBALISEL_PREDICATE_BITSET

#ifdef GET_GLOBALISEL_TEMPORARIES_DECL
  mutable MatcherState State;
  typedef ComplexRendererFn(ARMInstructionSelector::*ComplexMatcherMemFn)(MachineOperand &) const;
const MatcherInfoTy<PredicateBitset, ComplexMatcherMemFn> MatcherInfo;
#endif // ifdef GET_GLOBALISEL_TEMPORARIES_DECL

#ifdef GET_GLOBALISEL_TEMPORARIES_INIT
, State(0),
MatcherInfo({TypeObjects, FeatureBitsets, {
  nullptr, // GICP_Invalid
}})
#endif // ifdef GET_GLOBALISEL_TEMPORARIES_INIT

#ifdef GET_GLOBALISEL_IMPL
// Bits for subtarget features that participate in instruction matching.
enum SubtargetFeatureBits : uint8_t {
  Feature_NoHonorSignDependentRoundingBit = 54,
  Feature_HasV4TBit = 6,
  Feature_NoV4TBit = 7,
  Feature_HasV5TBit = 8,
  Feature_HasV5TEBit = 12,
  Feature_HasV6Bit = 1,
  Feature_NoV6Bit = 10,
  Feature_HasV6MBit = 28,
  Feature_HasV8MBaselineBit = 32,
  Feature_HasV6T2Bit = 9,
  Feature_HasV6KBit = 19,
  Feature_HasV7Bit = 2,
  Feature_HasV8Bit = 14,
  Feature_PreV8Bit = 20,
  Feature_HasV8_1aBit = 56,
  Feature_NoVFPBit = 23,
  Feature_HasVFP2Bit = 22,
  Feature_HasVFP3Bit = 44,
  Feature_HasVFP4Bit = 42,
  Feature_HasDPVFPBit = 36,
  Feature_HasFPARMv8Bit = 38,
  Feature_HasNEONBit = 45,
  Feature_HasCryptoBit = 47,
  Feature_HasCRCBit = 15,
  Feature_HasFP16Bit = 51,
  Feature_HasFullFP16Bit = 46,
  Feature_HasDivideInThumbBit = 34,
  Feature_HasDivideInARMBit = 13,
  Feature_HasDSPBit = 33,
  Feature_HasDBBit = 16,
  Feature_HasV7ClrexBit = 18,
  Feature_HasAcquireReleaseBit = 17,
  Feature_HasMPBit = 3,
  Feature_HasZCZBit = 48,
  Feature_UseNEONForFPBit = 59,
  Feature_DontUseNEONForFPBit = 37,
  Feature_IsThumbBit = 26,
  Feature_IsThumb1OnlyBit = 27,
  Feature_IsThumb2Bit = 31,
  Feature_IsNotMClassBit = 35,
  Feature_IsARMBit = 0,
  Feature_IsWindowsBit = 29,
  Feature_IsNotWindowsBit = 30,
  Feature_IsReadTPHardBit = 52,
  Feature_IsReadTPSoftBit = 21,
  Feature_UseNaClTrapBit = 4,
  Feature_DontUseNaClTrapBit = 5,
  Feature_UseMovtBit = 25,
  Feature_DontUseMovtBit = 24,
  Feature_UseFPVMLxBit = 40,
  Feature_UseMulOpsBit = 11,
  Feature_UseFusedMACBit = 43,
  Feature_DontUseFusedMACBit = 41,
  Feature_HasFastVGETLNi32Bit = 49,
  Feature_HasSlowVGETLNi32Bit = 57,
  Feature_HasFastVDUP32Bit = 50,
  Feature_HasSlowVDUP32Bit = 58,
  Feature_UseVMOVSRBit = 39,
  Feature_DontUseVMOVSRBit = 60,
  Feature_IsLEBit = 53,
  Feature_IsBEBit = 55,
};

PredicateBitset ARMInstructionSelector::
computeAvailableModuleFeatures(const ARMSubtarget *Subtarget) const {
  PredicateBitset Features;
  if (!TM.Options.HonorSignDependentRoundingFPMath())
    Features[Feature_NoHonorSignDependentRoundingBit] = 1;
  if (Subtarget->hasV4TOps())
    Features[Feature_HasV4TBit] = 1;
  if (!Subtarget->hasV4TOps())
    Features[Feature_NoV4TBit] = 1;
  if (Subtarget->hasV5TOps())
    Features[Feature_HasV5TBit] = 1;
  if (Subtarget->hasV5TEOps())
    Features[Feature_HasV5TEBit] = 1;
  if (Subtarget->hasV6Ops())
    Features[Feature_HasV6Bit] = 1;
  if (!Subtarget->hasV6Ops())
    Features[Feature_NoV6Bit] = 1;
  if (Subtarget->hasV6MOps())
    Features[Feature_HasV6MBit] = 1;
  if (Subtarget->hasV8MBaselineOps())
    Features[Feature_HasV8MBaselineBit] = 1;
  if (Subtarget->hasV6T2Ops())
    Features[Feature_HasV6T2Bit] = 1;
  if (Subtarget->hasV6KOps())
    Features[Feature_HasV6KBit] = 1;
  if (Subtarget->hasV7Ops())
    Features[Feature_HasV7Bit] = 1;
  if (Subtarget->hasV8Ops())
    Features[Feature_HasV8Bit] = 1;
  if (!Subtarget->hasV8Ops())
    Features[Feature_PreV8Bit] = 1;
  if (Subtarget->hasV8_1aOps())
    Features[Feature_HasV8_1aBit] = 1;
  if (!Subtarget->hasVFP2())
    Features[Feature_NoVFPBit] = 1;
  if (Subtarget->hasVFP2())
    Features[Feature_HasVFP2Bit] = 1;
  if (Subtarget->hasVFP3())
    Features[Feature_HasVFP3Bit] = 1;
  if (Subtarget->hasVFP4())
    Features[Feature_HasVFP4Bit] = 1;
  if (!Subtarget->isFPOnlySP())
    Features[Feature_HasDPVFPBit] = 1;
  if (Subtarget->hasFPARMv8())
    Features[Feature_HasFPARMv8Bit] = 1;
  if (Subtarget->hasNEON())
    Features[Feature_HasNEONBit] = 1;
  if (Subtarget->hasCrypto())
    Features[Feature_HasCryptoBit] = 1;
  if (Subtarget->hasCRC())
    Features[Feature_HasCRCBit] = 1;
  if (Subtarget->hasFP16())
    Features[Feature_HasFP16Bit] = 1;
  if (Subtarget->hasFullFP16())
    Features[Feature_HasFullFP16Bit] = 1;
  if (Subtarget->hasDivideInThumbMode())
    Features[Feature_HasDivideInThumbBit] = 1;
  if (Subtarget->hasDivideInARMMode())
    Features[Feature_HasDivideInARMBit] = 1;
  if (Subtarget->hasDSP())
    Features[Feature_HasDSPBit] = 1;
  if (Subtarget->hasDataBarrier())
    Features[Feature_HasDBBit] = 1;
  if (Subtarget->hasV7Clrex())
    Features[Feature_HasV7ClrexBit] = 1;
  if (Subtarget->hasAcquireRelease())
    Features[Feature_HasAcquireReleaseBit] = 1;
  if (Subtarget->hasMPExtension())
    Features[Feature_HasMPBit] = 1;
  if (Subtarget->hasZeroCycleZeroing())
    Features[Feature_HasZCZBit] = 1;
  if (Subtarget->useNEONForSinglePrecisionFP())
    Features[Feature_UseNEONForFPBit] = 1;
  if (!Subtarget->useNEONForSinglePrecisionFP())
    Features[Feature_DontUseNEONForFPBit] = 1;
  if (Subtarget->isThumb())
    Features[Feature_IsThumbBit] = 1;
  if (Subtarget->isThumb1Only())
    Features[Feature_IsThumb1OnlyBit] = 1;
  if (Subtarget->isThumb2())
    Features[Feature_IsThumb2Bit] = 1;
  if (!Subtarget->isMClass())
    Features[Feature_IsNotMClassBit] = 1;
  if (!Subtarget->isThumb())
    Features[Feature_IsARMBit] = 1;
  if (Subtarget->isTargetWindows())
    Features[Feature_IsWindowsBit] = 1;
  if (!Subtarget->isTargetWindows())
    Features[Feature_IsNotWindowsBit] = 1;
  if (Subtarget->isReadTPHard())
    Features[Feature_IsReadTPHardBit] = 1;
  if (!Subtarget->isReadTPHard())
    Features[Feature_IsReadTPSoftBit] = 1;
  if (Subtarget->useNaClTrap())
    Features[Feature_UseNaClTrapBit] = 1;
  if (!Subtarget->useNaClTrap())
    Features[Feature_DontUseNaClTrapBit] = 1;
  if (Subtarget->useFPVMLx())
    Features[Feature_UseFPVMLxBit] = 1;
  if (Subtarget->useMulOps())
    Features[Feature_UseMulOpsBit] = 1;
  if ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
    Features[Feature_UseFusedMACBit] = 1;
  if (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
    Features[Feature_DontUseFusedMACBit] = 1;
  if (!Subtarget->hasSlowVGETLNi32())
    Features[Feature_HasFastVGETLNi32Bit] = 1;
  if (Subtarget->hasSlowVGETLNi32())
    Features[Feature_HasSlowVGETLNi32Bit] = 1;
  if (!Subtarget->hasSlowVDUP32())
    Features[Feature_HasFastVDUP32Bit] = 1;
  if (Subtarget->hasSlowVDUP32())
    Features[Feature_HasSlowVDUP32Bit] = 1;
  if (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
    Features[Feature_UseVMOVSRBit] = 1;
  if (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP())
    Features[Feature_DontUseVMOVSRBit] = 1;
  return Features;
}

PredicateBitset ARMInstructionSelector::
computeAvailableFunctionFeatures(const ARMSubtarget *Subtarget, const MachineFunction *MF) const {
  PredicateBitset Features;
  if (Subtarget->useMovt(*MF))
    Features[Feature_UseMovtBit] = 1;
  if (!Subtarget->useMovt(*MF))
    Features[Feature_DontUseMovtBit] = 1;
  if (MF->getDataLayout().isLittleEndian())
    Features[Feature_IsLEBit] = 1;
  if (MF->getDataLayout().isBigEndian())
    Features[Feature_IsBEBit] = 1;
  return Features;
}

enum {
  GILLT_s32,
  GILLT_s64,
  GILLT_v2s32,
  GILLT_v2s64,
  GILLT_v4s16,
  GILLT_v4s32,
  GILLT_v8s8,
  GILLT_v8s16,
  GILLT_v16s8,
};
const static LLT TypeObjects[] = {
  LLT::scalar(32),
  LLT::scalar(64),
  LLT::vector(2, 32),
  LLT::vector(2, 64),
  LLT::vector(4, 16),
  LLT::vector(4, 32),
  LLT::vector(8, 8),
  LLT::vector(8, 16),
  LLT::vector(16, 8),
};

enum {
  GIFBS_Invalid,
  GIFBS_HasFPARMv8,
  GIFBS_HasNEON,
  GIFBS_HasVFP2,
  GIFBS_HasVFP4,
  GIFBS_IsARM,
  GIFBS_IsBE,
  GIFBS_IsLE,
  GIFBS_IsThumb2,
  GIFBS_NoHonorSignDependentRounding,
  GIFBS_HasFPARMv8_HasDPVFP,
  GIFBS_HasNEON_HasFP16,
  GIFBS_HasNEON_HasFullFP16,
  GIFBS_HasNEON_HasV8_1a,
  GIFBS_HasV8_HasCrypto,
  GIFBS_HasV8_HasNEON,
  GIFBS_HasVFP2_DontUseNEONForFP,
  GIFBS_HasVFP2_HasDPVFP,
  GIFBS_HasVFP2_UseVMOVSR,
  GIFBS_HasVFP4_HasDPVFP,
  GIFBS_IsARM_HasDivideInARM,
  GIFBS_IsARM_HasV5TE,
  GIFBS_IsARM_HasV6,
  GIFBS_IsARM_NoV6,
  GIFBS_IsThumb_HasV8MBaseline,
  GIFBS_IsThumb_IsThumb1Only,
  GIFBS_IsThumb_UseMovt,
  GIFBS_IsThumb2_HasDSP,
  GIFBS_IsThumb2_UseMulOps,
  GIFBS_NoHonorSignDependentRounding_HasDPVFP,
  GIFBS_HasDivideInThumb_IsThumb_HasV8MBaseline,
  GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
  GIFBS_HasV8_HasNEON_HasFullFP16,
  GIFBS_IsARM_HasV5TE_UseMulOps,
  GIFBS_IsARM_HasV6_UseMulOps,
  GIFBS_IsARM_HasV6T2_UseMulOps,
  GIFBS_IsARM_HasV8_HasCRC,
  GIFBS_IsARM_NoV6_UseMulOps,
  GIFBS_IsThumb_IsThumb1Only_HasV6,
  GIFBS_IsThumb2_HasDSP_UseMulOps,
  GIFBS_IsThumb2_HasV8_HasCRC,
  GIFBS_HasNEON_HasFullFP16_UseFPVMLx_DontUseFusedMAC,
};
const static PredicateBitset FeatureBitsets[] {
  {}, // GIFBS_Invalid
  {Feature_HasFPARMv8Bit, },
  {Feature_HasNEONBit, },
  {Feature_HasVFP2Bit, },
  {Feature_HasVFP4Bit, },
  {Feature_IsARMBit, },
  {Feature_IsBEBit, },
  {Feature_IsLEBit, },
  {Feature_IsThumb2Bit, },
  {Feature_NoHonorSignDependentRoundingBit, },
  {Feature_HasFPARMv8Bit, Feature_HasDPVFPBit, },
  {Feature_HasNEONBit, Feature_HasFP16Bit, },
  {Feature_HasNEONBit, Feature_HasFullFP16Bit, },
  {Feature_HasNEONBit, Feature_HasV8_1aBit, },
  {Feature_HasV8Bit, Feature_HasCryptoBit, },
  {Feature_HasV8Bit, Feature_HasNEONBit, },
  {Feature_HasVFP2Bit, Feature_DontUseNEONForFPBit, },
  {Feature_HasVFP2Bit, Feature_HasDPVFPBit, },
  {Feature_HasVFP2Bit, Feature_UseVMOVSRBit, },
  {Feature_HasVFP4Bit, Feature_HasDPVFPBit, },
  {Feature_IsARMBit, Feature_HasDivideInARMBit, },
  {Feature_IsARMBit, Feature_HasV5TEBit, },
  {Feature_IsARMBit, Feature_HasV6Bit, },
  {Feature_IsARMBit, Feature_NoV6Bit, },
  {Feature_IsThumbBit, Feature_HasV8MBaselineBit, },
  {Feature_IsThumbBit, Feature_IsThumb1OnlyBit, },
  {Feature_IsThumbBit, Feature_UseMovtBit, },
  {Feature_IsThumb2Bit, Feature_HasDSPBit, },
  {Feature_IsThumb2Bit, Feature_UseMulOpsBit, },
  {Feature_NoHonorSignDependentRoundingBit, Feature_HasDPVFPBit, },
  {Feature_HasDivideInThumbBit, Feature_IsThumbBit, Feature_HasV8MBaselineBit, },
  {Feature_HasNEONBit, Feature_HasFullFP16Bit, Feature_UseFusedMACBit, },
  {Feature_HasV8Bit, Feature_HasNEONBit, Feature_HasFullFP16Bit, },
  {Feature_IsARMBit, Feature_HasV5TEBit, Feature_UseMulOpsBit, },
  {Feature_IsARMBit, Feature_HasV6Bit, Feature_UseMulOpsBit, },
  {Feature_IsARMBit, Feature_HasV6T2Bit, Feature_UseMulOpsBit, },
  {Feature_IsARMBit, Feature_HasV8Bit, Feature_HasCRCBit, },
  {Feature_IsARMBit, Feature_NoV6Bit, Feature_UseMulOpsBit, },
  {Feature_IsThumbBit, Feature_IsThumb1OnlyBit, Feature_HasV6Bit, },
  {Feature_IsThumb2Bit, Feature_HasDSPBit, Feature_UseMulOpsBit, },
  {Feature_IsThumb2Bit, Feature_HasV8Bit, Feature_HasCRCBit, },
  {Feature_HasNEONBit, Feature_HasFullFP16Bit, Feature_UseFPVMLxBit, Feature_DontUseFusedMACBit, },
};

enum {
  GICP_Invalid,
};
// See constructor for table contents

bool ARMInstructionSelector::selectImpl(MachineInstr &I) const {
  MachineFunction &MF = *I.getParent()->getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();
  // FIXME: This should be computed on a per-function basis rather than per-insn.
  AvailableFunctionFeatures = computeAvailableFunctionFeatures(&STI, &MF);
  const PredicateBitset AvailableFeatures = getAvailableFeatures();
  NewMIVector OutMIs;
  State.MIs.clear();
  State.MIs.push_back(&I);

  constexpr static int64_t MatchTable0[] = {
    GIM_Try, /*On fail goto*//*Label 0*/ 76,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_usada8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 792:iPTR, GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)  =>  (USADA8:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::USADA8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 0: @76
    GIM_Try, /*On fail goto*//*Label 1*/ 152,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_usada8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 792:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)  =>  (t2USADA8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2USADA8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 1: @152
    GIM_Try, /*On fail goto*//*Label 2*/ 228,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlad,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 737:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)  =>  (t2SMLAD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 2: @228
    GIM_Try, /*On fail goto*//*Label 3*/ 304,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smladx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 738:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)  =>  (t2SMLADX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLADX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 3: @304
    GIM_Try, /*On fail goto*//*Label 4*/ 380,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlsd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 745:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)  =>  (t2SMLSD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 4: @380
    GIM_Try, /*On fail goto*//*Label 5*/ 456,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlsdx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 746:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)  =>  (t2SMLSDX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLSDX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 5: @456
    GIM_Try, /*On fail goto*//*Label 6*/ 532,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vtbx1,
      // MIs[0] orig
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 712:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VTBX1,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // orig
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 6: @532
    GIM_Try, /*On fail goto*//*Label 7*/ 602,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha1su0,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 601:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA1SU0,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 7: @602
    GIM_Try, /*On fail goto*//*Label 8*/ 672,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha256h,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 603:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA256H,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 8: @672
    GIM_Try, /*On fail goto*//*Label 9*/ 742,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha256h2,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 604:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA256H2,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 9: @742
    GIM_Try, /*On fail goto*//*Label 10*/ 812,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha256su1,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 606:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA256SU1,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 10: @812
    GIM_Try, /*On fail goto*//*Label 11*/ 888,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlad,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 737:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)  =>  (SMLAD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 11: @888
    GIM_Try, /*On fail goto*//*Label 12*/ 964,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smladx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 738:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)  =>  (SMLADX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLADX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 12: @964
    GIM_Try, /*On fail goto*//*Label 13*/ 1040,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlsd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 745:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)  =>  (SMLSD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 13: @1040
    GIM_Try, /*On fail goto*//*Label 14*/ 1116,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlsdx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 746:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)  =>  (SMLSDX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLSDX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 14: @1116
    GIM_Try, /*On fail goto*//*Label 15*/ 1192,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlabb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 735:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLABB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 15: @1192
    GIM_Try, /*On fail goto*//*Label 16*/ 1268,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlabt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 736:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLABT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 16: @1268
    GIM_Try, /*On fail goto*//*Label 17*/ 1344,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlatb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 741:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLATB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 17: @1344
    GIM_Try, /*On fail goto*//*Label 18*/ 1420,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlatt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 742:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 18: @1420
    GIM_Try, /*On fail goto*//*Label 19*/ 1496,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlawb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 743:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLAWB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 19: @1496
    GIM_Try, /*On fail goto*//*Label 20*/ 1572,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlawt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 744:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLAWT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 20: @1572
    GIM_Try, /*On fail goto*//*Label 21*/ 1648,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlabb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 735:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLABB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 21: @1648
    GIM_Try, /*On fail goto*//*Label 22*/ 1724,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlabt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 736:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLABT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 22: @1724
    GIM_Try, /*On fail goto*//*Label 23*/ 1800,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlatb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 741:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLATB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 23: @1800
    GIM_Try, /*On fail goto*//*Label 24*/ 1876,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlatt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 742:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 24: @1876
    GIM_Try, /*On fail goto*//*Label 25*/ 1952,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlawb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 743:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLAWB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 25: @1952
    GIM_Try, /*On fail goto*//*Label 26*/ 2028,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smlawt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // MIs[0] acc
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 744:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)  =>  (t2SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLAWT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // acc
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 26: @2028
    GIM_Try, /*On fail goto*//*Label 27*/ 2104,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 612:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 27: @2104
    GIM_Try, /*On fail goto*//*Label 28*/ 2180,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 612:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 28: @2180
    GIM_Try, /*On fail goto*//*Label 29*/ 2256,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 612:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 29: @2256
    GIM_Try, /*On fail goto*//*Label 30*/ 2332,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 612:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 30: @2332
    GIM_Try, /*On fail goto*//*Label 31*/ 2408,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 612:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 31: @2408
    GIM_Try, /*On fail goto*//*Label 32*/ 2484,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 612:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 32: @2484
    GIM_Try, /*On fail goto*//*Label 33*/ 2560,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 612:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 33: @2560
    GIM_Try, /*On fail goto*//*Label 34*/ 2636,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 612:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 34: @2636
    GIM_Try, /*On fail goto*//*Label 35*/ 2712,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 612:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 35: @2712
    GIM_Try, /*On fail goto*//*Label 36*/ 2788,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/5,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vbsl,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/4, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/4, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 612:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VBSLq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/4, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 36: @2788
    GIM_Try, /*On fail goto*//*Label 37*/ 2900,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Ddin
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin))  =>  (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 37: @2900
    GIM_Try, /*On fail goto*//*Label 38*/ 3012,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/3, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Sdin
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin))  =>  (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMAS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 38: @3012
    GIM_Try, /*On fail goto*//*Label 39*/ 3104,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Ddin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)  =>  (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 39: @3104
    GIM_Try, /*On fail goto*//*Label 40*/ 3196,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sdin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)  =>  (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 40: @3196
    GIM_Try, /*On fail goto*//*Label 41*/ 3288,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1)  =>  (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 41: @3288
    GIM_Try, /*On fail goto*//*Label 42*/ 3380,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1)  =>  (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 42: @3380
    GIM_Try, /*On fail goto*//*Label 43*/ 3472,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Ddin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)  =>  (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 43: @3472
    GIM_Try, /*On fail goto*//*Label 44*/ 3564,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sdin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)  =>  (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMSS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 44: @3564
    GIM_Try, /*On fail goto*//*Label 45*/ 3656,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Ddin
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin))  =>  (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 45: @3656
    GIM_Try, /*On fail goto*//*Label 46*/ 3748,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sdin
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin))  =>  (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 46: @3748
    GIM_Try, /*On fail goto*//*Label 47*/ 3820,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Ddin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)  =>  (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 47: @3820
    GIM_Try, /*On fail goto*//*Label 48*/ 3892,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sdin
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      // (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)  =>  (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 48: @3892
    GIM_Try, /*On fail goto*//*Label 49*/ 3964,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1)  =>  (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 49: @3964
    GIM_Try, /*On fail goto*//*Label 50*/ 4036,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMA,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1)  =>  (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 50: @4036
    GIM_Try, /*On fail goto*//*Label 51*/ 4132,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 716:iPTR, (intrinsic_wo_chain:i32 716:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rm), GPRnopc:i32:$Rn)  =>  (QDADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QDADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 51: @4132
    GIM_Try, /*On fail goto*//*Label 52*/ 4228,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 716:iPTR, (intrinsic_wo_chain:i32 716:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rm), rGPR:i32:$Rn)  =>  (t2QDADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QDADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 52: @4228
    GIM_Try, /*On fail goto*//*Label 53*/ 4328,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 659:iPTR, (intrinsic_wo_chain:v4i16 667:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1)  =>  (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 53: @4328
    GIM_Try, /*On fail goto*//*Label 54*/ 4428,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 659:iPTR, (intrinsic_wo_chain:v2i32 667:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1)  =>  (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 54: @4428
    GIM_Try, /*On fail goto*//*Label 55*/ 4528,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 659:iPTR, (intrinsic_wo_chain:v8i16 667:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1)  =>  (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 55: @4528
    GIM_Try, /*On fail goto*//*Label 56*/ 4628,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 659:iPTR, (intrinsic_wo_chain:v4i32 667:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1)  =>  (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 56: @4628
    GIM_Try, /*On fail goto*//*Label 57*/ 4726,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 659:iPTR, (intrinsic_wo_chain:v4i32 662:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1)  =>  (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLALv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 57: @4726
    GIM_Try, /*On fail goto*//*Label 58*/ 4824,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 659:iPTR, (intrinsic_wo_chain:v2i64 662:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1)  =>  (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLALv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 58: @4824
    GIM_Try, /*On fail goto*//*Label 59*/ 4920,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 721:iPTR, GPRnopc:i32:$Rm, (intrinsic_wo_chain:i32 716:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rn))  =>  (QDSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QDSUB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 59: @4920
    GIM_Try, /*On fail goto*//*Label 60*/ 5016,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 721:iPTR, rGPR:i32:$Rm, (intrinsic_wo_chain:i32 716:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rn))  =>  (t2QDSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QDSUB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 60: @5016
    GIM_Try, /*On fail goto*//*Label 61*/ 5116,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 667:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 61: @5116
    GIM_Try, /*On fail goto*//*Label 62*/ 5216,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 667:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 62: @5216
    GIM_Try, /*On fail goto*//*Label 63*/ 5316,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 667:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 63: @5316
    GIM_Try, /*On fail goto*//*Label 64*/ 5416,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 667:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLAHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 64: @5416
    GIM_Try, /*On fail goto*//*Label 65*/ 5516,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 679:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 667:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLSHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 65: @5516
    GIM_Try, /*On fail goto*//*Label 66*/ 5616,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 679:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 667:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLSHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 66: @5616
    GIM_Try, /*On fail goto*//*Label 67*/ 5716,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 679:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 667:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLSHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 67: @5716
    GIM_Try, /*On fail goto*//*Label 68*/ 5816,
      GIM_CheckFeatures, GIFBS_HasNEON_HasV8_1a,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 679:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 667:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMLSHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 68: @5816
    GIM_Try, /*On fail goto*//*Label 69*/ 5914,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 662:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLALv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 69: @5914
    GIM_Try, /*On fail goto*//*Label 70*/ 6012,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 659:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 662:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLALv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 70: @6012
    GIM_Try, /*On fail goto*//*Label 71*/ 6110,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 679:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 662:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLSLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 71: @6110
    GIM_Try, /*On fail goto*//*Label 72*/ 6208,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i64 679:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 662:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMLSLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 72: @6208
    GIM_Try, /*On fail goto*//*Label 73*/ 6304,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 716:iPTR, GPRnopc:i32:$Rn, (intrinsic_wo_chain:i32 716:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rm))  =>  (QDADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QDADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 73: @6304
    GIM_Try, /*On fail goto*//*Label 74*/ 6400,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 3
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:i32 716:iPTR, rGPR:i32:$Rn, (intrinsic_wo_chain:i32 716:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rm))  =>  (t2QDADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QDADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 74: @6400
    GIM_Try, /*On fail goto*//*Label 75*/ 6475,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 616:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM)  =>  (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2xsd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 75: @6475
    GIM_Try, /*On fail goto*//*Label 76*/ 6550,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2i32 617:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM)  =>  (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2xud,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 76: @6550
    GIM_Try, /*On fail goto*//*Label 77*/ 6625,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxs2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f32 619:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM)  =>  (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxs2fd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 77: @6625
    GIM_Try, /*On fail goto*//*Label 78*/ 6700,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxu2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v2f32 620:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM)  =>  (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxu2fd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 78: @6700
    GIM_Try, /*On fail goto*//*Label 79*/ 6775,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 616:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM)  =>  (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2xsd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 79: @6775
    GIM_Try, /*On fail goto*//*Label 80*/ 6850,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i16 617:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM)  =>  (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2xud,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 80: @6850
    GIM_Try, /*On fail goto*//*Label 81*/ 6925,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxs2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f16 619:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM)  =>  (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxs2hd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 81: @6925
    GIM_Try, /*On fail goto*//*Label 82*/ 7000,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxu2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f16 620:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM)  =>  (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxu2hd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 82: @7000
    GIM_Try, /*On fail goto*//*Label 83*/ 7075,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 616:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM)  =>  (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2xsq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 83: @7075
    GIM_Try, /*On fail goto*//*Label 84*/ 7150,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4i32 617:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM)  =>  (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2xuq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 84: @7150
    GIM_Try, /*On fail goto*//*Label 85*/ 7225,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxs2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f32 619:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM)  =>  (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxs2fq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 85: @7225
    GIM_Try, /*On fail goto*//*Label 86*/ 7300,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxu2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v4f32 620:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM)  =>  (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxu2fq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 86: @7300
    GIM_Try, /*On fail goto*//*Label 87*/ 7375,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 616:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM)  =>  (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2xsq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 87: @7375
    GIM_Try, /*On fail goto*//*Label 88*/ 7450,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2fxu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8i16 617:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM)  =>  (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2xuq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 88: @7450
    GIM_Try, /*On fail goto*//*Label 89*/ 7525,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxs2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8f16 619:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM)  =>  (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxs2hq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 89: @7525
    GIM_Try, /*On fail goto*//*Label 90*/ 7600,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/3, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfxu2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] SIMM
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_CONSTANT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      // No predicates
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (intrinsic_wo_chain:v8f16 620:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM)  =>  (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTxu2hq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/1, // SIMM
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 90: @7600
    GIM_Try, /*On fail goto*//*Label 91*/ 7664,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 718:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 91: @7664
    GIM_Try, /*On fail goto*//*Label 92*/ 7728,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 717:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 92: @7728
    GIM_Try, /*On fail goto*//*Label 93*/ 7792,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 722:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 93: @7792
    GIM_Try, /*On fail goto*//*Label 94*/ 7856,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 723:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 94: @7856
    GIM_Try, /*On fail goto*//*Label 95*/ 7920,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 721:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)  =>  (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QSUB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 95: @7920
    GIM_Try, /*On fail goto*//*Label 96*/ 7984,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 716:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)  =>  (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 96: @7984
    GIM_Try, /*On fail goto*//*Label 97*/ 8048,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 785:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 97: @8048
    GIM_Try, /*On fail goto*//*Label 98*/ 8112,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 786:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 98: @8112
    GIM_Try, /*On fail goto*//*Label 99*/ 8176,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 789:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 99: @8176
    GIM_Try, /*On fail goto*//*Label 100*/ 8240,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 790:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 100: @8240
    GIM_Try, /*On fail goto*//*Label 101*/ 8304,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 719:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 101: @8304
    GIM_Try, /*On fail goto*//*Label 102*/ 8368,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 720:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (QSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::QSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 102: @8368
    GIM_Try, /*On fail goto*//*Label 103*/ 8432,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 787:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 103: @8432
    GIM_Try, /*On fail goto*//*Label 104*/ 8496,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 788:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UQSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UQSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 104: @8496
    GIM_Try, /*On fail goto*//*Label 105*/ 8560,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 731:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 105: @8560
    GIM_Try, /*On fail goto*//*Label 106*/ 8624,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 729:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 106: @8624
    GIM_Try, /*On fail goto*//*Label 107*/ 8688,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 730:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 107: @8688
    GIM_Try, /*On fail goto*//*Label 108*/ 8752,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 732:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 108: @8752
    GIM_Try, /*On fail goto*//*Label 109*/ 8816,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 733:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 109: @8816
    GIM_Try, /*On fail goto*//*Label 110*/ 8880,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 734:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SHSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 110: @8880
    GIM_Try, /*On fail goto*//*Label 111*/ 8944,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 780:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 111: @8944
    GIM_Try, /*On fail goto*//*Label 112*/ 9008,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 778:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 112: @9008
    GIM_Try, /*On fail goto*//*Label 113*/ 9072,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 779:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 113: @9072
    GIM_Try, /*On fail goto*//*Label 114*/ 9136,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 781:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 114: @9136
    GIM_Try, /*On fail goto*//*Label 115*/ 9200,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 782:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 115: @9200
    GIM_Try, /*On fail goto*//*Label 116*/ 9264,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 783:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (UHSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UHSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 116: @9264
    GIM_Try, /*On fail goto*//*Label 117*/ 9328,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_usad8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 791:iPTR, GPR:i32:$Rn, GPR:i32:$Rm)  =>  (USAD8:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::USAD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 117: @9328
    GIM_Try, /*On fail goto*//*Label 118*/ 9386,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32b,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 565:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32B,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 118: @9386
    GIM_Try, /*On fail goto*//*Label 119*/ 9444,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32cb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 566:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32CB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 119: @9444
    GIM_Try, /*On fail goto*//*Label 120*/ 9502,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32h,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 569:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32H,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 120: @9502
    GIM_Try, /*On fail goto*//*Label 121*/ 9560,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32ch,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 567:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32CH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 121: @9560
    GIM_Try, /*On fail goto*//*Label 122*/ 9618,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32w,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 570:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32W,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 122: @9618
    GIM_Try, /*On fail goto*//*Label 123*/ 9676,
      GIM_CheckFeatures, GIFBS_IsARM_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32cw,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 568:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::CRC32CW,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 123: @9676
    GIM_Try, /*On fail goto*//*Label 124*/ 9740,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 717:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 124: @9740
    GIM_Try, /*On fail goto*//*Label 125*/ 9804,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 718:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 125: @9804
    GIM_Try, /*On fail goto*//*Label 126*/ 9868,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 719:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 126: @9868
    GIM_Try, /*On fail goto*//*Label 127*/ 9932,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 790:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 127: @9932
    GIM_Try, /*On fail goto*//*Label 128*/ 9996,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 720:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 128: @9996
    GIM_Try, /*On fail goto*//*Label 129*/ 10060,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 722:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 129: @10060
    GIM_Try, /*On fail goto*//*Label 130*/ 10124,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 723:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2QSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 130: @10124
    GIM_Try, /*On fail goto*//*Label 131*/ 10188,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 785:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 131: @10188
    GIM_Try, /*On fail goto*//*Label 132*/ 10252,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 786:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 132: @10252
    GIM_Try, /*On fail goto*//*Label 133*/ 10316,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 787:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 133: @10316
    GIM_Try, /*On fail goto*//*Label 134*/ 10380,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 788:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 134: @10380
    GIM_Try, /*On fail goto*//*Label 135*/ 10444,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uqsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 789:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UQSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UQSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 135: @10444
    GIM_Try, /*On fail goto*//*Label 136*/ 10508,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 731:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 136: @10508
    GIM_Try, /*On fail goto*//*Label 137*/ 10572,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 729:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 137: @10572
    GIM_Try, /*On fail goto*//*Label 138*/ 10636,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 730:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 138: @10636
    GIM_Try, /*On fail goto*//*Label 139*/ 10700,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 732:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 139: @10700
    GIM_Try, /*On fail goto*//*Label 140*/ 10764,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 733:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 140: @10764
    GIM_Try, /*On fail goto*//*Label 141*/ 10828,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_shsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 734:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SHSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SHSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 141: @10828
    GIM_Try, /*On fail goto*//*Label 142*/ 10892,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhasx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 780:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHASX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 142: @10892
    GIM_Try, /*On fail goto*//*Label 143*/ 10956,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhadd16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 778:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHADD16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 143: @10956
    GIM_Try, /*On fail goto*//*Label 144*/ 11020,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhadd8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 779:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHADD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 144: @11020
    GIM_Try, /*On fail goto*//*Label 145*/ 11084,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsax,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 781:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHSAX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 145: @11084
    GIM_Try, /*On fail goto*//*Label 146*/ 11148,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsub16,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 782:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHSUB16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 146: @11148
    GIM_Try, /*On fail goto*//*Label 147*/ 11212,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_uhsub8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 783:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UHSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UHSUB8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 147: @11212
    GIM_Try, /*On fail goto*//*Label 148*/ 11276,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_usad8,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 791:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2USAD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2USAD8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 148: @11276
    GIM_Try, /*On fail goto*//*Label 149*/ 11340,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smuad,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 749:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMUAD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMUAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 149: @11340
    GIM_Try, /*On fail goto*//*Label 150*/ 11404,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smuadx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 750:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMUADX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMUADX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 150: @11404
    GIM_Try, /*On fail goto*//*Label 151*/ 11468,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smusd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 757:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMUSD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMUSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 151: @11468
    GIM_Try, /*On fail goto*//*Label 152*/ 11532,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smusdx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 758:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMUSDX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMUSDX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 152: @11532
    GIM_Try, /*On fail goto*//*Label 153*/ 11590,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32b,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 565:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32B,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 153: @11590
    GIM_Try, /*On fail goto*//*Label 154*/ 11648,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32cb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 566:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32CB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 154: @11648
    GIM_Try, /*On fail goto*//*Label 155*/ 11706,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32h,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 569:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32H,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 155: @11706
    GIM_Try, /*On fail goto*//*Label 156*/ 11764,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32ch,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 567:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32CH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 156: @11764
    GIM_Try, /*On fail goto*//*Label 157*/ 11822,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32w,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 570:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32W,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 157: @11822
    GIM_Try, /*On fail goto*//*Label 158*/ 11880,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasV8_HasCRC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_crc32cw,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 568:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2CRC32CW,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 158: @11880
    GIM_Try, /*On fail goto*//*Label 159*/ 11944,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 159: @11944
    GIM_Try, /*On fail goto*//*Label 160*/ 12008,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 160: @12008
    GIM_Try, /*On fail goto*//*Label 161*/ 12072,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 161: @12072
    GIM_Try, /*On fail goto*//*Label 162*/ 12136,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 162: @12136
    GIM_Try, /*On fail goto*//*Label 163*/ 12200,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 628:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 163: @12200
    GIM_Try, /*On fail goto*//*Label 164*/ 12264,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 628:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 164: @12264
    GIM_Try, /*On fail goto*//*Label 165*/ 12328,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 629:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 165: @12328
    GIM_Try, /*On fail goto*//*Label 166*/ 12392,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 629:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 166: @12392
    GIM_Try, /*On fail goto*//*Label 167*/ 12456,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 629:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 167: @12456
    GIM_Try, /*On fail goto*//*Label 168*/ 12520,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 629:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 168: @12520
    GIM_Try, /*On fail goto*//*Label 169*/ 12584,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 629:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 169: @12584
    GIM_Try, /*On fail goto*//*Label 170*/ 12648,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 629:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHADDuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 170: @12648
    GIM_Try, /*On fail goto*//*Label 171*/ 12712,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 684:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 171: @12712
    GIM_Try, /*On fail goto*//*Label 172*/ 12776,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 684:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 172: @12776
    GIM_Try, /*On fail goto*//*Label 173*/ 12840,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 684:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 173: @12840
    GIM_Try, /*On fail goto*//*Label 174*/ 12904,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 684:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 174: @12904
    GIM_Try, /*On fail goto*//*Label 175*/ 12968,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 684:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 175: @12968
    GIM_Try, /*On fail goto*//*Label 176*/ 13032,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 684:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 176: @13032
    GIM_Try, /*On fail goto*//*Label 177*/ 13096,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 685:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 177: @13096
    GIM_Try, /*On fail goto*//*Label 178*/ 13160,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 685:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 178: @13160
    GIM_Try, /*On fail goto*//*Label 179*/ 13224,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 685:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 179: @13224
    GIM_Try, /*On fail goto*//*Label 180*/ 13288,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 685:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 180: @13288
    GIM_Try, /*On fail goto*//*Label 181*/ 13352,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 685:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 181: @13352
    GIM_Try, /*On fail goto*//*Label 182*/ 13416,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrhaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 685:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRHADDuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 182: @13416
    GIM_Try, /*On fail goto*//*Label 183*/ 13480,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 183: @13480
    GIM_Try, /*On fail goto*//*Label 184*/ 13544,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 184: @13544
    GIM_Try, /*On fail goto*//*Label 185*/ 13608,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 185: @13608
    GIM_Try, /*On fail goto*//*Label 186*/ 13672,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 186: @13672
    GIM_Try, /*On fail goto*//*Label 187*/ 13736,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 659:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 187: @13736
    GIM_Try, /*On fail goto*//*Label 188*/ 13800,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 659:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 188: @13800
    GIM_Try, /*On fail goto*//*Label 189*/ 13864,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 659:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 189: @13864
    GIM_Try, /*On fail goto*//*Label 190*/ 13928,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqadds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 659:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 190: @13928
    GIM_Try, /*On fail goto*//*Label 191*/ 13992,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 660:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 191: @13992
    GIM_Try, /*On fail goto*//*Label 192*/ 14056,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 660:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 192: @14056
    GIM_Try, /*On fail goto*//*Label 193*/ 14120,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 660:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 193: @14120
    GIM_Try, /*On fail goto*//*Label 194*/ 14184,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 660:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 194: @14184
    GIM_Try, /*On fail goto*//*Label 195*/ 14248,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 660:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 195: @14248
    GIM_Try, /*On fail goto*//*Label 196*/ 14312,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 660:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 196: @14312
    GIM_Try, /*On fail goto*//*Label 197*/ 14376,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 660:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 197: @14376
    GIM_Try, /*On fail goto*//*Label 198*/ 14440,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqaddu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 660:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQADDuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 198: @14440
    GIM_Try, /*On fail goto*//*Label 199*/ 14504,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vraddhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i8 681:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRADDHNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 199: @14504
    GIM_Try, /*On fail goto*//*Label 200*/ 14568,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vraddhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 681:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRADDHNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 200: @14568
    GIM_Try, /*On fail goto*//*Label 201*/ 14632,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vraddhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i32 681:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRADDHNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 201: @14632
    GIM_Try, /*On fail goto*//*Label 202*/ 14696,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vmulp,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 648:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULpd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 202: @14696
    GIM_Try, /*On fail goto*//*Label 203*/ 14760,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vmulp,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 648:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULpq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 203: @14760
    GIM_Try, /*On fail goto*//*Label 204*/ 14824,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 661:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 204: @14824
    GIM_Try, /*On fail goto*//*Label 205*/ 14888,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 661:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 205: @14888
    GIM_Try, /*On fail goto*//*Label 206*/ 14952,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 661:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 206: @14952
    GIM_Try, /*On fail goto*//*Label 207*/ 15016,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 661:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 207: @15016
    GIM_Try, /*On fail goto*//*Label 208*/ 15080,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 667:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMULHv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 208: @15080
    GIM_Try, /*On fail goto*//*Label 209*/ 15144,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 667:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMULHv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 209: @15144
    GIM_Try, /*On fail goto*//*Label 210*/ 15208,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 667:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMULHv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 210: @15208
    GIM_Try, /*On fail goto*//*Label 211*/ 15272,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrdmulh,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 667:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRDMULHv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 211: @15272
    GIM_Try, /*On fail goto*//*Label 212*/ 15336,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vmullp,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i16 645:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULLp8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 212: @15336
    GIM_Try, /*On fail goto*//*Label 213*/ 15394,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vmullp,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i64 645:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULLp64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 213: @15394
    GIM_Try, /*On fail goto*//*Label 214*/ 15458,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i32 662:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULLv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 214: @15458
    GIM_Try, /*On fail goto*//*Label 215*/ 15522,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqdmull,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i64 662:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQDMULLv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 215: @15522
    GIM_Try, /*On fail goto*//*Label 216*/ 15586,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 630:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 216: @15586
    GIM_Try, /*On fail goto*//*Label 217*/ 15650,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 630:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 217: @15650
    GIM_Try, /*On fail goto*//*Label 218*/ 15714,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 630:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 218: @15714
    GIM_Try, /*On fail goto*//*Label 219*/ 15778,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 630:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 219: @15778
    GIM_Try, /*On fail goto*//*Label 220*/ 15842,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 630:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 220: @15842
    GIM_Try, /*On fail goto*//*Label 221*/ 15906,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 630:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 221: @15906
    GIM_Try, /*On fail goto*//*Label 222*/ 15970,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 631:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 222: @15970
    GIM_Try, /*On fail goto*//*Label 223*/ 16034,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 631:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 223: @16034
    GIM_Try, /*On fail goto*//*Label 224*/ 16098,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 631:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 224: @16098
    GIM_Try, /*On fail goto*//*Label 225*/ 16162,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 631:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 225: @16162
    GIM_Try, /*On fail goto*//*Label 226*/ 16226,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 631:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 226: @16226
    GIM_Try, /*On fail goto*//*Label 227*/ 16290,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vhsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 631:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VHSUBuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 227: @16290
    GIM_Try, /*On fail goto*//*Label 228*/ 16354,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 679:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 228: @16354
    GIM_Try, /*On fail goto*//*Label 229*/ 16418,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 679:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 229: @16418
    GIM_Try, /*On fail goto*//*Label 230*/ 16482,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 679:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 230: @16482
    GIM_Try, /*On fail goto*//*Label 231*/ 16546,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 679:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 231: @16546
    GIM_Try, /*On fail goto*//*Label 232*/ 16610,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 679:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 232: @16610
    GIM_Try, /*On fail goto*//*Label 233*/ 16674,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 679:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 233: @16674
    GIM_Try, /*On fail goto*//*Label 234*/ 16738,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 679:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 234: @16738
    GIM_Try, /*On fail goto*//*Label 235*/ 16802,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 679:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 235: @16802
    GIM_Try, /*On fail goto*//*Label 236*/ 16866,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 680:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 236: @16866
    GIM_Try, /*On fail goto*//*Label 237*/ 16930,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 680:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 237: @16930
    GIM_Try, /*On fail goto*//*Label 238*/ 16994,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 680:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 238: @16994
    GIM_Try, /*On fail goto*//*Label 239*/ 17058,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 680:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 239: @17058
    GIM_Try, /*On fail goto*//*Label 240*/ 17122,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 680:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 240: @17122
    GIM_Try, /*On fail goto*//*Label 241*/ 17186,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 680:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 241: @17186
    GIM_Try, /*On fail goto*//*Label 242*/ 17250,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 680:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 242: @17250
    GIM_Try, /*On fail goto*//*Label 243*/ 17314,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqsubu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 680:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSUBuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 243: @17314
    GIM_Try, /*On fail goto*//*Label 244*/ 17378,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsubhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i8 697:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSUBHNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 244: @17378
    GIM_Try, /*On fail goto*//*Label 245*/ 17442,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsubhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 697:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSUBHNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 245: @17442
    GIM_Try, /*On fail goto*//*Label 246*/ 17506,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsubhn,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i32 697:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSUBHNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 246: @17506
    GIM_Try, /*On fail goto*//*Label 247*/ 17570,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacge,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 610:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGEfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 247: @17570
    GIM_Try, /*On fail goto*//*Label 248*/ 17634,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacge,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 610:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGEfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 248: @17634
    GIM_Try, /*On fail goto*//*Label 249*/ 17698,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacge,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 610:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGEhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 249: @17698
    GIM_Try, /*On fail goto*//*Label 250*/ 17762,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacge,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 610:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGEhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 250: @17762
    GIM_Try, /*On fail goto*//*Label 251*/ 17826,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacgt,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGTfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 251: @17826
    GIM_Try, /*On fail goto*//*Label 252*/ 17890,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacgt,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGTfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 252: @17890
    GIM_Try, /*On fail goto*//*Label 253*/ 17954,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacgt,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGThd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 253: @17954
    GIM_Try, /*On fail goto*//*Label 254*/ 18018,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vacgt,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 611:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VACGThq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 254: @18018
    GIM_Try, /*On fail goto*//*Label 255*/ 18082,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 255: @18082
    GIM_Try, /*On fail goto*//*Label 256*/ 18146,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 256: @18146
    GIM_Try, /*On fail goto*//*Label 257*/ 18210,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 257: @18210
    GIM_Try, /*On fail goto*//*Label 258*/ 18274,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 258: @18274
    GIM_Try, /*On fail goto*//*Label 259*/ 18338,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 259: @18338
    GIM_Try, /*On fail goto*//*Label 260*/ 18402,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 607:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 260: @18402
    GIM_Try, /*On fail goto*//*Label 261*/ 18466,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 261: @18466
    GIM_Try, /*On fail goto*//*Label 262*/ 18530,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 262: @18530
    GIM_Try, /*On fail goto*//*Label 263*/ 18594,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 608:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 263: @18594
    GIM_Try, /*On fail goto*//*Label 264*/ 18658,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 608:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 264: @18658
    GIM_Try, /*On fail goto*//*Label 265*/ 18722,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 265: @18722
    GIM_Try, /*On fail goto*//*Label 266*/ 18786,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 608:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 266: @18786
    GIM_Try, /*On fail goto*//*Label 267*/ 18850,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 607:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 267: @18850
    GIM_Try, /*On fail goto*//*Label 268*/ 18914,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 607:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 268: @18914
    GIM_Try, /*On fail goto*//*Label 269*/ 18978,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 607:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 269: @18978
    GIM_Try, /*On fail goto*//*Label 270*/ 19042,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 607:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 270: @19042
    GIM_Try, /*On fail goto*//*Label 271*/ 19106,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadd,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 651:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDi8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 271: @19106
    GIM_Try, /*On fail goto*//*Label 272*/ 19170,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadd,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDi16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 272: @19170
    GIM_Try, /*On fail goto*//*Label 273*/ 19234,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadd,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDi32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 273: @19234
    GIM_Try, /*On fail goto*//*Label 274*/ 19298,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadd,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 651:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 274: @19298
    GIM_Try, /*On fail goto*//*Label 275*/ 19362,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadd,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 651:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 275: @19362
    GIM_Try, /*On fail goto*//*Label 276*/ 19426,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 649:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm)  =>  (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 276: @19426
    GIM_Try, /*On fail goto*//*Label 277*/ 19490,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 649:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm)  =>  (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 277: @19490
    GIM_Try, /*On fail goto*//*Label 278*/ 19554,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 649:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm)  =>  (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 278: @19554
    GIM_Try, /*On fail goto*//*Label 279*/ 19618,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 649:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm)  =>  (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 279: @19618
    GIM_Try, /*On fail goto*//*Label 280*/ 19682,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 649:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm)  =>  (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 280: @19682
    GIM_Try, /*On fail goto*//*Label 281*/ 19746,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadals,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 649:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm)  =>  (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 281: @19746
    GIM_Try, /*On fail goto*//*Label 282*/ 19810,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 650:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm)  =>  (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 282: @19810
    GIM_Try, /*On fail goto*//*Label 283*/ 19874,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 650:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm)  =>  (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 283: @19874
    GIM_Try, /*On fail goto*//*Label 284*/ 19938,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 650:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm)  =>  (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 284: @19938
    GIM_Try, /*On fail goto*//*Label 285*/ 20002,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 650:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm)  =>  (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 285: @20002
    GIM_Try, /*On fail goto*//*Label 286*/ 20066,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 650:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm)  =>  (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 286: @20066
    GIM_Try, /*On fail goto*//*Label 287*/ 20130,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpadalu,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 650:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm)  =>  (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADALuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 287: @20130
    GIM_Try, /*On fail goto*//*Label 288*/ 20194,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 654:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXs8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 288: @20194
    GIM_Try, /*On fail goto*//*Label 289*/ 20258,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 654:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXs16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 289: @20258
    GIM_Try, /*On fail goto*//*Label 290*/ 20322,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 654:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXs32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 290: @20322
    GIM_Try, /*On fail goto*//*Label 291*/ 20386,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 655:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXu8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 291: @20386
    GIM_Try, /*On fail goto*//*Label 292*/ 20450,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 655:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXu16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 292: @20450
    GIM_Try, /*On fail goto*//*Label 293*/ 20514,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 655:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXu32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 293: @20514
    GIM_Try, /*On fail goto*//*Label 294*/ 20578,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 654:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 294: @20578
    GIM_Try, /*On fail goto*//*Label 295*/ 20642,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmaxs,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 654:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMAXh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 295: @20642
    GIM_Try, /*On fail goto*//*Label 296*/ 20706,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmins,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 656:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINs8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 296: @20706
    GIM_Try, /*On fail goto*//*Label 297*/ 20770,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmins,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 656:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINs16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 297: @20770
    GIM_Try, /*On fail goto*//*Label 298*/ 20834,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmins,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 656:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINs32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 298: @20834
    GIM_Try, /*On fail goto*//*Label 299*/ 20898,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpminu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 657:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINu8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 299: @20898
    GIM_Try, /*On fail goto*//*Label 300*/ 20962,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpminu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 657:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINu16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 300: @20962
    GIM_Try, /*On fail goto*//*Label 301*/ 21026,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpminu,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 657:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINu32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 301: @21026
    GIM_Try, /*On fail goto*//*Label 302*/ 21090,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmins,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 656:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 302: @21090
    GIM_Try, /*On fail goto*//*Label 303*/ 21154,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpmins,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 656:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPMINh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 303: @21154
    GIM_Try, /*On fail goto*//*Label 304*/ 21218,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecps,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 683:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPSfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 304: @21218
    GIM_Try, /*On fail goto*//*Label 305*/ 21282,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecps,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 683:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPSfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 305: @21282
    GIM_Try, /*On fail goto*//*Label 306*/ 21346,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecps,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 683:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPShd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 306: @21346
    GIM_Try, /*On fail goto*//*Label 307*/ 21410,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecps,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 683:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPShq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 307: @21410
    GIM_Try, /*On fail goto*//*Label 308*/ 21474,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrts,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 696:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTSfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 308: @21474
    GIM_Try, /*On fail goto*//*Label 309*/ 21538,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrts,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 696:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTSfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 309: @21538
    GIM_Try, /*On fail goto*//*Label 310*/ 21602,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrts,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 696:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTShd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 310: @21602
    GIM_Try, /*On fail goto*//*Label 311*/ 21666,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrts,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 696:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTShq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 311: @21666
    GIM_Try, /*On fail goto*//*Label 312*/ 21730,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 699:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 312: @21730
    GIM_Try, /*On fail goto*//*Label 313*/ 21794,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 699:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 313: @21794
    GIM_Try, /*On fail goto*//*Label 314*/ 21858,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 699:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 314: @21858
    GIM_Try, /*On fail goto*//*Label 315*/ 21922,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 699:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 315: @21922
    GIM_Try, /*On fail goto*//*Label 316*/ 21986,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 699:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 316: @21986
    GIM_Try, /*On fail goto*//*Label 317*/ 22050,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 699:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 317: @22050
    GIM_Try, /*On fail goto*//*Label 318*/ 22114,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 699:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 318: @22114
    GIM_Try, /*On fail goto*//*Label 319*/ 22178,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 699:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 319: @22178
    GIM_Try, /*On fail goto*//*Label 320*/ 22242,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 700:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 320: @22242
    GIM_Try, /*On fail goto*//*Label 321*/ 22306,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 700:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 321: @22306
    GIM_Try, /*On fail goto*//*Label 322*/ 22370,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 700:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 322: @22370
    GIM_Try, /*On fail goto*//*Label 323*/ 22434,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 700:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 323: @22434
    GIM_Try, /*On fail goto*//*Label 324*/ 22498,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 700:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 324: @22498
    GIM_Try, /*On fail goto*//*Label 325*/ 22562,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 700:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 325: @22562
    GIM_Try, /*On fail goto*//*Label 326*/ 22626,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 700:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 326: @22626
    GIM_Try, /*On fail goto*//*Label 327*/ 22690,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 700:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSHLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 327: @22690
    GIM_Try, /*On fail goto*//*Label 328*/ 22754,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 693:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 328: @22754
    GIM_Try, /*On fail goto*//*Label 329*/ 22818,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 693:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 329: @22818
    GIM_Try, /*On fail goto*//*Label 330*/ 22882,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 693:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 330: @22882
    GIM_Try, /*On fail goto*//*Label 331*/ 22946,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 693:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 331: @22946
    GIM_Try, /*On fail goto*//*Label 332*/ 23010,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 693:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 332: @23010
    GIM_Try, /*On fail goto*//*Label 333*/ 23074,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 693:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 333: @23074
    GIM_Try, /*On fail goto*//*Label 334*/ 23138,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 693:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 334: @23138
    GIM_Try, /*On fail goto*//*Label 335*/ 23202,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 693:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 335: @23202
    GIM_Try, /*On fail goto*//*Label 336*/ 23266,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 694:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 336: @23266
    GIM_Try, /*On fail goto*//*Label 337*/ 23330,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 694:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 337: @23330
    GIM_Try, /*On fail goto*//*Label 338*/ 23394,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 694:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 338: @23394
    GIM_Try, /*On fail goto*//*Label 339*/ 23458,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 694:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 339: @23458
    GIM_Try, /*On fail goto*//*Label 340*/ 23522,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 694:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 340: @23522
    GIM_Try, /*On fail goto*//*Label 341*/ 23586,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 694:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 341: @23586
    GIM_Try, /*On fail goto*//*Label 342*/ 23650,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 694:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 342: @23650
    GIM_Try, /*On fail goto*//*Label 343*/ 23714,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 694:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSHLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 343: @23714
    GIM_Try, /*On fail goto*//*Label 344*/ 23778,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 676:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 344: @23778
    GIM_Try, /*On fail goto*//*Label 345*/ 23842,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 676:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 345: @23842
    GIM_Try, /*On fail goto*//*Label 346*/ 23906,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 676:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 346: @23906
    GIM_Try, /*On fail goto*//*Label 347*/ 23970,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 676:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 347: @23970
    GIM_Try, /*On fail goto*//*Label 348*/ 24034,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 676:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 348: @24034
    GIM_Try, /*On fail goto*//*Label 349*/ 24098,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 676:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 349: @24098
    GIM_Try, /*On fail goto*//*Label 350*/ 24162,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 676:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 350: @24162
    GIM_Try, /*On fail goto*//*Label 351*/ 24226,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 676:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 351: @24226
    GIM_Try, /*On fail goto*//*Label 352*/ 24290,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 678:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 352: @24290
    GIM_Try, /*On fail goto*//*Label 353*/ 24354,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 678:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 353: @24354
    GIM_Try, /*On fail goto*//*Label 354*/ 24418,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 678:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 354: @24418
    GIM_Try, /*On fail goto*//*Label 355*/ 24482,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 678:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 355: @24482
    GIM_Try, /*On fail goto*//*Label 356*/ 24546,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 678:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 356: @24546
    GIM_Try, /*On fail goto*//*Label 357*/ 24610,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 678:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 357: @24610
    GIM_Try, /*On fail goto*//*Label 358*/ 24674,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 678:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 358: @24674
    GIM_Try, /*On fail goto*//*Label 359*/ 24738,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 678:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQSHLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 359: @24738
    GIM_Try, /*On fail goto*//*Label 360*/ 24802,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 671:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 360: @24802
    GIM_Try, /*On fail goto*//*Label 361*/ 24866,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 671:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 361: @24866
    GIM_Try, /*On fail goto*//*Label 362*/ 24930,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 671:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 362: @24930
    GIM_Try, /*On fail goto*//*Label 363*/ 24994,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 363: @24994
    GIM_Try, /*On fail goto*//*Label 364*/ 25058,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 671:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 364: @25058
    GIM_Try, /*On fail goto*//*Label 365*/ 25122,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 671:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 365: @25122
    GIM_Try, /*On fail goto*//*Label 366*/ 25186,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 671:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 366: @25186
    GIM_Try, /*On fail goto*//*Label 367*/ 25250,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshifts,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 671:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 367: @25250
    GIM_Try, /*On fail goto*//*Label 368*/ 25314,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 672:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn)  =>  (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 368: @25314
    GIM_Try, /*On fail goto*//*Label 369*/ 25378,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 672:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn)  =>  (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 369: @25378
    GIM_Try, /*On fail goto*//*Label 370*/ 25442,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 672:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn)  =>  (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 370: @25442
    GIM_Try, /*On fail goto*//*Label 371*/ 25506,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 672:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn)  =>  (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 371: @25506
    GIM_Try, /*On fail goto*//*Label 372*/ 25570,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 672:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn)  =>  (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 372: @25570
    GIM_Try, /*On fail goto*//*Label 373*/ 25634,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 672:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn)  =>  (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 373: @25634
    GIM_Try, /*On fail goto*//*Label 374*/ 25698,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 672:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn)  =>  (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 374: @25698
    GIM_Try, /*On fail goto*//*Label 375*/ 25762,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqrshiftu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 672:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn)  =>  (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQRSHLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 375: @25762
    GIM_Try, /*On fail goto*//*Label 376*/ 25820,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_aesd,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 593:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm)  =>  (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::AESD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 376: @25820
    GIM_Try, /*On fail goto*//*Label 377*/ 25878,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_aese,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 594:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm)  =>  (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::AESE,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 377: @25878
    GIM_Try, /*On fail goto*//*Label 378*/ 25936,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha1su1,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm)  =>  (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA1SU1,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 378: @25936
    GIM_Try, /*On fail goto*//*Label 379*/ 25994,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_sha256su0,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm)  =>  (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SHA256SU0,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 379: @25994
    GIM_Try, /*On fail goto*//*Label 380*/ 26058,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smuad,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 749:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SMUAD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMUAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 380: @26058
    GIM_Try, /*On fail goto*//*Label 381*/ 26122,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smuadx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 750:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SMUADX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMUADX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 381: @26122
    GIM_Try, /*On fail goto*//*Label 382*/ 26186,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smusd,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 757:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SMUSD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMUSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 382: @26186
    GIM_Try, /*On fail goto*//*Label 383*/ 26250,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smusdx,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRnopcRegClassID,
      // (intrinsic_wo_chain:i32 758:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (SMUSDX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMUSDX,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 383: @26250
    GIM_Try, /*On fail goto*//*Label 384*/ 26314,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulbb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 751:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULBB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 384: @26314
    GIM_Try, /*On fail goto*//*Label 385*/ 26378,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulbt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 752:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULBT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 385: @26378
    GIM_Try, /*On fail goto*//*Label 386*/ 26442,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smultb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 753:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULTB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 386: @26442
    GIM_Try, /*On fail goto*//*Label 387*/ 26506,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smultt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 754:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULTT:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULTT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 387: @26506
    GIM_Try, /*On fail goto*//*Label 388*/ 26570,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulwb,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 755:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULWB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 388: @26570
    GIM_Try, /*On fail goto*//*Label 389*/ 26634,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulwt,
      // MIs[0] a
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::GPRRegClassID,
      // (intrinsic_wo_chain:i32 756:iPTR, GPR:i32:$a, GPR:i32:$b)  =>  (SMULWT:i32 GPR:i32:$a, GPR:i32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULWT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 389: @26634
    GIM_Try, /*On fail goto*//*Label 390*/ 26698,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qadd,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 716:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rn)  =>  (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QADD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 390: @26698
    GIM_Try, /*On fail goto*//*Label 391*/ 26762,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_qsub,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 721:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rn)  =>  (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2QSUB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 391: @26762
    GIM_Try, /*On fail goto*//*Label 392*/ 26826,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulbb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 751:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULBB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 392: @26826
    GIM_Try, /*On fail goto*//*Label 393*/ 26890,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulbt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 752:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULBT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 393: @26890
    GIM_Try, /*On fail goto*//*Label 394*/ 26954,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smultb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 753:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULTB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 394: @26954
    GIM_Try, /*On fail goto*//*Label 395*/ 27018,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smultt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 754:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULTT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 395: @27018
    GIM_Try, /*On fail goto*//*Label 396*/ 27082,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulwb,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 755:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULWB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 396: @27082
    GIM_Try, /*On fail goto*//*Label 397*/ 27146,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_smulwt,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/3, /*RC*/ARM::rGPRRegClassID,
      // (intrinsic_wo_chain:i32 756:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULWT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/3, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 397: @27146
    GIM_Try, /*On fail goto*//*Label 398*/ 27246,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm))  =>  (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 398: @27246
    GIM_Try, /*On fail goto*//*Label 399*/ 27346,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm))  =>  (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 399: @27346
    GIM_Try, /*On fail goto*//*Label 400*/ 27446,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm))  =>  (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 400: @27446
    GIM_Try, /*On fail goto*//*Label 401*/ 27546,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm))  =>  (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 401: @27546
    GIM_Try, /*On fail goto*//*Label 402*/ 27646,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm))  =>  (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 402: @27646
    GIM_Try, /*On fail goto*//*Label 403*/ 27746,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm))  =>  (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 403: @27746
    GIM_Try, /*On fail goto*//*Label 404*/ 27841,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra)  =>  (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MLA,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 404: @27841
    GIM_Try, /*On fail goto*//*Label 405*/ 27936,
      GIM_CheckFeatures, GIFBS_IsARM_NoV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra)  =>  (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MLAv5,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 405: @27936
    GIM_Try, /*On fail goto*//*Label 406*/ 28028,
      GIM_CheckFeatures, GIFBS_IsThumb2_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra)  =>  (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MLA,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 406: @28028
    GIM_Try, /*On fail goto*//*Label 407*/ 28176,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra)  =>  (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 407: @28176
    GIM_Try, /*On fail goto*//*Label 408*/ 28324,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra)  =>  (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 408: @28324
    GIM_Try, /*On fail goto*//*Label 409*/ 28404,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn)  =>  (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 409: @28404
    GIM_Try, /*On fail goto*//*Label 410*/ 28484,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn)  =>  (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 410: @28484
    GIM_Try, /*On fail goto*//*Label 411*/ 28564,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn)  =>  (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 411: @28564
    GIM_Try, /*On fail goto*//*Label 412*/ 28644,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn)  =>  (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 412: @28644
    GIM_Try, /*On fail goto*//*Label 413*/ 28724,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn)  =>  (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 413: @28724
    GIM_Try, /*On fail goto*//*Label 414*/ 28804,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn)  =>  (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 414: @28804
    GIM_Try, /*On fail goto*//*Label 415*/ 28896,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1)  =>  (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 415: @28896
    GIM_Try, /*On fail goto*//*Label 416*/ 28988,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1)  =>  (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 416: @28988
    GIM_Try, /*On fail goto*//*Label 417*/ 29080,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1)  =>  (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 417: @29080
    GIM_Try, /*On fail goto*//*Label 418*/ 29172,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1)  =>  (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 418: @29172
    GIM_Try, /*On fail goto*//*Label 419*/ 29264,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1)  =>  (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 419: @29264
    GIM_Try, /*On fail goto*//*Label 420*/ 29356,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1)  =>  (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 420: @29356
    GIM_Try, /*On fail goto*//*Label 421*/ 29452,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1)  =>  (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 421: @29452
    GIM_Try, /*On fail goto*//*Label 422*/ 29548,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1)  =>  (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 422: @29548
    GIM_Try, /*On fail goto*//*Label 423*/ 29644,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1)  =>  (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 423: @29644
    GIM_Try, /*On fail goto*//*Label 424*/ 29740,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (intrinsic_wo_chain:v16i8 607:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1)  =>  (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 424: @29740
    GIM_Try, /*On fail goto*//*Label 425*/ 29836,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1)  =>  (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 425: @29836
    GIM_Try, /*On fail goto*//*Label 426*/ 29932,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1)  =>  (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 426: @29932
    GIM_Try, /*On fail goto*//*Label 427*/ 30028,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1)  =>  (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 427: @30028
    GIM_Try, /*On fail goto*//*Label 428*/ 30124,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1)  =>  (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 428: @30124
    GIM_Try, /*On fail goto*//*Label 429*/ 30220,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1)  =>  (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 429: @30220
    GIM_Try, /*On fail goto*//*Label 430*/ 30316,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 (intrinsic_wo_chain:v16i8 608:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1)  =>  (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 430: @30316
    GIM_Try, /*On fail goto*//*Label 431*/ 30412,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 (intrinsic_wo_chain:v8i16 608:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1)  =>  (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 431: @30412
    GIM_Try, /*On fail goto*//*Label 432*/ 30508,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 (intrinsic_wo_chain:v4i32 608:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1)  =>  (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 432: @30508
    GIM_Try, /*On fail goto*//*Label 433*/ 30624,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1)  =>  (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 433: @30624
    GIM_Try, /*On fail goto*//*Label 434*/ 30740,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1)  =>  (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 434: @30740
    GIM_Try, /*On fail goto*//*Label 435*/ 30856,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1)  =>  (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 435: @30856
    GIM_Try, /*On fail goto*//*Label 436*/ 30972,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1)  =>  (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 436: @30972
    GIM_Try, /*On fail goto*//*Label 437*/ 31088,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1)  =>  (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 437: @31088
    GIM_Try, /*On fail goto*//*Label 438*/ 31204,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1)  =>  (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 438: @31204
    GIM_Try, /*On fail goto*//*Label 439*/ 31352,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)))  =>  (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 439: @31352
    GIM_Try, /*On fail goto*//*Label 440*/ 31500,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/1, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Rm
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/3, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      // (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)))  =>  (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLATT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/3, /*OpIdx*/1, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 440: @31500
    GIM_Try, /*On fail goto*//*Label 441*/ 31580,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm))  =>  (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 441: @31580
    GIM_Try, /*On fail goto*//*Label 442*/ 31660,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm))  =>  (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 442: @31660
    GIM_Try, /*On fail goto*//*Label 443*/ 31740,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm))  =>  (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 443: @31740
    GIM_Try, /*On fail goto*//*Label 444*/ 31820,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm))  =>  (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 444: @31820
    GIM_Try, /*On fail goto*//*Label 445*/ 31900,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm))  =>  (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 445: @31900
    GIM_Try, /*On fail goto*//*Label 446*/ 31980,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm))  =>  (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDWuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 446: @31980
    GIM_Try, /*On fail goto*//*Label 447*/ 32072,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 447: @32072
    GIM_Try, /*On fail goto*//*Label 448*/ 32164,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 448: @32164
    GIM_Try, /*On fail goto*//*Label 449*/ 32256,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 449: @32256
    GIM_Try, /*On fail goto*//*Label 450*/ 32348,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm))  =>  (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 450: @32348
    GIM_Try, /*On fail goto*//*Label 451*/ 32440,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 451: @32440
    GIM_Try, /*On fail goto*//*Label 452*/ 32532,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLAv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 452: @32532
    GIM_Try, /*On fail goto*//*Label 453*/ 32628,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 453: @32628
    GIM_Try, /*On fail goto*//*Label 454*/ 32724,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 454: @32724
    GIM_Try, /*On fail goto*//*Label 455*/ 32820,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 455: @32820
    GIM_Try, /*On fail goto*//*Label 456*/ 32916,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 607:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm))  =>  (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 456: @32916
    GIM_Try, /*On fail goto*//*Label 457*/ 33012,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 457: @33012
    GIM_Try, /*On fail goto*//*Label 458*/ 33108,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 458: @33108
    GIM_Try, /*On fail goto*//*Label 459*/ 33204,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 459: @33204
    GIM_Try, /*On fail goto*//*Label 460*/ 33300,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 460: @33300
    GIM_Try, /*On fail goto*//*Label 461*/ 33396,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 461: @33396
    GIM_Try, /*On fail goto*//*Label 462*/ 33492,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 608:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm))  =>  (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 462: @33492
    GIM_Try, /*On fail goto*//*Label 463*/ 33588,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 608:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 463: @33588
    GIM_Try, /*On fail goto*//*Label 464*/ 33684,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 608:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABAuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 464: @33684
    GIM_Try, /*On fail goto*//*Label 465*/ 33800,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)))  =>  (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 465: @33800
    GIM_Try, /*On fail goto*//*Label 466*/ 33916,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)))  =>  (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 466: @33916
    GIM_Try, /*On fail goto*//*Label 467*/ 34032,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)))  =>  (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 467: @34032
    GIM_Try, /*On fail goto*//*Label 468*/ 34148,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)))  =>  (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 468: @34148
    GIM_Try, /*On fail goto*//*Label 469*/ 34264,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)))  =>  (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 469: @34264
    GIM_Try, /*On fail goto*//*Label 470*/ 34380,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_INTRINSIC,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[2] Operand 1
      GIM_CheckIntrinsicID, /*MI*/2, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[2] Vn
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)))  =>  (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABALuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 470: @34380
    GIM_Try, /*On fail goto*//*Label 471*/ 34475,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm))  =>  (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MLA,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 471: @34475
    GIM_Try, /*On fail goto*//*Label 472*/ 34570,
      GIM_CheckFeatures, GIFBS_IsARM_NoV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm))  =>  (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MLAv5,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 472: @34570
    GIM_Try, /*On fail goto*//*Label 473*/ 34662,
      GIM_CheckFeatures, GIFBS_IsThumb2_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm))  =>  (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MLA,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 473: @34662
    GIM_Try, /*On fail goto*//*Label 474*/ 34725,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (add:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::ADDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 474: @34725
    GIM_Try, /*On fail goto*//*Label 475*/ 34788,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)  =>  (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ADDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 475: @34788
    GIM_Try, /*On fail goto*//*Label 476*/ 34848,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 476: @34848
    GIM_Try, /*On fail goto*//*Label 477*/ 34908,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 477: @34908
    GIM_Try, /*On fail goto*//*Label 478*/ 34968,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 478: @34968
    GIM_Try, /*On fail goto*//*Label 479*/ 35028,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 479: @35028
    GIM_Try, /*On fail goto*//*Label 480*/ 35088,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 480: @35088
    GIM_Try, /*On fail goto*//*Label 481*/ 35148,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 481: @35148
    GIM_Try, /*On fail goto*//*Label 482*/ 35208,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 482: @35208
    GIM_Try, /*On fail goto*//*Label 483*/ 35268,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 483: @35268
    GIM_Try, /*On fail goto*//*Label 484*/ 35331,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ADD,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)  =>  (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ADDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 484: @35331
    GIM_Try, /*On fail goto*//*Label 485*/ 35422,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn)  =>  (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::BICrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 485: @35422
    GIM_Try, /*On fail goto*//*Label 486*/ 35513,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn)  =>  (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2BICrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 486: @35513
    GIM_Try, /*On fail goto*//*Label 487*/ 35604,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32))  =>  (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::BICrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 487: @35604
    GIM_Try, /*On fail goto*//*Label 488*/ 35695,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32))  =>  (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2BICrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 488: @35695
    GIM_Try, /*On fail goto*//*Label 489*/ 35751,
      GIM_CheckFeatures, GIFBS_IsThumb_IsThumb1Only_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::tGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::tGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, 255,
      // (and:i32 tGPR:i32:$Rm, 255:i32)  =>  (tUXTB:i32 tGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::tUXTB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 489: @35751
    GIM_Try, /*On fail goto*//*Label 490*/ 35807,
      GIM_CheckFeatures, GIFBS_IsThumb_IsThumb1Only_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::tGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::tGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, 65535,
      // (and:i32 tGPR:i32:$Rm, 65535:i32)  =>  (tUXTH:i32 tGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::tUXTH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 490: @35807
    GIM_Try, /*On fail goto*//*Label 491*/ 35870,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::ANDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 491: @35870
    GIM_Try, /*On fail goto*//*Label 492*/ 35933,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ANDrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 492: @35933
    GIM_Try, /*On fail goto*//*Label 493*/ 35993,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VANDd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 493: @35993
    GIM_Try, /*On fail goto*//*Label 494*/ 36053,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_AND,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VANDq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 494: @36053
    GIM_Try, /*On fail goto*//*Label 495*/ 36116,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ASHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ASRrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 495: @36116
    GIM_Try, /*On fail goto*//*Label 496*/ 36208,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1)  =>  (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 496: @36208
    GIM_Try, /*On fail goto*//*Label 497*/ 36300,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1)  =>  (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 497: @36300
    GIM_Try, /*On fail goto*//*Label 498*/ 36392,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm))  =>  (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 498: @36392
    GIM_Try, /*On fail goto*//*Label 499*/ 36484,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm))  =>  (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMAhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 499: @36484
    GIM_Try, /*On fail goto*//*Label 500*/ 36544,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm)  =>  (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 500: @36544
    GIM_Try, /*On fail goto*//*Label 501*/ 36604,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm)  =>  (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 501: @36604
    GIM_Try, /*On fail goto*//*Label 502*/ 36664,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 502: @36664
    GIM_Try, /*On fail goto*//*Label 503*/ 36724,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 503: @36724
    GIM_Try, /*On fail goto*//*Label 504*/ 36784,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 504: @36784
    GIM_Try, /*On fail goto*//*Label 505*/ 36844,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FADD,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VADDhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 505: @36844
    GIM_Try, /*On fail goto*//*Label 506*/ 36904,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm)  =>  (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VDIVD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 506: @36904
    GIM_Try, /*On fail goto*//*Label 507*/ 36964,
      GIM_CheckFeatures, GIFBS_HasVFP2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FDIV,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm)  =>  (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VDIVS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 507: @36964
    GIM_Try, /*On fail goto*//*Label 508*/ 37044,
      GIM_CheckFeatures, GIFBS_NoHonorSignDependentRounding_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] a
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b)  =>  (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 508: @37044
    GIM_Try, /*On fail goto*//*Label 509*/ 37124,
      GIM_CheckFeatures, GIFBS_NoHonorSignDependentRounding,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] a
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b)  =>  (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 509: @37124
    GIM_Try, /*On fail goto*//*Label 510*/ 37204,
      GIM_CheckFeatures, GIFBS_NoHonorSignDependentRounding_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] a
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a))  =>  (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 510: @37204
    GIM_Try, /*On fail goto*//*Label 511*/ 37284,
      GIM_CheckFeatures, GIFBS_NoHonorSignDependentRounding,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] b
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FNEG,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] a
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a))  =>  (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // a
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // b
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 511: @37284
    GIM_Try, /*On fail goto*//*Label 512*/ 37344,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)  =>  (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 512: @37344
    GIM_Try, /*On fail goto*//*Label 513*/ 37404,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)  =>  (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 513: @37404
    GIM_Try, /*On fail goto*//*Label 514*/ 37464,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 514: @37464
    GIM_Try, /*On fail goto*//*Label 515*/ 37524,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 515: @37524
    GIM_Try, /*On fail goto*//*Label 516*/ 37584,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 516: @37584
    GIM_Try, /*On fail goto*//*Label 517*/ 37644,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FMUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 517: @37644
    GIM_Try, /*On fail goto*//*Label 518*/ 37736,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFPVMLx_DontUseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm))  =>  (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLShd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 518: @37736
    GIM_Try, /*On fail goto*//*Label 519*/ 37828,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFPVMLx_DontUseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm))  =>  (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLShq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 519: @37828
    GIM_Try, /*On fail goto*//*Label 520*/ 37920,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm))  =>  (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMShd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 520: @37920
    GIM_Try, /*On fail goto*//*Label 521*/ 38012,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16_UseFusedMAC,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm))  =>  (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFMShq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 521: @38012
    GIM_Try, /*On fail goto*//*Label 522*/ 38072,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm)  =>  (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 522: @38072
    GIM_Try, /*On fail goto*//*Label 523*/ 38132,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm)  =>  (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 523: @38132
    GIM_Try, /*On fail goto*//*Label 524*/ 38192,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)  =>  (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 524: @38192
    GIM_Try, /*On fail goto*//*Label 525*/ 38252,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)  =>  (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 525: @38252
    GIM_Try, /*On fail goto*//*Label 526*/ 38312,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)  =>  (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 526: @38312
    GIM_Try, /*On fail goto*//*Label 527*/ 38372,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FSUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)  =>  (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 527: @38372
    GIM_Try, /*On fail goto*//*Label 528*/ 38424,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_vcvtr,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:f32 800:iPTR, DPR:f64:$Dm)  =>  (VTOSIRD:f32 DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VTOSIRD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 528: @38424
    GIM_Try, /*On fail goto*//*Label 529*/ 38476,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_vcvtr,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (intrinsic_wo_chain:f32 800:iPTR, SPR:f32:$Sm)  =>  (VTOSIRS:f32 SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VTOSIRS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 529: @38476
    GIM_Try, /*On fail goto*//*Label 530*/ 38528,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_vcvtru,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:f32 801:iPTR, DPR:f64:$Dm)  =>  (VTOUIRD:f32 DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VTOUIRD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 530: @38528
    GIM_Try, /*On fail goto*//*Label 531*/ 38580,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_vcvtru,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // (intrinsic_wo_chain:f32 801:iPTR, SPR:f32:$Sm)  =>  (VTOUIRS:f32 SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VTOUIRS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 531: @38580
    GIM_Try, /*On fail goto*//*Label 532*/ 38632,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 652:iPTR, DPR:v8i8:$Vm)  =>  (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 532: @38632
    GIM_Try, /*On fail goto*//*Label 533*/ 38684,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 652:iPTR, DPR:v4i16:$Vm)  =>  (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 533: @38684
    GIM_Try, /*On fail goto*//*Label 534*/ 38736,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 652:iPTR, DPR:v2i32:$Vm)  =>  (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 534: @38736
    GIM_Try, /*On fail goto*//*Label 535*/ 38788,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 652:iPTR, QPR:v16i8:$Vm)  =>  (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 535: @38788
    GIM_Try, /*On fail goto*//*Label 536*/ 38840,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 652:iPTR, QPR:v8i16:$Vm)  =>  (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 536: @38840
    GIM_Try, /*On fail goto*//*Label 537*/ 38892,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 652:iPTR, QPR:v4i32:$Vm)  =>  (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 537: @38892
    GIM_Try, /*On fail goto*//*Label 538*/ 38944,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 653:iPTR, DPR:v8i8:$Vm)  =>  (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 538: @38944
    GIM_Try, /*On fail goto*//*Label 539*/ 38996,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 653:iPTR, DPR:v4i16:$Vm)  =>  (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 539: @38996
    GIM_Try, /*On fail goto*//*Label 540*/ 39048,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v1i64 653:iPTR, DPR:v2i32:$Vm)  =>  (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 540: @39048
    GIM_Try, /*On fail goto*//*Label 541*/ 39100,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 653:iPTR, QPR:v16i8:$Vm)  =>  (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 541: @39100
    GIM_Try, /*On fail goto*//*Label 542*/ 39152,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 653:iPTR, QPR:v8i16:$Vm)  =>  (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 542: @39152
    GIM_Try, /*On fail goto*//*Label 543*/ 39204,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vpaddlu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i64 653:iPTR, QPR:v4i32:$Vm)  =>  (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VPADDLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 543: @39204
    GIM_Try, /*On fail goto*//*Label 544*/ 39256,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 682:iPTR, DPR:v2i32:$Vm)  =>  (VRECPEd:v2i32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 544: @39256
    GIM_Try, /*On fail goto*//*Label 545*/ 39308,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 682:iPTR, QPR:v4i32:$Vm)  =>  (VRECPEq:v4i32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 545: @39308
    GIM_Try, /*On fail goto*//*Label 546*/ 39360,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 682:iPTR, DPR:v2f32:$Vm)  =>  (VRECPEfd:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 546: @39360
    GIM_Try, /*On fail goto*//*Label 547*/ 39412,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 682:iPTR, QPR:v4f32:$Vm)  =>  (VRECPEfq:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 547: @39412
    GIM_Try, /*On fail goto*//*Label 548*/ 39464,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 682:iPTR, DPR:v4f16:$Vm)  =>  (VRECPEhd:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 548: @39464
    GIM_Try, /*On fail goto*//*Label 549*/ 39516,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrecpe,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 682:iPTR, QPR:v8f16:$Vm)  =>  (VRECPEhq:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRECPEhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 549: @39516
    GIM_Try, /*On fail goto*//*Label 550*/ 39568,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 695:iPTR, DPR:v2i32:$Vm)  =>  (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 550: @39568
    GIM_Try, /*On fail goto*//*Label 551*/ 39620,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 695:iPTR, QPR:v4i32:$Vm)  =>  (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 551: @39620
    GIM_Try, /*On fail goto*//*Label 552*/ 39672,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 695:iPTR, DPR:v2f32:$Vm)  =>  (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 552: @39672
    GIM_Try, /*On fail goto*//*Label 553*/ 39724,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 695:iPTR, QPR:v4f32:$Vm)  =>  (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEfq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 553: @39724
    GIM_Try, /*On fail goto*//*Label 554*/ 39776,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 695:iPTR, DPR:v4f16:$Vm)  =>  (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 554: @39776
    GIM_Try, /*On fail goto*//*Label 555*/ 39828,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrsqrte,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 695:iPTR, QPR:v8f16:$Vm)  =>  (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRSQRTEhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 555: @39828
    GIM_Try, /*On fail goto*//*Label 556*/ 39880,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 658:iPTR, DPR:v8i8:$Vm)  =>  (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 556: @39880
    GIM_Try, /*On fail goto*//*Label 557*/ 39932,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 658:iPTR, DPR:v4i16:$Vm)  =>  (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 557: @39932
    GIM_Try, /*On fail goto*//*Label 558*/ 39984,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 658:iPTR, DPR:v2i32:$Vm)  =>  (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 558: @39984
    GIM_Try, /*On fail goto*//*Label 559*/ 40036,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 658:iPTR, QPR:v16i8:$Vm)  =>  (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 559: @40036
    GIM_Try, /*On fail goto*//*Label 560*/ 40088,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 658:iPTR, QPR:v8i16:$Vm)  =>  (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 560: @40088
    GIM_Try, /*On fail goto*//*Label 561*/ 40140,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqabs,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 658:iPTR, QPR:v4i32:$Vm)  =>  (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQABSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 561: @40140
    GIM_Try, /*On fail goto*//*Label 562*/ 40192,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 666:iPTR, DPR:v8i8:$Vm)  =>  (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 562: @40192
    GIM_Try, /*On fail goto*//*Label 563*/ 40244,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 666:iPTR, DPR:v4i16:$Vm)  =>  (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 563: @40244
    GIM_Try, /*On fail goto*//*Label 564*/ 40296,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 666:iPTR, DPR:v2i32:$Vm)  =>  (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 564: @40296
    GIM_Try, /*On fail goto*//*Label 565*/ 40348,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 666:iPTR, QPR:v16i8:$Vm)  =>  (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 565: @40348
    GIM_Try, /*On fail goto*//*Label 566*/ 40400,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 666:iPTR, QPR:v8i16:$Vm)  =>  (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 566: @40400
    GIM_Try, /*On fail goto*//*Label 567*/ 40452,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqneg,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 666:iPTR, QPR:v4i32:$Vm)  =>  (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQNEGv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 567: @40452
    GIM_Try, /*On fail goto*//*Label 568*/ 40504,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v8i8 613:iPTR, DPR:v8i8:$Vm)  =>  (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 568: @40504
    GIM_Try, /*On fail goto*//*Label 569*/ 40556,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v4i16:$Vm)  =>  (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 569: @40556
    GIM_Try, /*On fail goto*//*Label 570*/ 40608,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v2i32:$Vm)  =>  (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 570: @40608
    GIM_Try, /*On fail goto*//*Label 571*/ 40660,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 613:iPTR, QPR:v16i8:$Vm)  =>  (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 571: @40660
    GIM_Try, /*On fail goto*//*Label 572*/ 40712,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v8i16:$Vm)  =>  (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 572: @40712
    GIM_Try, /*On fail goto*//*Label 573*/ 40764,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcls,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v4i32:$Vm)  =>  (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCLSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 573: @40764
    GIM_Try, /*On fail goto*//*Label 574*/ 40816,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i8 663:iPTR, QPR:v8i16:$Vm)  =>  (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 574: @40816
    GIM_Try, /*On fail goto*//*Label 575*/ 40868,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 663:iPTR, QPR:v4i32:$Vm)  =>  (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 575: @40868
    GIM_Try, /*On fail goto*//*Label 576*/ 40920,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i32 663:iPTR, QPR:v2i64:$Vm)  =>  (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 576: @40920
    GIM_Try, /*On fail goto*//*Label 577*/ 40972,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i8 665:iPTR, QPR:v8i16:$Vm)  =>  (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 577: @40972
    GIM_Try, /*On fail goto*//*Label 578*/ 41024,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 665:iPTR, QPR:v4i32:$Vm)  =>  (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 578: @41024
    GIM_Try, /*On fail goto*//*Label 579*/ 41076,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i32 665:iPTR, QPR:v2i64:$Vm)  =>  (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 579: @41076
    GIM_Try, /*On fail goto*//*Label 580*/ 41128,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnsu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i8 664:iPTR, QPR:v8i16:$Vm)  =>  (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsuv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 580: @41128
    GIM_Try, /*On fail goto*//*Label 581*/ 41180,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnsu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 664:iPTR, QPR:v4i32:$Vm)  =>  (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsuv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 581: @41180
    GIM_Try, /*On fail goto*//*Label 582*/ 41232,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vqmovnsu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v2i32 664:iPTR, QPR:v2i64:$Vm)  =>  (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VQMOVNsuv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 582: @41232
    GIM_Try, /*On fail goto*//*Label 583*/ 41278,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtas,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2f32:$Vm)  =>  (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANSDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 583: @41278
    GIM_Try, /*On fail goto*//*Label 584*/ 41324,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtas,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4f32:$Vm)  =>  (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANSQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 584: @41324
    GIM_Try, /*On fail goto*//*Label 585*/ 41370,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtau,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 615:iPTR, DPR:v2f32:$Vm)  =>  (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANUDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 585: @41370
    GIM_Try, /*On fail goto*//*Label 586*/ 41416,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtau,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 615:iPTR, QPR:v4f32:$Vm)  =>  (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANUQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 586: @41416
    GIM_Try, /*On fail goto*//*Label 587*/ 41462,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtas,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4f16:$Vm)  =>  (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANSDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 587: @41462
    GIM_Try, /*On fail goto*//*Label 588*/ 41508,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtas,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8f16:$Vm)  =>  (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANSQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 588: @41508
    GIM_Try, /*On fail goto*//*Label 589*/ 41554,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtau,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 615:iPTR, DPR:v4f16:$Vm)  =>  (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANUDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 589: @41554
    GIM_Try, /*On fail goto*//*Label 590*/ 41600,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtau,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 615:iPTR, QPR:v8f16:$Vm)  =>  (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTANUQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 590: @41600
    GIM_Try, /*On fail goto*//*Label 591*/ 41646,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 624:iPTR, DPR:v2f32:$Vm)  =>  (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNSDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 591: @41646
    GIM_Try, /*On fail goto*//*Label 592*/ 41692,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 624:iPTR, QPR:v4f32:$Vm)  =>  (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNSQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 592: @41692
    GIM_Try, /*On fail goto*//*Label 593*/ 41738,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 625:iPTR, DPR:v2f32:$Vm)  =>  (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNUDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 593: @41738
    GIM_Try, /*On fail goto*//*Label 594*/ 41784,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 625:iPTR, QPR:v4f32:$Vm)  =>  (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNUQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 594: @41784
    GIM_Try, /*On fail goto*//*Label 595*/ 41830,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 624:iPTR, DPR:v4f16:$Vm)  =>  (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNSDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 595: @41830
    GIM_Try, /*On fail goto*//*Label 596*/ 41876,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtns,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 624:iPTR, QPR:v8f16:$Vm)  =>  (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNSQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 596: @41876
    GIM_Try, /*On fail goto*//*Label 597*/ 41922,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 625:iPTR, DPR:v4f16:$Vm)  =>  (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNUDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 597: @41922
    GIM_Try, /*On fail goto*//*Label 598*/ 41968,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtnu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 625:iPTR, QPR:v8f16:$Vm)  =>  (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTNNUQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 598: @41968
    GIM_Try, /*On fail goto*//*Label 599*/ 42014,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtps,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 626:iPTR, DPR:v2f32:$Vm)  =>  (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNSDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 599: @42014
    GIM_Try, /*On fail goto*//*Label 600*/ 42060,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtps,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 626:iPTR, QPR:v4f32:$Vm)  =>  (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNSQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 600: @42060
    GIM_Try, /*On fail goto*//*Label 601*/ 42106,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtpu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 627:iPTR, DPR:v2f32:$Vm)  =>  (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNUDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 601: @42106
    GIM_Try, /*On fail goto*//*Label 602*/ 42152,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtpu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 627:iPTR, QPR:v4f32:$Vm)  =>  (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNUQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 602: @42152
    GIM_Try, /*On fail goto*//*Label 603*/ 42198,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtps,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 626:iPTR, DPR:v4f16:$Vm)  =>  (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNSDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 603: @42198
    GIM_Try, /*On fail goto*//*Label 604*/ 42244,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtps,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 626:iPTR, QPR:v8f16:$Vm)  =>  (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNSQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 604: @42244
    GIM_Try, /*On fail goto*//*Label 605*/ 42290,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtpu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 627:iPTR, DPR:v4f16:$Vm)  =>  (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNUDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 605: @42290
    GIM_Try, /*On fail goto*//*Label 606*/ 42336,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtpu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 627:iPTR, QPR:v8f16:$Vm)  =>  (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTPNUQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 606: @42336
    GIM_Try, /*On fail goto*//*Label 607*/ 42382,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtms,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 622:iPTR, DPR:v2f32:$Vm)  =>  (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNSDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 607: @42382
    GIM_Try, /*On fail goto*//*Label 608*/ 42428,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtms,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4f32:$Vm)  =>  (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNSQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 608: @42428
    GIM_Try, /*On fail goto*//*Label 609*/ 42474,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtmu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2i32 623:iPTR, DPR:v2f32:$Vm)  =>  (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNUDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 609: @42474
    GIM_Try, /*On fail goto*//*Label 610*/ 42520,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtmu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i32 623:iPTR, QPR:v4f32:$Vm)  =>  (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNUQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 610: @42520
    GIM_Try, /*On fail goto*//*Label 611*/ 42566,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtms,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 622:iPTR, DPR:v4f16:$Vm)  =>  (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNSDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 611: @42566
    GIM_Try, /*On fail goto*//*Label 612*/ 42612,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtms,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8f16:$Vm)  =>  (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNSQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 612: @42612
    GIM_Try, /*On fail goto*//*Label 613*/ 42658,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtmu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4i16 623:iPTR, DPR:v4f16:$Vm)  =>  (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNUDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 613: @42658
    GIM_Try, /*On fail goto*//*Label 614*/ 42704,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtmu,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8i16 623:iPTR, QPR:v8f16:$Vm)  =>  (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTMNUQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 614: @42704
    GIM_Try, /*On fail goto*//*Label 615*/ 42756,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvtfp2hf,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4i16 618:iPTR, QPR:v4f32:$Vm)  =>  (VCVTf2h:v4i16 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2h,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 615: @42756
    GIM_Try, /*On fail goto*//*Label 616*/ 42808,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vcvthf2fp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f32 621:iPTR, DPR:v4i16:$Vm)  =>  (VCVTh2f:v4f32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2f,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 616: @42808
    GIM_Try, /*On fail goto*//*Label 617*/ 42854,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintn,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 688:iPTR, DPR:v2f32:$Vm)  =>  (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTNNDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 617: @42854
    GIM_Try, /*On fail goto*//*Label 618*/ 42900,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintn,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 688:iPTR, QPR:v4f32:$Vm)  =>  (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTNNQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 618: @42900
    GIM_Try, /*On fail goto*//*Label 619*/ 42946,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintn,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 688:iPTR, DPR:v4f16:$Vm)  =>  (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTNNDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 619: @42946
    GIM_Try, /*On fail goto*//*Label 620*/ 42992,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintn,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 688:iPTR, QPR:v8f16:$Vm)  =>  (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTNNQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 620: @42992
    GIM_Try, /*On fail goto*//*Label 621*/ 43038,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintx,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 690:iPTR, DPR:v2f32:$Vm)  =>  (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTXNDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 621: @43038
    GIM_Try, /*On fail goto*//*Label 622*/ 43084,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintx,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 690:iPTR, QPR:v4f32:$Vm)  =>  (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTXNQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 622: @43084
    GIM_Try, /*On fail goto*//*Label 623*/ 43130,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintx,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 690:iPTR, DPR:v4f16:$Vm)  =>  (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTXNDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 623: @43130
    GIM_Try, /*On fail goto*//*Label 624*/ 43176,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintx,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 690:iPTR, QPR:v8f16:$Vm)  =>  (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTXNQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 624: @43176
    GIM_Try, /*On fail goto*//*Label 625*/ 43222,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrinta,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 686:iPTR, DPR:v2f32:$Vm)  =>  (VRINTANDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTANDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 625: @43222
    GIM_Try, /*On fail goto*//*Label 626*/ 43268,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrinta,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 686:iPTR, QPR:v4f32:$Vm)  =>  (VRINTANQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTANQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 626: @43268
    GIM_Try, /*On fail goto*//*Label 627*/ 43314,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrinta,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 686:iPTR, DPR:v4f16:$Vm)  =>  (VRINTANDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTANDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 627: @43314
    GIM_Try, /*On fail goto*//*Label 628*/ 43360,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrinta,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 686:iPTR, QPR:v8f16:$Vm)  =>  (VRINTANQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTANQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 628: @43360
    GIM_Try, /*On fail goto*//*Label 629*/ 43406,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintz,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 691:iPTR, DPR:v2f32:$Vm)  =>  (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZNDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 629: @43406
    GIM_Try, /*On fail goto*//*Label 630*/ 43452,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintz,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 691:iPTR, QPR:v4f32:$Vm)  =>  (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZNQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 630: @43452
    GIM_Try, /*On fail goto*//*Label 631*/ 43498,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintz,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 691:iPTR, DPR:v4f16:$Vm)  =>  (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZNDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 631: @43498
    GIM_Try, /*On fail goto*//*Label 632*/ 43544,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintz,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 691:iPTR, QPR:v8f16:$Vm)  =>  (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZNQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 632: @43544
    GIM_Try, /*On fail goto*//*Label 633*/ 43590,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintm,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 687:iPTR, DPR:v2f32:$Vm)  =>  (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTMNDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 633: @43590
    GIM_Try, /*On fail goto*//*Label 634*/ 43636,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintm,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 687:iPTR, QPR:v4f32:$Vm)  =>  (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTMNQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 634: @43636
    GIM_Try, /*On fail goto*//*Label 635*/ 43682,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintm,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 687:iPTR, DPR:v4f16:$Vm)  =>  (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTMNDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 635: @43682
    GIM_Try, /*On fail goto*//*Label 636*/ 43728,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintm,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 687:iPTR, QPR:v8f16:$Vm)  =>  (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTMNQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 636: @43728
    GIM_Try, /*On fail goto*//*Label 637*/ 43774,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v2f32 689:iPTR, DPR:v2f32:$Vm)  =>  (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTPNDf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 637: @43774
    GIM_Try, /*On fail goto*//*Label 638*/ 43820,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v4f32 689:iPTR, QPR:v4f32:$Vm)  =>  (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTPNQf,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 638: @43820
    GIM_Try, /*On fail goto*//*Label 639*/ 43866,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (intrinsic_wo_chain:v4f16 689:iPTR, DPR:v4f16:$Vm)  =>  (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTPNDh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 639: @43866
    GIM_Try, /*On fail goto*//*Label 640*/ 43912,
      GIM_CheckFeatures, GIFBS_HasV8_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_vrintp,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v8f16 689:iPTR, QPR:v8f16:$Vm)  =>  (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTPNQh,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 640: @43912
    GIM_Try, /*On fail goto*//*Label 641*/ 43958,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_aesimc,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 595:iPTR, QPR:v16i8:$Vm)  =>  (AESIMC:v16i8 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::AESIMC,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 641: @43958
    GIM_Try, /*On fail goto*//*Label 642*/ 44004,
      GIM_CheckFeatures, GIFBS_HasV8_HasCrypto,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_INTRINSIC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckIntrinsicID, /*MI*/0, /*Op*/1, Intrinsic::arm_neon_aesmc,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (intrinsic_wo_chain:v16i8 596:iPTR, QPR:v16i8:$Vm)  =>  (AESMC:v16i8 QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::AESMC,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 642: @44004
    GIM_Try, /*On fail goto*//*Label 643*/ 44067,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2LSRrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 643: @44067
    GIM_Try, /*On fail goto*//*Label 644*/ 44183,
      GIM_CheckFeatures, GIFBS_IsARM_HasV5TE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ASHR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 16,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32))  =>  (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMULTT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 644: @44183
    GIM_Try, /*On fail goto*//*Label 645*/ 44299,
      GIM_CheckFeatures, GIFBS_IsThumb2_HasDSP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ASHR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 16,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ASHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))  =>  (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMULTT,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 645: @44299
    GIM_Try, /*On fail goto*//*Label 646*/ 44362,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MUL,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 646: @44362
    GIM_Try, /*On fail goto*//*Label 647*/ 44425,
      GIM_CheckFeatures, GIFBS_IsARM_NoV6_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRnopcRegClassID,
      // (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)  =>  (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MULv5,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 647: @44425
    GIM_Try, /*On fail goto*//*Label 648*/ 44485,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MUL,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 648: @44485
    GIM_Try, /*On fail goto*//*Label 649*/ 44545,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 649: @44545
    GIM_Try, /*On fail goto*//*Label 650*/ 44605,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 650: @44605
    GIM_Try, /*On fail goto*//*Label 651*/ 44665,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 651: @44665
    GIM_Try, /*On fail goto*//*Label 652*/ 44725,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 652: @44725
    GIM_Try, /*On fail goto*//*Label 653*/ 44785,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 653: @44785
    GIM_Try, /*On fail goto*//*Label 654*/ 44845,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_MUL,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMULv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 654: @44845
    GIM_Try, /*On fail goto*//*Label 655*/ 45013,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/0, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/4, /*MI*/3, /*OpIdx*/1, // MIs[4]
      GIM_CheckNumOperands, /*MI*/4, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ASHR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SHL,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 24,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 16,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_AND,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Operand 1
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/4, TargetOpcode::G_LSHR,
      // MIs[4] Operand 0
      GIM_CheckType, /*MI*/4, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[4] Rm
      GIM_CheckType, /*MI*/4, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/4, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[4] Operand 2
      GIM_CheckType, /*MI*/4, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/4, /*Op*/2, 8,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 255,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      GIM_CheckIsSafeToFold, /*InsnID*/4,
      // (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32))  =>  (REVSH:i32 GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::REVSH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 655: @45013
    GIM_Try, /*On fail goto*//*Label 656*/ 45181,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/0, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/4, /*MI*/3, /*OpIdx*/1, // MIs[4]
      GIM_CheckNumOperands, /*MI*/4, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ASHR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SHL,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 24,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 16,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_AND,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Operand 1
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/4, TargetOpcode::G_LSHR,
      // MIs[4] Operand 0
      GIM_CheckType, /*MI*/4, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[4] Rm
      GIM_CheckType, /*MI*/4, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/4, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[4] Operand 2
      GIM_CheckType, /*MI*/4, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/4, /*Op*/2, 8,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 255,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      GIM_CheckIsSafeToFold, /*InsnID*/4,
      // (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32))  =>  (t2REVSH:i32 rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2REVSH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 656: @45181
    GIM_Try, /*On fail goto*//*Label 657*/ 45349,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/0, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/4, /*MI*/3, /*OpIdx*/1, // MIs[4]
      GIM_CheckNumOperands, /*MI*/4, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_AND,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_LSHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 8,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 255,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Operand 1
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/4, TargetOpcode::G_SHL,
      // MIs[4] Operand 0
      GIM_CheckType, /*MI*/4, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[4] Rm
      GIM_CheckType, /*MI*/4, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/4, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[4] Operand 2
      GIM_CheckType, /*MI*/4, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/4, /*Op*/2, 24,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      GIM_CheckIsSafeToFold, /*InsnID*/4,
      // (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32))  =>  (REVSH:i32 GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::REVSH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 657: @45349
    GIM_Try, /*On fail goto*//*Label 658*/ 45517,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/3, /*MI*/0, /*OpIdx*/2, // MIs[3]
      GIM_CheckNumOperands, /*MI*/3, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/4, /*MI*/3, /*OpIdx*/1, // MIs[4]
      GIM_CheckNumOperands, /*MI*/4, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_AND,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_LSHR,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Rm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[2] Operand 2
      GIM_CheckType, /*MI*/2, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/2, /*Op*/2, 8,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, 255,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_ASHR,
      // MIs[3] Operand 0
      GIM_CheckType, /*MI*/3, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[3] Operand 1
      GIM_CheckType, /*MI*/3, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/4, TargetOpcode::G_SHL,
      // MIs[4] Operand 0
      GIM_CheckType, /*MI*/4, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[4] Rm
      GIM_CheckType, /*MI*/4, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/4, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[4] Operand 2
      GIM_CheckType, /*MI*/4, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/4, /*Op*/2, 24,
      // MIs[3] Operand 2
      GIM_CheckType, /*MI*/3, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/3, /*Op*/2, 16,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      GIM_CheckIsSafeToFold, /*InsnID*/3,
      GIM_CheckIsSafeToFold, /*InsnID*/4,
      // (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32))  =>  (t2REVSH:i32 rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2REVSH,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 658: @45517
    GIM_Try, /*On fail goto*//*Label 659*/ 45608,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn)  =>  (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ORNrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 659: @45608
    GIM_Try, /*On fail goto*//*Label 660*/ 45699,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/1, /*Op*/2, -1,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32))  =>  (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ORNrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 660: @45699
    GIM_Try, /*On fail goto*//*Label 661*/ 45762,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (or:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::ORRrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 661: @45762
    GIM_Try, /*On fail goto*//*Label 662*/ 45825,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2ORRrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 662: @45825
    GIM_Try, /*On fail goto*//*Label 663*/ 45885,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VORRd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 663: @45885
    GIM_Try, /*On fail goto*//*Label 664*/ 45945,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_OR,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VORRq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 664: @45945
    GIM_Try, /*On fail goto*//*Label 665*/ 46005,
      GIM_CheckFeatures, GIFBS_IsARM_HasDivideInARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SDIV,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 665: @46005
    GIM_Try, /*On fail goto*//*Label 666*/ 46065,
      GIM_CheckFeatures, GIFBS_HasDivideInThumb_IsThumb_HasV8MBaseline,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SDIV,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 666: @46065
    GIM_Try, /*On fail goto*//*Label 667*/ 46128,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2LSLrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 667: @46128
    GIM_Try, /*On fail goto*//*Label 668*/ 46228,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm))  =>  (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 668: @46228
    GIM_Try, /*On fail goto*//*Label 669*/ 46328,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm))  =>  (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 669: @46328
    GIM_Try, /*On fail goto*//*Label 670*/ 46428,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_SEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm))  =>  (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 670: @46428
    GIM_Try, /*On fail goto*//*Label 671*/ 46528,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm))  =>  (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 671: @46528
    GIM_Try, /*On fail goto*//*Label 672*/ 46628,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm))  =>  (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 672: @46628
    GIM_Try, /*On fail goto*//*Label 673*/ 46728,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/0, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_ZEXT,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[2] Vm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm))  =>  (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 673: @46728
    GIM_Try, /*On fail goto*//*Label 674*/ 46820,
      GIM_CheckFeatures, GIFBS_IsARM_HasV6T2_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm))  =>  (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MLS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 674: @46820
    GIM_Try, /*On fail goto*//*Label 675*/ 46912,
      GIM_CheckFeatures, GIFBS_IsThumb2_UseMulOps,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Ra
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Rn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[1] Rm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm))  =>  (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MLS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Rm
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Ra
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 675: @46912
    GIM_Try, /*On fail goto*//*Label 676*/ 47004,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 676: @47004
    GIM_Try, /*On fail goto*//*Label 677*/ 47096,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 677: @47096
    GIM_Try, /*On fail goto*//*Label 678*/ 47188,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 678: @47188
    GIM_Try, /*On fail goto*//*Label 679*/ 47280,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v16s8,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm))  =>  (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 679: @47280
    GIM_Try, /*On fail goto*//*Label 680*/ 47372,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm))  =>  (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 680: @47372
    GIM_Try, /*On fail goto*//*Label 681*/ 47464,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_MUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm))  =>  (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMLSv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src1
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 681: @47464
    GIM_Try, /*On fail goto*//*Label 682*/ 47544,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm))  =>  (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 682: @47544
    GIM_Try, /*On fail goto*//*Label 683*/ 47624,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm))  =>  (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 683: @47624
    GIM_Try, /*On fail goto*//*Label 684*/ 47704,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_SEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm))  =>  (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 684: @47704
    GIM_Try, /*On fail goto*//*Label 685*/ 47784,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s16,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm))  =>  (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 685: @47784
    GIM_Try, /*On fail goto*//*Label 686*/ 47864,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s32,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm))  =>  (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 686: @47864
    GIM_Try, /*On fail goto*//*Label 687*/ 47944,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/2, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_ZEXT,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s64,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm))  =>  (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBWuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 687: @47944
    GIM_Try, /*On fail goto*//*Label 688*/ 48007,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SUBrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 688: @48007
    GIM_Try, /*On fail goto*//*Label 689*/ 48070,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRnopcRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)  =>  (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SUBrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 689: @48070
    GIM_Try, /*On fail goto*//*Label 690*/ 48130,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)  =>  (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 690: @48130
    GIM_Try, /*On fail goto*//*Label 691*/ 48190,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)  =>  (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 691: @48190
    GIM_Try, /*On fail goto*//*Label 692*/ 48250,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 692: @48250
    GIM_Try, /*On fail goto*//*Label 693*/ 48310,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)  =>  (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv16i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 693: @48310
    GIM_Try, /*On fail goto*//*Label 694*/ 48370,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)  =>  (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 694: @48370
    GIM_Try, /*On fail goto*//*Label 695*/ 48430,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 695: @48430
    GIM_Try, /*On fail goto*//*Label 696*/ 48490,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)  =>  (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv1i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 696: @48490
    GIM_Try, /*On fail goto*//*Label 697*/ 48550,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SUB,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)  =>  (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VSUBv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 697: @48550
    GIM_Try, /*On fail goto*//*Label 698*/ 48610,
      GIM_CheckFeatures, GIFBS_IsARM_HasDivideInARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UDIV,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 698: @48610
    GIM_Try, /*On fail goto*//*Label 699*/ 48670,
      GIM_CheckFeatures, GIFBS_HasDivideInThumb_IsThumb_HasV8MBaseline,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UDIV,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UDIV,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 699: @48670
    GIM_Try, /*On fail goto*//*Label 700*/ 48729,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      // (xor:i32 GPR:i32:$Rm, -1:i32)  =>  (MVNr:i32 GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::MVNr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 700: @48729
    GIM_Try, /*On fail goto*//*Label 701*/ 48788,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 2
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckConstantInt, /*MI*/0, /*Op*/2, -1,
      // (xor:i32 rGPR:i32:$Rm, -1:i32)  =>  (t2MVNr:i32 rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MVNr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 701: @48788
    GIM_Try, /*On fail goto*//*Label 702*/ 48851,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::GPRRegClassID,
      // (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)  =>  (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::EORrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 702: @48851
    GIM_Try, /*On fail goto*//*Label 703*/ 48914,
      GIM_CheckFeatures, GIFBS_IsThumb2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Rd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Rm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::rGPRRegClassID,
      // (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)  =>  (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2EORrr,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Rm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 703: @48914
    GIM_Try, /*On fail goto*//*Label 704*/ 48974,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)  =>  (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VEORd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 704: @48974
    GIM_Try, /*On fail goto*//*Label 705*/ 49034,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_XOR,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/2, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/2, /*RC*/ARM::QPRRegClassID,
      // (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)  =>  (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VEORq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/2, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 705: @49034
    GIM_Try, /*On fail goto*//*Label 706*/ 49080,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ANYEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (anyext:v8i16 DPR:v8i8:$Vm)  =>  (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 706: @49080
    GIM_Try, /*On fail goto*//*Label 707*/ 49126,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ANYEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (anyext:v4i32 DPR:v4i16:$Vm)  =>  (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 707: @49126
    GIM_Try, /*On fail goto*//*Label 708*/ 49172,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ANYEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (anyext:v2i64 DPR:v2i32:$Vm)  =>  (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 708: @49172
    GIM_Try, /*On fail goto*//*Label 709*/ 49220,
      GIM_CheckFeatures, GIFBS_HasVFP2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Rt
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::GPRRegClassID,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // (bitconvert:i32 SPR:f32:$Sn)  =>  (VMOVRS:i32 SPR:f32:$Sn)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVRS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Rt
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sn
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 709: @49220
    GIM_Try, /*On fail goto*//*Label 710*/ 49268,
      GIM_CheckFeatures, GIFBS_HasVFP2_UseVMOVSR,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Sn
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Rt
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::GPRRegClassID,
      // (bitconvert:f32 GPR:i32:$Rt)  =>  (VMOVSR:f32 GPR:i32:$Rt)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVSR,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Rt
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 710: @49268
    GIM_Try, /*On fail goto*//*Label 711*/ 49303,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v2i32:$src)  =>  DPR:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 711: @49303
    GIM_Try, /*On fail goto*//*Label 712*/ 49338,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v4i16:$src)  =>  DPR:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 712: @49338
    GIM_Try, /*On fail goto*//*Label 713*/ 49373,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v8i8:$src)  =>  DPR:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 713: @49373
    GIM_Try, /*On fail goto*//*Label 714*/ 49406,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:f64:$src)  =>  DPR:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 714: @49406
    GIM_Try, /*On fail goto*//*Label 715*/ 49441,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v2f32:$src)  =>  DPR:v1i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 715: @49441
    GIM_Try, /*On fail goto*//*Label 716*/ 49476,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v1i64:$src)  =>  DPR:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 716: @49476
    GIM_Try, /*On fail goto*//*Label 717*/ 49511,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v4i16:$src)  =>  DPR:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 717: @49511
    GIM_Try, /*On fail goto*//*Label 718*/ 49546,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v8i8:$src)  =>  DPR:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 718: @49546
    GIM_Try, /*On fail goto*//*Label 719*/ 49581,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:f64:$src)  =>  DPR:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 719: @49581
    GIM_Try, /*On fail goto*//*Label 720*/ 49614,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v2f32:$src)  =>  DPR:v2i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 720: @49614
    GIM_Try, /*On fail goto*//*Label 721*/ 49649,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v1i64:$src)  =>  DPR:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 721: @49649
    GIM_Try, /*On fail goto*//*Label 722*/ 49684,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v2i32:$src)  =>  DPR:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 722: @49684
    GIM_Try, /*On fail goto*//*Label 723*/ 49719,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v8i8:$src)  =>  DPR:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 723: @49719
    GIM_Try, /*On fail goto*//*Label 724*/ 49754,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:f64:$src)  =>  DPR:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 724: @49754
    GIM_Try, /*On fail goto*//*Label 725*/ 49789,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v2f32:$src)  =>  DPR:v4i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 725: @49789
    GIM_Try, /*On fail goto*//*Label 726*/ 49824,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v1i64:$src)  =>  DPR:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 726: @49824
    GIM_Try, /*On fail goto*//*Label 727*/ 49859,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v2i32:$src)  =>  DPR:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 727: @49859
    GIM_Try, /*On fail goto*//*Label 728*/ 49894,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v4i16:$src)  =>  DPR:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 728: @49894
    GIM_Try, /*On fail goto*//*Label 729*/ 49929,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:f64:$src)  =>  DPR:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 729: @49929
    GIM_Try, /*On fail goto*//*Label 730*/ 49964,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v2f32:$src)  =>  DPR:v8i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 730: @49964
    GIM_Try, /*On fail goto*//*Label 731*/ 49997,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v1i64:$src)  =>  DPR:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 731: @49997
    GIM_Try, /*On fail goto*//*Label 732*/ 50032,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v2i32:$src)  =>  DPR:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 732: @50032
    GIM_Try, /*On fail goto*//*Label 733*/ 50067,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v4i16:$src)  =>  DPR:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 733: @50067
    GIM_Try, /*On fail goto*//*Label 734*/ 50102,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v8i8:$src)  =>  DPR:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 734: @50102
    GIM_Try, /*On fail goto*//*Label 735*/ 50137,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v2f32:$src)  =>  DPR:f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 735: @50137
    GIM_Try, /*On fail goto*//*Label 736*/ 50172,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:f64:$src)  =>  DPR:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 736: @50172
    GIM_Try, /*On fail goto*//*Label 737*/ 50207,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v1i64:$src)  =>  DPR:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 737: @50207
    GIM_Try, /*On fail goto*//*Label 738*/ 50240,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v2i32:$src)  =>  DPR:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 738: @50240
    GIM_Try, /*On fail goto*//*Label 739*/ 50275,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v4i16:$src)  =>  DPR:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 739: @50275
    GIM_Try, /*On fail goto*//*Label 740*/ 50310,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v8i8:$src)  =>  DPR:v2f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC DPR*/17,
      GIR_Done,
    // Label 740: @50310
    GIM_Try, /*On fail goto*//*Label 741*/ 50345,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v4i32:$src)  =>  QPR:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 741: @50345
    GIM_Try, /*On fail goto*//*Label 742*/ 50380,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v8i16:$src)  =>  QPR:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 742: @50380
    GIM_Try, /*On fail goto*//*Label 743*/ 50415,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v16i8:$src)  =>  QPR:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 743: @50415
    GIM_Try, /*On fail goto*//*Label 744*/ 50448,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v2f64:$src)  =>  QPR:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 744: @50448
    GIM_Try, /*On fail goto*//*Label 745*/ 50483,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v4f32:$src)  =>  QPR:v2i64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 745: @50483
    GIM_Try, /*On fail goto*//*Label 746*/ 50518,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v2i64:$src)  =>  QPR:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 746: @50518
    GIM_Try, /*On fail goto*//*Label 747*/ 50553,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v8i16:$src)  =>  QPR:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 747: @50553
    GIM_Try, /*On fail goto*//*Label 748*/ 50588,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v16i8:$src)  =>  QPR:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 748: @50588
    GIM_Try, /*On fail goto*//*Label 749*/ 50623,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v2f64:$src)  =>  QPR:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 749: @50623
    GIM_Try, /*On fail goto*//*Label 750*/ 50656,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v4f32:$src)  =>  QPR:v4i32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 750: @50656
    GIM_Try, /*On fail goto*//*Label 751*/ 50691,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v2i64:$src)  =>  QPR:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 751: @50691
    GIM_Try, /*On fail goto*//*Label 752*/ 50726,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v4i32:$src)  =>  QPR:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 752: @50726
    GIM_Try, /*On fail goto*//*Label 753*/ 50761,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v16i8:$src)  =>  QPR:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 753: @50761
    GIM_Try, /*On fail goto*//*Label 754*/ 50796,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v2f64:$src)  =>  QPR:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 754: @50796
    GIM_Try, /*On fail goto*//*Label 755*/ 50831,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v4f32:$src)  =>  QPR:v8i16:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 755: @50831
    GIM_Try, /*On fail goto*//*Label 756*/ 50866,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v2i64:$src)  =>  QPR:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 756: @50866
    GIM_Try, /*On fail goto*//*Label 757*/ 50901,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v4i32:$src)  =>  QPR:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 757: @50901
    GIM_Try, /*On fail goto*//*Label 758*/ 50936,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v8i16:$src)  =>  QPR:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 758: @50936
    GIM_Try, /*On fail goto*//*Label 759*/ 50971,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v2f64:$src)  =>  QPR:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 759: @50971
    GIM_Try, /*On fail goto*//*Label 760*/ 51006,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v4f32:$src)  =>  QPR:v16i8:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 760: @51006
    GIM_Try, /*On fail goto*//*Label 761*/ 51041,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v2i64:$src)  =>  QPR:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 761: @51041
    GIM_Try, /*On fail goto*//*Label 762*/ 51074,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v4i32:$src)  =>  QPR:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 762: @51074
    GIM_Try, /*On fail goto*//*Label 763*/ 51109,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v8i16:$src)  =>  QPR:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 763: @51109
    GIM_Try, /*On fail goto*//*Label 764*/ 51144,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v16i8:$src)  =>  QPR:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 764: @51144
    GIM_Try, /*On fail goto*//*Label 765*/ 51179,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v2f64:$src)  =>  QPR:v4f32:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 765: @51179
    GIM_Try, /*On fail goto*//*Label 766*/ 51212,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v2i64:$src)  =>  QPR:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 766: @51212
    GIM_Try, /*On fail goto*//*Label 767*/ 51247,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v4i32:$src)  =>  QPR:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 767: @51247
    GIM_Try, /*On fail goto*//*Label 768*/ 51282,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v8i16:$src)  =>  QPR:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 768: @51282
    GIM_Try, /*On fail goto*//*Label 769*/ 51317,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v16i8:$src)  =>  QPR:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 769: @51317
    GIM_Try, /*On fail goto*//*Label 770*/ 51352,
      GIM_CheckFeatures, GIFBS_IsLE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v4f32:$src)  =>  QPR:v2f64:$src
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/TargetOpcode::COPY,
      GIR_ConstrainOperandRC, /*InsnID*/0, /*Op*/0, /*RC QPR*/35,
      GIR_Done,
    // Label 770: @51352
    GIM_Try, /*On fail goto*//*Label 771*/ 51400,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v2i32:$src)  =>  (VREV64d32:v1i64 DPR:v2i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 771: @51400
    GIM_Try, /*On fail goto*//*Label 772*/ 51448,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v4i16:$src)  =>  (VREV64d16:v1i64 DPR:v4i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 772: @51448
    GIM_Try, /*On fail goto*//*Label 773*/ 51496,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v8i8:$src)  =>  (VREV64d8:v1i64 DPR:v8i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 773: @51496
    GIM_Try, /*On fail goto*//*Label 774*/ 51544,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v1i64 DPR:v2f32:$src)  =>  (VREV64d32:v1i64 DPR:v2f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 774: @51544
    GIM_Try, /*On fail goto*//*Label 775*/ 51592,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v1i64:$src)  =>  (VREV64d32:v2i32 DPR:v1i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 775: @51592
    GIM_Try, /*On fail goto*//*Label 776*/ 51640,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v4i16:$src)  =>  (VREV32d16:v2i32 DPR:v4i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 776: @51640
    GIM_Try, /*On fail goto*//*Label 777*/ 51688,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:v8i8:$src)  =>  (VREV32d8:v2i32 DPR:v8i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 777: @51688
    GIM_Try, /*On fail goto*//*Label 778*/ 51736,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2i32 DPR:f64:$src)  =>  (VREV64d32:v2i32 DPR:f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 778: @51736
    GIM_Try, /*On fail goto*//*Label 779*/ 51784,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v1i64:$src)  =>  (VREV64d16:v4i16 DPR:v1i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 779: @51784
    GIM_Try, /*On fail goto*//*Label 780*/ 51832,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v2i32:$src)  =>  (VREV32d16:v4i16 DPR:v2i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 780: @51832
    GIM_Try, /*On fail goto*//*Label 781*/ 51880,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v8i8:$src)  =>  (VREV16d8:v4i16 DPR:v8i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV16d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 781: @51880
    GIM_Try, /*On fail goto*//*Label 782*/ 51928,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:f64:$src)  =>  (VREV64d16:v4i16 DPR:f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 782: @51928
    GIM_Try, /*On fail goto*//*Label 783*/ 51976,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v4i16 DPR:v2f32:$src)  =>  (VREV32d16:v4i16 DPR:v2f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 783: @51976
    GIM_Try, /*On fail goto*//*Label 784*/ 52024,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v1i64:$src)  =>  (VREV64d8:v8i8 DPR:v1i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 784: @52024
    GIM_Try, /*On fail goto*//*Label 785*/ 52072,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v2i32:$src)  =>  (VREV32d8:v8i8 DPR:v2i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 785: @52072
    GIM_Try, /*On fail goto*//*Label 786*/ 52120,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v4i16:$src)  =>  (VREV16d8:v8i8 DPR:v4i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV16d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 786: @52120
    GIM_Try, /*On fail goto*//*Label 787*/ 52168,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:f64:$src)  =>  (VREV64d8:v8i8 DPR:f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 787: @52168
    GIM_Try, /*On fail goto*//*Label 788*/ 52216,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v8i8 DPR:v2f32:$src)  =>  (VREV32d8:v8i8 DPR:v2f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 788: @52216
    GIM_Try, /*On fail goto*//*Label 789*/ 52264,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v2i32:$src)  =>  (VREV64d32:f64 DPR:v2i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 789: @52264
    GIM_Try, /*On fail goto*//*Label 790*/ 52312,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v4i16:$src)  =>  (VREV64d16:f64 DPR:v4i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 790: @52312
    GIM_Try, /*On fail goto*//*Label 791*/ 52360,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v8i8:$src)  =>  (VREV64d8:f64 DPR:v8i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 791: @52360
    GIM_Try, /*On fail goto*//*Label 792*/ 52408,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:f64 DPR:v2f32:$src)  =>  (VREV64d32:f64 DPR:v2f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 792: @52408
    GIM_Try, /*On fail goto*//*Label 793*/ 52456,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:f64:$src)  =>  (VREV64d32:v2f32 DPR:f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 793: @52456
    GIM_Try, /*On fail goto*//*Label 794*/ 52504,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v1i64:$src)  =>  (VREV64d32:v2f32 DPR:v1i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64d32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 794: @52504
    GIM_Try, /*On fail goto*//*Label 795*/ 52552,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v4i16:$src)  =>  (VREV32d16:v2f32 DPR:v4i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 795: @52552
    GIM_Try, /*On fail goto*//*Label 796*/ 52600,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (bitconvert:v2f32 DPR:v8i8:$src)  =>  (VREV32d8:v2f32 DPR:v8i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32d8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 796: @52600
    GIM_Try, /*On fail goto*//*Label 797*/ 52648,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v4i32:$src)  =>  (VREV64q32:v2i64 QPR:v4i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 797: @52648
    GIM_Try, /*On fail goto*//*Label 798*/ 52696,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v8i16:$src)  =>  (VREV64q16:v2i64 QPR:v8i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 798: @52696
    GIM_Try, /*On fail goto*//*Label 799*/ 52744,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v16i8:$src)  =>  (VREV64q8:v2i64 QPR:v16i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 799: @52744
    GIM_Try, /*On fail goto*//*Label 800*/ 52792,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2i64 QPR:v4f32:$src)  =>  (VREV64q32:v2i64 QPR:v4f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 800: @52792
    GIM_Try, /*On fail goto*//*Label 801*/ 52840,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v2i64:$src)  =>  (VREV64q32:v4i32 QPR:v2i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 801: @52840
    GIM_Try, /*On fail goto*//*Label 802*/ 52888,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v8i16:$src)  =>  (VREV32q16:v4i32 QPR:v8i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 802: @52888
    GIM_Try, /*On fail goto*//*Label 803*/ 52936,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v16i8:$src)  =>  (VREV32q8:v4i32 QPR:v16i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 803: @52936
    GIM_Try, /*On fail goto*//*Label 804*/ 52984,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4i32 QPR:v2f64:$src)  =>  (VREV64q32:v4i32 QPR:v2f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 804: @52984
    GIM_Try, /*On fail goto*//*Label 805*/ 53032,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v2i64:$src)  =>  (VREV64q16:v8i16 QPR:v2i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 805: @53032
    GIM_Try, /*On fail goto*//*Label 806*/ 53080,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v4i32:$src)  =>  (VREV32q16:v8i16 QPR:v4i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 806: @53080
    GIM_Try, /*On fail goto*//*Label 807*/ 53128,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v16i8:$src)  =>  (VREV16q8:v8i16 QPR:v16i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV16q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 807: @53128
    GIM_Try, /*On fail goto*//*Label 808*/ 53176,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v2f64:$src)  =>  (VREV64q16:v8i16 QPR:v2f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 808: @53176
    GIM_Try, /*On fail goto*//*Label 809*/ 53224,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v8i16 QPR:v4f32:$src)  =>  (VREV32q16:v8i16 QPR:v4f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 809: @53224
    GIM_Try, /*On fail goto*//*Label 810*/ 53272,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v2i64:$src)  =>  (VREV64q8:v16i8 QPR:v2i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 810: @53272
    GIM_Try, /*On fail goto*//*Label 811*/ 53320,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v4i32:$src)  =>  (VREV32q8:v16i8 QPR:v4i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 811: @53320
    GIM_Try, /*On fail goto*//*Label 812*/ 53368,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v8i16:$src)  =>  (VREV16q8:v16i8 QPR:v8i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV16q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 812: @53368
    GIM_Try, /*On fail goto*//*Label 813*/ 53416,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v2f64:$src)  =>  (VREV64q8:v16i8 QPR:v2f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 813: @53416
    GIM_Try, /*On fail goto*//*Label 814*/ 53464,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v16i8 QPR:v4f32:$src)  =>  (VREV32q8:v16i8 QPR:v4f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 814: @53464
    GIM_Try, /*On fail goto*//*Label 815*/ 53512,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v2i64:$src)  =>  (VREV64q32:v4f32 QPR:v2i64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 815: @53512
    GIM_Try, /*On fail goto*//*Label 816*/ 53560,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v8i16:$src)  =>  (VREV32q16:v4f32 QPR:v8i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 816: @53560
    GIM_Try, /*On fail goto*//*Label 817*/ 53608,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v16i8:$src)  =>  (VREV32q8:v4f32 QPR:v16i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV32q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 817: @53608
    GIM_Try, /*On fail goto*//*Label 818*/ 53656,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v4f32 QPR:v2f64:$src)  =>  (VREV64q32:v4f32 QPR:v2f64:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 818: @53656
    GIM_Try, /*On fail goto*//*Label 819*/ 53704,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v4i32:$src)  =>  (VREV64q32:v2f64 QPR:v4i32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 819: @53704
    GIM_Try, /*On fail goto*//*Label 820*/ 53752,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v8i16:$src)  =>  (VREV64q16:v2f64 QPR:v8i16:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 820: @53752
    GIM_Try, /*On fail goto*//*Label 821*/ 53800,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v16s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v16i8:$src)  =>  (VREV64q8:v2f64 QPR:v16i8:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 821: @53800
    GIM_Try, /*On fail goto*//*Label 822*/ 53848,
      GIM_CheckFeatures, GIFBS_IsBE,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BITCAST,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] src
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (bitconvert:v2f64 QPR:v4f32:$src)  =>  (VREV64q32:v2f64 QPR:v4f32:$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VREV64q32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // src
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 822: @53848
    GIM_Try, /*On fail goto*//*Label 823*/ 53881,
      GIM_CheckFeatures, GIFBS_IsThumb_UseMovt,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_CONSTANT,
      // MIs[0] dst
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::rGPRRegClassID,
      // MIs[0] Operand 1
      // No predicates
      // (imm:i32):$src  =>  (t2MOVi32imm:i32 (imm:i32):$src)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2MOVi32imm,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // dst
      GIR_CopyConstantAsSImm, /*NewInsnID*/0, /*OldInsnID*/0, // src
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 823: @53881
    GIM_Try, /*On fail goto*//*Label 824*/ 53961,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Dm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm))  =>  (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 824: @53961
    GIM_Try, /*On fail goto*//*Label 825*/ 54041,
      GIM_CheckFeatures, GIFBS_HasVFP2,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/3,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMUL,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm))  =>  (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNMULS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 825: @54041
    GIM_Try, /*On fail goto*//*Label 826*/ 54133,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Dm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Ddin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin))  =>  (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMAD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 826: @54133
    GIM_Try, /*On fail goto*//*Label 827*/ 54225,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sdin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin))  =>  (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMAS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 827: @54225
    GIM_Try, /*On fail goto*//*Label 828*/ 54337,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Dn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Dm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Ddin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin))  =>  (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 828: @54337
    GIM_Try, /*On fail goto*//*Label 829*/ 54449,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/1, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Operand 1
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Sn
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sm
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sdin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin))  =>  (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 829: @54449
    GIM_Try, /*On fail goto*//*Label 830*/ 54561,
      GIM_CheckFeatures, GIFBS_HasVFP4_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[1] Dn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s64,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s64,
      // MIs[2] Dm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Ddin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin))  =>  (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Ddin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Dn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 830: @54561
    GIM_Try, /*On fail goto*//*Label 831*/ 54673,
      GIM_CheckFeatures, GIFBS_HasVFP4,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_RecordInsn, /*DefineMI*/2, /*MI*/1, /*OpIdx*/2, // MIs[2]
      GIM_CheckNumOperands, /*MI*/2, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_FMA,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[1] Sn
      GIM_CheckType, /*MI*/1, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Operand 2
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_s32,
      GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_FNEG,
      // MIs[2] Operand 0
      GIM_CheckType, /*MI*/2, /*Op*/0, /*Type*/GILLT_s32,
      // MIs[2] Sm
      GIM_CheckType, /*MI*/2, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/2, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // MIs[1] Sdin
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::SPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      GIM_CheckIsSafeToFold, /*InsnID*/2,
      // (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin))  =>  (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VFNMSS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Sdin
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/1, // Sn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/2, /*OpIdx*/1, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 831: @54673
    GIM_Try, /*On fail goto*//*Label 832*/ 54721,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fneg:f64 DPR:f64:$Dm)  =>  (VNEGD:f64 DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 832: @54721
    GIM_Try, /*On fail goto*//*Label 833*/ 54769,
      GIM_CheckFeatures, GIFBS_HasVFP2_DontUseNEONForFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // (fneg:f32 SPR:f32:$Sm)  =>  (VNEGS:f32 SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 833: @54769
    GIM_Try, /*On fail goto*//*Label 834*/ 54817,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fneg:v2f32 DPR:v2f32:$Vm)  =>  (VNEGfd:v2f32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGfd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 834: @54817
    GIM_Try, /*On fail goto*//*Label 835*/ 54865,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fneg:v4f32 QPR:v4f32:$Vm)  =>  (VNEGf32q:v4f32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGf32q,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 835: @54865
    GIM_Try, /*On fail goto*//*Label 836*/ 54913,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fneg:v4f16 DPR:v4f16:$Vm)  =>  (VNEGhd:v4f16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGhd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 836: @54913
    GIM_Try, /*On fail goto*//*Label 837*/ 54961,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FNEG,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fneg:v8f16 QPR:v8f16:$Vm)  =>  (VNEGhq:v8f16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VNEGhq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 837: @54961
    GIM_Try, /*On fail goto*//*Label 838*/ 55009,
      GIM_CheckFeatures, GIFBS_HasVFP2_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPEXT,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // (fpextend:f64 SPR:f32:$Sm)  =>  (VCVTDS:f64 SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTDS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 838: @55009
    GIM_Try, /*On fail goto*//*Label 839*/ 55057,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fp_to_sint:v2i32 DPR:v2f32:$Vm)  =>  (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2sd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 839: @55057
    GIM_Try, /*On fail goto*//*Label 840*/ 55105,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fp_to_sint:v4i32 QPR:v4f32:$Vm)  =>  (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2sq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 840: @55105
    GIM_Try, /*On fail goto*//*Label 841*/ 55153,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fp_to_sint:v4i16 DPR:v4f16:$Vm)  =>  (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2sd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 841: @55153
    GIM_Try, /*On fail goto*//*Label 842*/ 55201,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOSI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fp_to_sint:v8i16 QPR:v8f16:$Vm)  =>  (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2sq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 842: @55201
    GIM_Try, /*On fail goto*//*Label 843*/ 55249,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fp_to_uint:v2i32 DPR:v2f32:$Vm)  =>  (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2ud,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 843: @55249
    GIM_Try, /*On fail goto*//*Label 844*/ 55297,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fp_to_uint:v4i32 QPR:v4f32:$Vm)  =>  (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTf2uq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 844: @55297
    GIM_Try, /*On fail goto*//*Label 845*/ 55345,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (fp_to_uint:v4i16 DPR:v4f16:$Vm)  =>  (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2ud,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 845: @55345
    GIM_Try, /*On fail goto*//*Label 846*/ 55393,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTOUI,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (fp_to_uint:v8i16 QPR:v8f16:$Vm)  =>  (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTh2uq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 846: @55393
    GIM_Try, /*On fail goto*//*Label 847*/ 55441,
      GIM_CheckFeatures, GIFBS_HasFPARMv8,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Sd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::SPRRegClassID,
      // MIs[0] Sm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::SPRRegClassID,
      // (ftrunc:f32 SPR:f32:$Sm)  =>  (VRINTZS:f32 SPR:f32:$Sm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZS,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Sd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Sm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 847: @55441
    GIM_Try, /*On fail goto*//*Label 848*/ 55489,
      GIM_CheckFeatures, GIFBS_HasFPARMv8_HasDPVFP,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_FPTRUNC,
      // MIs[0] Dd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Dm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (ftrunc:f64 DPR:f64:$Dm)  =>  (VRINTZD:f64 DPR:f64:$Dm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VRINTZD,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Dd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Dm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 848: @55489
    GIM_Try, /*On fail goto*//*Label 849*/ 55537,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (sext:v8i16 DPR:v8i8:$Vm)  =>  (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 849: @55537
    GIM_Try, /*On fail goto*//*Label 850*/ 55585,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (sext:v4i32 DPR:v4i16:$Vm)  =>  (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 850: @55585
    GIM_Try, /*On fail goto*//*Label 851*/ 55633,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (sext:v2i64 DPR:v2i32:$Vm)  =>  (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 851: @55633
    GIM_Try, /*On fail goto*//*Label 852*/ 55681,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (sint_to_fp:v2f32 DPR:v2i32:$Vm)  =>  (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTs2fd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 852: @55681
    GIM_Try, /*On fail goto*//*Label 853*/ 55729,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (sint_to_fp:v4f32 QPR:v4i32:$Vm)  =>  (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTs2fq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 853: @55729
    GIM_Try, /*On fail goto*//*Label 854*/ 55777,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (sint_to_fp:v4f16 DPR:v4i16:$Vm)  =>  (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTs2hd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 854: @55777
    GIM_Try, /*On fail goto*//*Label 855*/ 55825,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (sint_to_fp:v8f16 QPR:v8i16:$Vm)  =>  (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTs2hq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 855: @55825
    GIM_Try, /*On fail goto*//*Label 856*/ 55873,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (trunc:v8i8 QPR:v8i16:$Vm)  =>  (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVNv8i8,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 856: @55873
    GIM_Try, /*On fail goto*//*Label 857*/ 55921,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (trunc:v4i16 QPR:v4i32:$Vm)  =>  (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVNv4i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 857: @55921
    GIM_Try, /*On fail goto*//*Label 858*/ 55969,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_TRUNC,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (trunc:v2i32 QPR:v2i64:$Vm)  =>  (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVNv2i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 858: @55969
    GIM_Try, /*On fail goto*//*Label 859*/ 56017,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (uint_to_fp:v2f32 DPR:v2i32:$Vm)  =>  (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTu2fd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 859: @56017
    GIM_Try, /*On fail goto*//*Label 860*/ 56065,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (uint_to_fp:v4f32 QPR:v4i32:$Vm)  =>  (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTu2fq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 860: @56065
    GIM_Try, /*On fail goto*//*Label 861*/ 56113,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::DPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (uint_to_fp:v4f16 DPR:v4i16:$Vm)  =>  (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTu2hd,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 861: @56113
    GIM_Try, /*On fail goto*//*Label 862*/ 56161,
      GIM_CheckFeatures, GIFBS_HasNEON_HasFullFP16,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_UITOFP,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::QPRRegClassID,
      // (uint_to_fp:v8f16 QPR:v8i16:$Vm)  =>  (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VCVTu2hq,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 862: @56161
    GIM_Try, /*On fail goto*//*Label 863*/ 56245,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v8i16 (intrinsic_wo_chain:v8i8 607:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLsv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 863: @56245
    GIM_Try, /*On fail goto*//*Label 864*/ 56329,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v4i32 (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLsv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 864: @56329
    GIM_Try, /*On fail goto*//*Label 865*/ 56413,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabds,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v2i64 (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLsv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 865: @56413
    GIM_Try, /*On fail goto*//*Label 866*/ 56497,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v8s8,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v8i16 (intrinsic_wo_chain:v8i8 608:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))  =>  (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 866: @56497
    GIM_Try, /*On fail goto*//*Label 867*/ 56581,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v4s16,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v4i32 (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))  =>  (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 867: @56581
    GIM_Try, /*On fail goto*//*Label 868*/ 56665,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_RecordInsn, /*DefineMI*/1, /*MI*/0, /*OpIdx*/1, // MIs[1]
      GIM_CheckNumOperands, /*MI*/1, /*Expected*/4,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Operand 1
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_INTRINSIC,
      // MIs[1] Operand 0
      GIM_CheckType, /*MI*/1, /*Op*/0, /*Type*/GILLT_v2s32,
      // MIs[1] Operand 1
      GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, Intrinsic::arm_neon_vabdu,
      // MIs[1] Vn
      GIM_CheckType, /*MI*/1, /*Op*/2, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/2, /*RC*/ARM::DPRRegClassID,
      // MIs[1] Vm
      GIM_CheckType, /*MI*/1, /*Op*/3, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/1, /*Op*/3, /*RC*/ARM::DPRRegClassID,
      GIM_CheckIsSafeToFold, /*InsnID*/1,
      // (zext:v2i64 (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))  =>  (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VABDLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/2, // Vn
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/1, /*OpIdx*/3, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 868: @56665
    GIM_Try, /*On fail goto*//*Label 869*/ 56713,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v8s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v8s8,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (zext:v8i16 DPR:v8i8:$Vm)  =>  (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv8i16,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 869: @56713
    GIM_Try, /*On fail goto*//*Label 870*/ 56761,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v4s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v4s16,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (zext:v4i32 DPR:v4i16:$Vm)  =>  (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv4i32,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 870: @56761
    GIM_Try, /*On fail goto*//*Label 871*/ 56809,
      GIM_CheckFeatures, GIFBS_HasNEON,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/2,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_ZEXT,
      // MIs[0] Vd
      GIM_CheckType, /*MI*/0, /*Op*/0, /*Type*/GILLT_v2s64,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/0, /*RC*/ARM::QPRRegClassID,
      // MIs[0] Vm
      GIM_CheckType, /*MI*/0, /*Op*/1, /*Type*/GILLT_v2s32,
      GIM_CheckRegBankForClass, /*MI*/0, /*Op*/1, /*RC*/ARM::DPRRegClassID,
      // (zext:v2i64 DPR:v2i32:$Vm)  =>  (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::VMOVLuv2i64,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // Vd
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/1, // Vm
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 871: @56809
    GIM_Try, /*On fail goto*//*Label 872*/ 56829,
      GIM_CheckFeatures, GIFBS_IsARM,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/1,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BR,
      // MIs[0] target
      GIM_CheckIsMBB, /*MI*/0, /*Op*/0,
      // (br (bb:Other):$target)  =>  (B (bb:Other):$target)
      GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/ARM::B,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 872: @56829
    GIM_Try, /*On fail goto*//*Label 873*/ 56860,
      GIM_CheckFeatures, GIFBS_IsThumb_IsThumb1Only,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/1,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BR,
      // MIs[0] target
      GIM_CheckIsMBB, /*MI*/0, /*Op*/0,
      // (br (bb:Other):$target)  =>  (tB (bb:Other):$target)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::tB,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // target
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 873: @56860
    GIM_Try, /*On fail goto*//*Label 874*/ 56891,
      GIM_CheckFeatures, GIFBS_IsThumb_HasV8MBaseline,
      GIM_CheckNumOperands, /*MI*/0, /*Expected*/1,
      GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_BR,
      // MIs[0] target
      GIM_CheckIsMBB, /*MI*/0, /*Op*/0,
      // (br (bb:Other):$target)  =>  (t2B (bb:Other):$target)
      GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2B,
      GIR_Copy, /*NewInsnID*/0, /*OldInsnID*/0, /*OpIdx*/0, // target
      GIR_AddImm, /*InsnID*/0, /*Imm*/14,
      GIR_AddRegister, /*InsnID*/0, ::zero_reg,
      GIR_EraseFromParent, /*InsnID*/0,
      GIR_ConstrainSelectedInstOperands, /*InsnID*/0,
      GIR_Done,
    // Label 874: @56891
    GIM_Reject,
    };
  if (executeMatchTable(*this, OutMIs, State, MatcherInfo, MatchTable0, TII, MRI, TRI, RBI, AvailableFeatures)) {
    return true;
  }

  return false;
}
#endif // ifdef GET_GLOBALISEL_IMPL
#ifdef GET_GLOBALISEL_PREDICATES_DECL
PredicateBitset AvailableModuleFeatures;
mutable PredicateBitset AvailableFunctionFeatures;
PredicateBitset getAvailableFeatures() const {
  return AvailableModuleFeatures | AvailableFunctionFeatures;
}
PredicateBitset
computeAvailableModuleFeatures(const ARMSubtarget *Subtarget) const;
PredicateBitset
computeAvailableFunctionFeatures(const ARMSubtarget *Subtarget,
                                 const MachineFunction *MF) const;
#endif // ifdef GET_GLOBALISEL_PREDICATES_DECL
#ifdef GET_GLOBALISEL_PREDICATES_INIT
AvailableModuleFeatures(computeAvailableModuleFeatures(&STI)),
AvailableFunctionFeatures()
#endif // ifdef GET_GLOBALISEL_PREDICATES_INIT
