# Reading pref.tcl
# source "/home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/modelsim/gui.do"
# vsim -modelsimini /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram4k(tb) -L vunit_lib -L lib -g/tb_ram4k/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/,tb path : /home/borg/Elementos/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : false" 
# Start time: 12:02:58 on Sep 23,2021
# ** Warning: Design size of 3936796 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# List of VUnit commands:
# vunit_help
#   - Prints this help
# vunit_load [vsim_extra_args]
#   - Load design with correct generics for the test
#   - Optional first argument are passed as extra flags to vsim
# vunit_user_init
#   - Re-runs the user defined init file
# vunit_run
#   - Run test, must do vunit_load first
# vunit_compile
#   - Recompiles the source files
# vunit_restart
#   - Recompiles the source files
#   - and re-runs the simulation if the compile was successful
add wave -position end  sim:/tb_ram4k/inClock
add wave -position end  sim:/tb_ram4k/inInput
add wave -position end  sim:/tb_ram4k/inAddress
add wave -position end  sim:/tb_ram4k/inLoad
add wave -position end  sim:/tb_ram4k/outOutput
vunit_run
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# false
# End time: 12:08:56 on Sep 23,2021, Elapsed time: 0:05:58
# Errors: 0, Warnings: 1
