<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: NVIC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_n_v_i_c___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Nested Vectored Interrupt Controller (NVIC).  
 <a href="struct_n_v_i_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a99fe3791941bf69b7c1edf13e0b5383a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a99fe3791941bf69b7c1edf13e0b5383a">ISER</a> [8U]</td></tr>
<tr class="separator:a99fe3791941bf69b7c1edf13e0b5383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c66a8842929d5f8e0d691a97261cc2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a93c66a8842929d5f8e0d691a97261cc2">RESERVED0</a> [24U]</td></tr>
<tr class="separator:a93c66a8842929d5f8e0d691a97261cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30ec76aa0be02aa9a56ff4bdc401180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ad30ec76aa0be02aa9a56ff4bdc401180">ICER</a> [8U]</td></tr>
<tr class="separator:ad30ec76aa0be02aa9a56ff4bdc401180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bfc2f8bd72f5e3e472edb209d9876c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#af7bfc2f8bd72f5e3e472edb209d9876c">RSERVED1</a> [24U]</td></tr>
<tr class="separator:af7bfc2f8bd72f5e3e472edb209d9876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a1d427f4f45aa4bba77115ec25a2f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a58a1d427f4f45aa4bba77115ec25a2f9">ISPR</a> [8U]</td></tr>
<tr class="separator:a58a1d427f4f45aa4bba77115ec25a2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80bce60f3405a1cde3d621eea35ac6b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a80bce60f3405a1cde3d621eea35ac6b6">RESERVED2</a> [24U]</td></tr>
<tr class="separator:a80bce60f3405a1cde3d621eea35ac6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c409719774e839b092bf3ea73c0545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ae3c409719774e839b092bf3ea73c0545">ICPR</a> [8U]</td></tr>
<tr class="separator:ae3c409719774e839b092bf3ea73c0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6616e950b18b3ef9c9c64e535b3ee2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#adf6616e950b18b3ef9c9c64e535b3ee2">RESERVED3</a> [24U]</td></tr>
<tr class="separator:adf6616e950b18b3ef9c9c64e535b3ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55efb38ee86027a5e0b92bd40dba46c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a55efb38ee86027a5e0b92bd40dba46c4">IABR</a> [8U]</td></tr>
<tr class="separator:a55efb38ee86027a5e0b92bd40dba46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade202178a4bd7c973b7db69d30046f50"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ade202178a4bd7c973b7db69d30046f50">RESERVED4</a> [56U]</td></tr>
<tr class="separator:ade202178a4bd7c973b7db69d30046f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4341692e45d089a113986a3d344e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a9a4341692e45d089a113986a3d344e98">IP</a> [240U]</td></tr>
<tr class="separator:a9a4341692e45d089a113986a3d344e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab105e118183b4a205c3c1dddcea70d62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ab105e118183b4a205c3c1dddcea70d62">RESERVED5</a> [644U]</td></tr>
<tr class="separator:ab105e118183b4a205c3c1dddcea70d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37de89637466e007171c6b135299bc75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a37de89637466e007171c6b135299bc75">STIR</a></td></tr>
<tr class="separator:a37de89637466e007171c6b135299bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a55efb38ee86027a5e0b92bd40dba46c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55efb38ee86027a5e0b92bd40dba46c4">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::IABR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

</div>
</div>
<a id="ad30ec76aa0be02aa9a56ff4bdc401180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30ec76aa0be02aa9a56ff4bdc401180">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICER[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

</div>
</div>
<a id="ae3c409719774e839b092bf3ea73c0545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c409719774e839b092bf3ea73c0545">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ICPR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

</div>
</div>
<a id="a9a4341692e45d089a113986a3d344e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4341692e45d089a113986a3d344e98">&#9670;&nbsp;</a></span>IP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t NVIC_Type::IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

</div>
</div>
<a id="a99fe3791941bf69b7c1edf13e0b5383a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99fe3791941bf69b7c1edf13e0b5383a">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISER[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

</div>
</div>
<a id="a58a1d427f4f45aa4bba77115ec25a2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a1d427f4f45aa4bba77115ec25a2f9">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVIC_Type::ISPR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

</div>
</div>
<a id="a93c66a8842929d5f8e0d691a97261cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c66a8842929d5f8e0d691a97261cc2">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED0[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80bce60f3405a1cde3d621eea35ac6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80bce60f3405a1cde3d621eea35ac6b6">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED2[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6616e950b18b3ef9c9c64e535b3ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6616e950b18b3ef9c9c64e535b3ee2">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED3[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade202178a4bd7c973b7db69d30046f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade202178a4bd7c973b7db69d30046f50">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED4[56U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab105e118183b4a205c3c1dddcea70d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab105e118183b4a205c3c1dddcea70d62">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RESERVED5[644U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7bfc2f8bd72f5e3e472edb209d9876c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bfc2f8bd72f5e3e472edb209d9876c">&#9670;&nbsp;</a></span>RSERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NVIC_Type::RSERVED1[24U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37de89637466e007171c6b135299bc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37de89637466e007171c6b135299bc75">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t NVIC_Type::STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:40 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
