// Seed: 1088083966
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7
    , id_11,
    output id_8,
    output logic id_9,
    input id_10
);
  type_17(
      id_0, 1, id_1 - 1, id_6, 1, id_1
  );
  logic id_12;
  logic id_13;
endmodule
`timescale 1ps / 1ps
