s             clk fine_delay_incdec_pb[0]      19360 -2147483648 -2147483648      19360
s             clk fine_delay_incdec_pb[1]      16160 -2147483648 -2147483648      16160
s             clk fine_delay_incdec_pb[2]      20430 -2147483648 -2147483648      20430
s             clk fine_delay_incdec_pb[3]      14080 -2147483648 -2147483648      14080
s             clk fine_delay_incdec_pb[4]      16160 -2147483648 -2147483648      16160
s             clk fine_delay_incdec_pb[5]      17230 -2147483648 -2147483648      17230
s             clk fine_delay_incdec_pb[6]      18830 -2147483648 -2147483648      18830
s             clk fine_delay_incdec_pb[7]      10830 -2147483648 -2147483648      10830
s             clk            A[0]       4280 -2147483648 -2147483648       4280
s             clk            A[1]       4280 -2147483648 -2147483648       4280
s             clk           A[12]       4280 -2147483648 -2147483648       4280
s             clk           A[13]       4280 -2147483648 -2147483648       4280
s             clk           A[14]       4280 -2147483648 -2147483648       4280
s             clk           A[15]       4280 -2147483648 -2147483648       4280
s             clk           A[24]       4280 -2147483648 -2147483648       4280
s             clk           A[25]       4280 -2147483648 -2147483648       4280
s             clk           A[26]       4280 -2147483648 -2147483648       4280
s             clk           A[27]       4280 -2147483648 -2147483648       4280
s             clk           A[36]       4280 -2147483648 -2147483648       4280
s             clk           A[37]       4280 -2147483648 -2147483648       4280
s             clk           A[38]       4280 -2147483648 -2147483648       4280
s             clk           A[48]       4280 -2147483648 -2147483648       4280
s             clk           A[49]       4280 -2147483648 -2147483648       4280
s             clk           A[50]       4280 -2147483648 -2147483648       4280
s             clk           A[60]       4280 -2147483648 -2147483648       4280
s             clk           A[61]       4280 -2147483648 -2147483648       4280
s             clk           A[62]       4280 -2147483648 -2147483648       4280
s             clk           A[72]       4280 -2147483648 -2147483648       4280
s             clk           A[73]       4280 -2147483648 -2147483648       4280
s             clk           A[74]       4280 -2147483648 -2147483648       4280
s             clk           A[75]       4280 -2147483648 -2147483648       4280
s             clk           A[84]       4280 -2147483648 -2147483648       4280
s             clk           A[85]       4280 -2147483648 -2147483648       4280
s             clk           A[86]       4280 -2147483648 -2147483648       4280
s             clk           A[87]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[0]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[1]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[2]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[3]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[4]       4280 -2147483648 -2147483648       4280
s             clk data_offset_1[5]       4280 -2147483648 -2147483648       4280
s             clk   phy_ctl_wd[0]       4280 -2147483648 -2147483648       4280
s             clk   phy_ctl_wd[1]       4280 -2147483648 -2147483648       4280
s             clk   phy_ctl_wd[2]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[17]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[18]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[19]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[20]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[21]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[22]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[23]       4280 -2147483648 -2147483648       4280
s             clk  phy_ctl_wd[24]       4280 -2147483648 -2147483648       4280
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_7       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_6       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_5       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_4       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_3       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_2       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_1       5480 -2147483648 -2147483648       5480
s     mmcm_ps_clk in_dqs_lpbk_to_iddr_0       5480 -2147483648 -2147483648       5480
s             clk data_offset_2[0]       4280 -2147483648 -2147483648       4280
s             clk data_offset_2[1]       4280 -2147483648 -2147483648       4280
s             clk data_offset_2[2]       4280 -2147483648 -2147483648       4280
s             clk data_offset_2[3]       4280 -2147483648 -2147483648       4280
s             clk data_offset_2[4]       4280 -2147483648 -2147483648       4280
s             clk data_offset_2[5]       4280 -2147483648 -2147483648       4280
s             clk      phy_ctl_wr      10980 -2147483648 -2147483648      10980
s             clk             rst       9290 -2147483648 -2147483648       9290
t             clk fine_delay_mod[2]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[2]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[3]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[3]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[4]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[4]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[5]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[5]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[6]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[6]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[7]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[7]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[8]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[8]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[9]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[9]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[10]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[10]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[11]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[11]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[12]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[12]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[13]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[13]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[14]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[14]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[15]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[15]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[16]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[16]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[17]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[17]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[18]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[18]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[19]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[19]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[20]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[20]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[21]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[21]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[22]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[22]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[23]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[23]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[24]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[24]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[25]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[25]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[26]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[26]       4430 -2147483648 -2147483648       4430
t             clk fine_delay_mod[27]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[27]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[28]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[28]       4380 -2147483648 -2147483648       4380
t             clk fine_delay_mod[29]       1460 -2147483648 -2147483648       1460
s             clk fine_delay_mod[29]       4430 -2147483648 -2147483648       4430
c byte_sel_cnt[0]            P[6]        530        530        530        530
c byte_sel_cnt[1]            P[6]       4800       4800 -2147483648 -2147483648
c byte_sel_cnt[0]            P[7]       6400       6400       6400       6400
c byte_sel_cnt[1]            P[7]       6400       6400       6400       6400
c byte_sel_cnt[2]            P[7]       6400       6400       6400       6400
c byte_sel_cnt[0]            P[8]       9600       9600       9600       9600
c byte_sel_cnt[0]            P[8]      11200      11200      11200      11200
c byte_sel_cnt[1]            P[8]      11200      11200      11200      11200
c byte_sel_cnt[2]            P[8]       5330       5330       5330       5330
c byte_sel_cnt[3]            P[8]       6400       6400       6400       6400
c byte_sel_cnt[0]            P[9]      16000      16000      16000      16000
c byte_sel_cnt[0]            P[9]      14400      14400      14400      14400
c byte_sel_cnt[1]            P[9]       9600       9600       9600       9600
c byte_sel_cnt[1]            P[9]      16000      16000      16000      16000
c byte_sel_cnt[2]            P[9]      10130      10130      10130      10130
c byte_sel_cnt[3]            P[9]       5330       5330       5330       5330
c byte_sel_cnt[0]           P[10]      16000      16000      16000      16000
c byte_sel_cnt[0]           P[10]      17600      17600      17600      17600
c byte_sel_cnt[1]           P[10]      17600      17600      17600      17600
c byte_sel_cnt[1]           P[10]      11200      11200      11200      11200
c byte_sel_cnt[2]           P[10]      11730      11730      11730      11730
c byte_sel_cnt[2]           P[10]       6400       6400       6400       6400
c byte_sel_cnt[3]           P[10]       6930       6930       6930       6930
t             clk   phy_ctl_wr_i2       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[0]       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[1]       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[2]       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[3]       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[4]       1460 -2147483648 -2147483648       1460
t             clk data_offset_2_i2[5]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[0]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[1]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[2]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[3]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[4]       1460 -2147483648 -2147483648       1460
t             clk data_offset_1_i2[5]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[0]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[1]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[2]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[17]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[18]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[19]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[20]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[21]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[22]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[23]       1460 -2147483648 -2147483648       1460
t             clk phy_ctl_wd_i2[24]       1460 -2147483648 -2147483648       1460
c byte_sel_cnt[0]          pd_out       8000       8000 -2147483648 -2147483648
c byte_sel_cnt[1]          pd_out       6350       6350 -2147483648 -2147483648
c byte_sel_cnt[2]          pd_out       4850       4850 -2147483648 -2147483648
t             clk          pd_out       9460 -2147483648 -2147483648       9460
