deleted sorry misunderstanding post dram refreshed access cyclecycle time twice access time refresh phaseaccess time usually means delay time falling edge raw address strobe ras data bus drivendram access cycle timing chart roughly shown following signals intentionally omitted addr ra ca ra ca ra raw address ca column address ras ________ ________ high _ low floating cas _______ _______ driven either h l data valid valid cycle time access time ras access time yes cycle time twice access time refresh phaserefresh done either trailing phase normal access cycle individual cyclestuff deleted ken nakata