Analysis & Synthesis report for udp_loopback
Thu Aug 03 16:49:32 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |udp_loopback|phy_config:phy_config|state
 11. State Machine - |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|state
 12. State Machine - |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state
 13. State Machine - |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state
 14. Registers Protected by Synthesis
 15. Logic Cells Representing Combinational Loops
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component
 21. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated
 22. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p
 23. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p
 24. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram
 25. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:rdfull_reg
 26. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_brp
 27. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_bwp
 28. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 29. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14
 30. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_3dc:wraclr
 31. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:wrfull_reg
 32. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_brp
 33. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_bwp
 34. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 35. Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19
 36. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 37. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
 38. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 39. Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
 40. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component
 41. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
 42. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component
 43. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 44. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component
 45. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 46. Parameter Settings for User Entity Instance: Top-level Entity: |udp_loopback
 47. Parameter Settings for User Entity Instance: eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component
 48. Parameter Settings for User Entity Instance: pll_rx:pll_rx|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 50. Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 51. Parameter Settings for User Entity Instance: eth_udp_rx_gmii:eth_udp_rx_gmii
 52. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component
 53. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component
 54. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component
 55. Parameter Settings for User Entity Instance: eth_udp_tx_gmii:eth_udp_tx_gmii
 56. Parameter Settings for User Entity Instance: phy_config:phy_config
 57. dcfifo Parameter Settings by Entity Instance
 58. altpll Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "phy_config:phy_config|mdio_bit_shift:mdio_bit_shift"
 60. Port Connectivity Checks: "phy_config:phy_config"
 61. Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum"
 62. Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii"
 63. Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk"
 64. Port Connectivity Checks: "eth_udp_rx_gmii:eth_udp_rx_gmii"
 65. Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst"
 66. Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii"
 67. Port Connectivity Checks: "eth_dcfifo:eth_dcfifo"
 68. Post-Synthesis Netlist Statistics for Top Partition
 69. Elapsed Time Per Partition
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 03 16:49:31 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; udp_loopback                                    ;
; Top-level Entity Name              ; udp_loopback                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,908                                           ;
;     Total combinational functions  ; 1,222                                           ;
;     Dedicated logic registers      ; 1,056                                           ;
; Total registers                    ; 1068                                            ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; udp_loopback       ; udp_loopback       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; ../rtl/rgmii_to_gmii/rgmii_to_gmii.v ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v ;         ;
; ../rtl/gmii_to_rgmii/gmii_to_rgmii.v ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v ;         ;
; ../rtl/check/ip_checksum.v           ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v           ;         ;
; ../rtl/check/crc32_d8.v              ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v              ;         ;
; ../rtl/eth_udp_tx_gmii.v             ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v             ;         ;
; ../rtl/eth_udp_rx_gmii.v             ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v             ;         ;
; ../rtl/udp_loopback.v                ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v                ;         ;
; ip/eth_dcfifo.v                      ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v               ;         ;
; ip/pll_rx.v                          ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v                   ;         ;
; ../rtl/mdio/mdio_bit_shift.v         ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v         ;         ;
; ../rtl/mdio/phy_config.v             ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v             ;         ;
; dcfifo.tdf                           ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf             ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc        ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc        ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; a_graycounter.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc      ;         ;
; a_fefifo.inc                         ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc           ;         ;
; a_gray2bin.inc                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc         ;         ;
; dffpipe.inc                          ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc            ;         ;
; alt_sync_fifo.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc      ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc        ;         ;
; altsyncram_fifo.inc                  ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc    ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc         ;         ;
; db/dcfifo_aam1.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf            ;         ;
; db/a_gray2bin_9ib.tdf                ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_gray2bin_9ib.tdf         ;         ;
; db/a_graycounter_877.tdf             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_graycounter_877.tdf      ;         ;
; db/a_graycounter_4lc.tdf             ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_graycounter_4lc.tdf      ;         ;
; db/altsyncram_5o41.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/altsyncram_5o41.tdf        ;         ;
; db/dffpipe_8d9.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_8d9.tdf            ;         ;
; db/dffpipe_re9.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_re9.tdf            ;         ;
; db/alt_synch_pipe_bpl.tdf            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_bpl.tdf     ;         ;
; db/dffpipe_se9.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_se9.tdf            ;         ;
; db/dffpipe_3dc.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_3dc.tdf            ;         ;
; db/alt_synch_pipe_cpl.tdf            ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_cpl.tdf     ;         ;
; db/dffpipe_te9.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_te9.tdf            ;         ;
; db/cmpr_q76.tdf                      ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/cmpr_q76.tdf               ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/pll_rx_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v            ;         ;
; altddio_in.tdf                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf         ;         ;
; stratix_ddio.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ddio.inc       ;         ;
; cyclone_ddio.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc       ;         ;
; db/ddio_in_bhf.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf            ;         ;
; db/ddio_in_8hf.tdf                   ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_8hf.tdf            ;         ;
; altddio_out.tdf                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf        ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; stratix_lcell.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_lcell.inc      ;         ;
; db/ddio_out_s9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_out_s9j.tdf           ;         ;
; db/ddio_out_p9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_out_p9j.tdf           ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,908                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 1222                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 487                                                                                 ;
;     -- 3 input functions                    ; 288                                                                                 ;
;     -- <=2 input functions                  ; 447                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 713                                                                                 ;
;     -- arithmetic mode                      ; 509                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 1068                                                                                ;
;     -- Dedicated logic registers            ; 1056                                                                                ;
;     -- I/O registers                        ; 24                                                                                  ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 18                                                                                  ;
; Total memory bits                           ; 32768                                                                               ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 1                                                                                   ;
;     -- PLLs                                 ; 1                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; pll_rx:pll_rx|altpll:altpll_component|pll_rx_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 978                                                                                 ;
; Total fan-out                               ; 7867                                                                                ;
; Average fan-out                             ; 3.38                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |udp_loopback                                ; 1222 (53)           ; 1056 (34)                 ; 32768       ; 0            ; 0       ; 0         ; 18   ; 0            ; |udp_loopback                                                                                                                           ; udp_loopback       ; work         ;
;    |eth_dcfifo:eth_dcfifo|                   ; 71 (0)              ; 129 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo                                                                                                     ; eth_dcfifo         ; work         ;
;       |dcfifo:dcfifo_component|              ; 71 (0)              ; 129 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_aam1:auto_generated|        ; 71 (6)              ; 129 (39)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated                                                  ; dcfifo_aam1        ; work         ;
;             |a_graycounter_4lc:wrptr_g1p|    ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p                      ; a_graycounter_4lc  ; work         ;
;             |a_graycounter_877:rdptr_g1p|    ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p                      ; a_graycounter_877  ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|     ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                       ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe14|       ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14 ; dffpipe_se9        ; work         ;
;             |alt_synch_pipe_cpl:ws_dgrp|     ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                       ; alt_synch_pipe_cpl ; work         ;
;                |dffpipe_te9:dffpipe19|       ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19 ; dffpipe_te9        ; work         ;
;             |altsyncram_5o41:fifo_ram|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram                         ; altsyncram_5o41    ; work         ;
;             |cmpr_q76:rdempty_eq_comp|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:rdempty_eq_comp                         ; cmpr_q76           ; work         ;
;             |cmpr_q76:wrfull_eq_comp|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:wrfull_eq_comp                          ; cmpr_q76           ; work         ;
;             |dffpipe_3dc:wraclr|             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;    |eth_udp_rx_gmii:eth_udp_rx_gmii|         ; 457 (280)           ; 527 (507)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii                                                                                           ; eth_udp_rx_gmii    ; work         ;
;       |ip_checksum:ip_checksum|              ; 177 (177)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum                                                                   ; ip_checksum        ; work         ;
;    |eth_udp_tx_gmii:eth_udp_tx_gmii|         ; 526 (336)           ; 292 (241)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii                                                                                           ; eth_udp_tx_gmii    ; work         ;
;       |crc32_d8:crc32_d8|                    ; 63 (63)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8                                                                         ; crc32_d8           ; work         ;
;       |ip_checksum:ip_checksum|              ; 127 (127)           ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum                                                                   ; ip_checksum        ; work         ;
;    |gmii_to_rgmii:u_gmii_to_rgmii|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii                                                                                             ; gmii_to_rgmii      ; work         ;
;       |ddio_out_x1:ddio_out_clk|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk                                                                    ; ddio_out_x1        ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component                                  ; altddio_out        ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated      ; ddio_out_p9j       ; work         ;
;       |ddio_out_x1:ddio_out_ctl|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl                                                                    ; ddio_out_x1        ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component                                  ; altddio_out        ; work         ;
;             |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated      ; ddio_out_p9j       ; work         ;
;       |ddio_out_x4:ddio_out_x4|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4                                                                     ; ddio_out_x4        ; work         ;
;          |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component                                   ; altddio_out        ; work         ;
;             |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated       ; ddio_out_s9j       ; work         ;
;    |phy_config:phy_config|                   ; 115 (63)            ; 60 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|phy_config:phy_config                                                                                                     ; phy_config         ; work         ;
;       |mdio_bit_shift:mdio_bit_shift|        ; 52 (52)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift                                                                       ; mdio_bit_shift     ; work         ;
;    |pll_rx:pll_rx|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|pll_rx:pll_rx                                                                                                             ; pll_rx             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|pll_rx:pll_rx|altpll:altpll_component                                                                                     ; altpll             ; work         ;
;          |pll_rx_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|pll_rx:pll_rx|altpll:altpll_component|pll_rx_altpll:auto_generated                                                        ; pll_rx_altpll      ; work         ;
;    |rgmii_to_gmii:u_rgmii_to_gmii|           ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii                                                                                             ; rgmii_to_gmii      ; work         ;
;       |ddi_x1:ddi_x1_inst|                   ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst                                                                          ; ddi_x1             ; work         ;
;          |altddio_in:ALTDDIO_IN_component|   ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                          ; altddio_in         ; work         ;
;             |ddio_in_8hf:auto_generated|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated               ; ddio_in_8hf        ; work         ;
;       |ddi_x4:ddi_x4_inst|                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst                                                                          ; ddi_x4             ; work         ;
;          |altddio_in:ALTDDIO_IN_component|   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                          ; altddio_in         ; work         ;
;             |ddio_in_bhf:auto_generated|     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |udp_loopback|rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated               ; ddio_in_bhf        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |udp_loopback|eth_dcfifo:eth_dcfifo ; ip/eth_dcfifo.v ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |udp_loopback|pll_rx:pll_rx         ; ip/pll_rx.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |udp_loopback|phy_config:phy_config|state ;
+----------+------------------------------------------------+
; Name     ; state.01                                       ;
+----------+------------------------------------------------+
; state.00 ; 0                                              ;
; state.01 ; 1                                              ;
+----------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|state                                    ;
+-------------+-----------+------------+----------+-------------+-------------+----------+----------+-----------+------------+
; Name        ; state.END ; state.DATA ; state.TA ; state.REGAD ; state.PHYAD ; state.OP ; state.ST ; state.PRE ; state.IDLE ;
+-------------+-----------+------------+----------+-------------+-------------+----------+----------+-----------+------------+
; state.IDLE  ; 0         ; 0          ; 0        ; 0           ; 0           ; 0        ; 0        ; 0         ; 0          ;
; state.PRE   ; 0         ; 0          ; 0        ; 0           ; 0           ; 0        ; 0        ; 1         ; 1          ;
; state.ST    ; 0         ; 0          ; 0        ; 0           ; 0           ; 0        ; 1        ; 0         ; 1          ;
; state.OP    ; 0         ; 0          ; 0        ; 0           ; 0           ; 1        ; 0        ; 0         ; 1          ;
; state.PHYAD ; 0         ; 0          ; 0        ; 0           ; 1           ; 0        ; 0        ; 0         ; 1          ;
; state.REGAD ; 0         ; 0          ; 0        ; 1           ; 0           ; 0        ; 0        ; 0         ; 1          ;
; state.TA    ; 0         ; 0          ; 1        ; 0           ; 0           ; 0        ; 0        ; 0         ; 1          ;
; state.DATA  ; 0         ; 1          ; 0        ; 0           ; 0           ; 0        ; 0        ; 0         ; 1          ;
; state.END   ; 1         ; 0          ; 0        ; 0           ; 0           ; 0        ; 0        ; 0         ; 1          ;
+-------------+-----------+------------+----------+-------------+-------------+----------+----------+-----------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state                                                                                                                                               ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; Name                     ; curr_state.TX_CRC ; curr_state.TX_FILL_DATA ; curr_state.TX_DATA ; curr_state.TX_UDP_HEADER ; curr_state.TX_IP_HEADER ; curr_state.TX_ETH_HEADER ; curr_state.TX_PREAMBLE ; curr_state.IDLE ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; curr_state.IDLE          ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 0               ;
; curr_state.TX_PREAMBLE   ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 1                      ; 1               ;
; curr_state.TX_ETH_HEADER ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 1                        ; 0                      ; 1               ;
; curr_state.TX_IP_HEADER  ; 0                 ; 0                       ; 0                  ; 0                        ; 1                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_UDP_HEADER ; 0                 ; 0                       ; 0                  ; 1                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_DATA       ; 0                 ; 0                       ; 1                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_FILL_DATA  ; 0                 ; 1                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_CRC        ; 1                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state                                                                                                                                                                     ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; Name                     ; curr_state.PKT_CHECK ; curr_state.RX_CRC ; curr_state.RX_DRP_DATA ; curr_state.RX_DATA ; curr_state.RX_UDP_HEADER ; curr_state.RX_IP_HEADER ; curr_state.RX_ETH_HEADER ; curr_state.RX_PREAMBLE ; curr_state.IDLE ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; curr_state.IDLE          ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 0               ;
; curr_state.RX_PREAMBLE   ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 1                      ; 1               ;
; curr_state.RX_ETH_HEADER ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 1                        ; 0                      ; 1               ;
; curr_state.RX_IP_HEADER  ; 0                    ; 0                 ; 0                      ; 0                  ; 0                        ; 1                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_UDP_HEADER ; 0                    ; 0                 ; 0                      ; 0                  ; 1                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_DATA       ; 0                    ; 0                 ; 0                      ; 1                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_DRP_DATA   ; 0                    ; 0                 ; 1                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.RX_CRC        ; 0                    ; 1                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.PKT_CHECK     ; 1                    ; 0                 ; 0                      ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
+--------------------------+----------------------+-------------------+------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[12] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[10] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[11] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[8]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[9]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[6]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[7]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[4]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[5]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[2]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[3]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[0]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe21a[1]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[12] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[12] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[10] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[11] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[8]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[9]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[6]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[7]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[4]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[5]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[2]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[3]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[0]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19|dffe20a[1]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[12] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]          ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]          ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]          ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]          ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]          ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]           ; no                                                               ; yes                                        ;
; rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]           ; no                                                               ; yes                                        ;
; Total number of protected registers is 66                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                             ;
+---------------------------------------------------------------------+----+
; Logic Cell Name                                                     ;    ;
+---------------------------------------------------------------------+----+
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[12]~12 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[11]~11 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[10]~10 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[9]~9   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[8]~8   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[7]~7   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[6]~6   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[5]~5   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[4]~4   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[3]~3   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[2]~2   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[1]~1   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[0]~0   ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[13]~13 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[14]~14 ;    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|sumb[15]~15 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[0]~0   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[1]~1   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[2]~2   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[3]~3   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[4]~4   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[5]~5   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[6]~6   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[7]~7   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[8]~8   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[9]~9   ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[10]~10 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[11]~11 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[12]~12 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[13]~13 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[14]~14 ;    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|sumb[15]~15 ;    ;
; Number of logic cells representing combinational loops              ; 32 ;
+---------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                             ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------+
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[0..8,10..12,15..17,20,22,25,28,35..47]   ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[0,2..18,20,22,24..29]                     ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[0..2,4..6,10,11,13..15]                 ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|suma[24..31]                 ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[0..8,10..12,15..17,20,22,25,28,35..47] ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[0,2..18,20,22,24..29]                   ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[0..2,4..6,10,11,13..15]               ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|suma[24..31]                 ; Stuck at GND due to stuck port data_in                         ;
; phy_config:phy_config|mdio_data[0..8,10,11,13,14]                                    ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum|suma[19..23]                 ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum|suma[20..23]                 ; Stuck at GND due to stuck port data_in                         ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[3]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[7]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[7]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[8]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[8]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[9]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[9]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[12] ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_port[12]                                   ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[1]    ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[1]                                      ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[19]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[19]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[21]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[21]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[23]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[23]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[30]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[30]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[31]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_ip[31]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[9]   ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[9]                                     ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[13]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[13]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[14]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[14]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[18]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[18]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[19]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[19]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[21]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[21]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[23]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[23]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[24]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[24]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[26]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[26]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[27]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[27]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[29]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[29]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[30]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[30]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[31]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[31]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[32]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[32]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[33]  ;
; eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[33]                                    ; Merged with eth_udp_rx_gmii:eth_udp_rx_gmii|reg_local_mac[34]  ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[3]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[7]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[7]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[8]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[8]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[9]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[9]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[12]   ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_port_reg[12]                                     ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[1]      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[1]                                        ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[19]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[19]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[21]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[21]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[23]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[23]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[30]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[30]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[31]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_ip_reg[31]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[9]     ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[9]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[13]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[13]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[14]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[14]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[18]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[18]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[19]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[19]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[21]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[21]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[23]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[23]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[24]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[24]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[26]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[26]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[27]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[27]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[29]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[29]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[30]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[30]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[31]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[31]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[32]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[32]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[33]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[33]                                      ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|src_mac_reg[34]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_len_reg[2]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_len_reg[2]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_total_len_reg[1]                                  ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_len_reg[1]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_len_reg[1]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_len_reg[1]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|ip_total_len_reg[0]                                  ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_len_reg[0]    ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|udp_len_reg[0]                                       ; Merged with eth_udp_tx_gmii:eth_udp_tx_gmii|data_len_reg[0]    ;
; phy_config:phy_config|mdio_data[9,15]                                                ; Merged with phy_config:phy_config|mdio_data[12]                ;
; phy_config:phy_config|mdio_data[12]                                                  ; Stuck at VCC due to stuck port data_in                         ;
; phy_config:phy_config|state~5                                                        ; Lost fanout                                                    ;
; Total Number of Removed Registers = 237                                              ;                                                                ;
+--------------------------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1056  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1013  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 727   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|mdio_od                                                     ; 3       ;
; phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|mdio_oe                                                     ; 3       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[11]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[19]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[27]                                              ; 5       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[3]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[23]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[15]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[31]                                              ; 10      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[7]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[10]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[18]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[26]                                              ; 7       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[2]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[22]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[14]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[30]                                              ; 10      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[6]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[9]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[17]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[25]                                              ; 7       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[1]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[21]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[13]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[29]                                              ; 11      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[5]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[8]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[16]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[24]                                              ; 3       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[0]                                               ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[20]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[12]                                              ; 2       ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[28]                                              ; 11      ;
; eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[4]                                               ; 2       ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0 ; 7       ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; 6       ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p|parity6    ; 4       ;
; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 38                                                                         ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |udp_loopback|phy_config:phy_config|reg_cnt[0]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|gmii_txd_renewcrc[0]               ;
; 11:1               ; 6 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|cnt[0]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|crc32_d8:crc32_d8|crc_result_o[18] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|next_state                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |udp_loopback|phy_config:phy_config|state                                        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|Selector36     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|Selector34     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                 ;
+---------------------+-------+------+--------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                 ;
+---------------------+-------+------+--------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                       ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                               ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                    ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                          ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                           ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |udp_loopback        ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; LOCAL_MAC      ; 000000000000011111101101101011000110001000000000 ; Unsigned Binary ;
; LOCAL_IP       ; 11000000101010000000000000000010                 ; Unsigned Binary ;
; LOCAL_PORT     ; 0001001110001000                                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------+
; Parameter Name          ; Value        ; Type                                              ;
+-------------------------+--------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 8            ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                    ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                           ;
; USE_EAB                 ; ON           ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                           ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_aam1  ; Untyped                                           ;
+-------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_rx:pll_rx|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_rx ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 8000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; -1333                    ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pll_rx_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 4            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_in_bhf  ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                               ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_in_8hf  ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp_rx_gmii:eth_udp_rx_gmii ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; ETH_TYPE       ; 0000100000000000 ; Unsigned Binary                          ;
; IP_VER         ; 0100             ; Unsigned Binary                          ;
; IP_HDR_LEN     ; 0101             ; Unsigned Binary                          ;
; IP_PROTOCOL    ; 00010001         ; Unsigned Binary                          ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
; WIDTH                  ; 4            ; Signed Integer                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_udp_tx_gmii:eth_udp_tx_gmii ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; ETH_TYPE       ; 0000100000000000 ; Unsigned Binary                          ;
; IP_VER         ; 0100             ; Unsigned Binary                          ;
; IP_HDR_LEN     ; 0101             ; Unsigned Binary                          ;
; IP_TOS         ; 00000000         ; Unsigned Binary                          ;
; IP_ID          ; 0000000000000000 ; Unsigned Binary                          ;
; IP_RSV         ; 0                ; Unsigned Binary                          ;
; IP_DF          ; 0                ; Unsigned Binary                          ;
; IP_MF          ; 0                ; Unsigned Binary                          ;
; IP_FRAG_OFFSET ; 0000000000000    ; Unsigned Binary                          ;
; IP_TTL         ; 01000000         ; Unsigned Binary                          ;
; IP_PROTOCOL    ; 00010001         ; Unsigned Binary                          ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phy_config:phy_config ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                         ;
; SCL_CLOCK      ; 30000    ; Signed Integer                         ;
; SCL_CNT_M      ; 832      ; Signed Integer                         ;
; MAX_CNT        ; 1        ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                               ;
+----------------------------+-----------------------------------------------+
; Name                       ; Value                                         ;
+----------------------------+-----------------------------------------------+
; Number of entity instances ; 1                                             ;
; Entity Instance            ; eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                    ;
;     -- LPM_WIDTH           ; 8                                             ;
;     -- LPM_NUMWORDS        ; 4096                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                            ;
;     -- USE_EAB             ; ON                                            ;
+----------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_rx:pll_rx|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phy_config:phy_config|mdio_bit_shift:mdio_bit_shift"                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; if_read        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phy_addr[4..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phy_addr[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_addr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; rddata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phy_config:phy_config"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; init_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii|ip_checksum:ip_checksum" ;
+-------------------+-------+----------+----------------------------------------------+
; Port              ; Type  ; Severity ; Details                                      ;
+-------------------+-------+----------+----------------------------------------------+
; ip_ver[1..0]      ; Input ; Info     ; Stuck at GND                                 ;
; ip_ver[3]         ; Input ; Info     ; Stuck at GND                                 ;
; ip_ver[2]         ; Input ; Info     ; Stuck at VCC                                 ;
; ip_hdr_len[3]     ; Input ; Info     ; Stuck at GND                                 ;
; ip_hdr_len[2]     ; Input ; Info     ; Stuck at VCC                                 ;
; ip_hdr_len[1]     ; Input ; Info     ; Stuck at GND                                 ;
; ip_hdr_len[0]     ; Input ; Info     ; Stuck at VCC                                 ;
; ip_tos            ; Input ; Info     ; Stuck at GND                                 ;
; ip_id             ; Input ; Info     ; Stuck at GND                                 ;
; ip_rsv            ; Input ; Info     ; Stuck at GND                                 ;
; ip_df             ; Input ; Info     ; Stuck at GND                                 ;
; ip_mf             ; Input ; Info     ; Stuck at GND                                 ;
; ip_frag_offset    ; Input ; Info     ; Stuck at GND                                 ;
; ip_ttl[5..0]      ; Input ; Info     ; Stuck at GND                                 ;
; ip_ttl[7]         ; Input ; Info     ; Stuck at GND                                 ;
; ip_ttl[6]         ; Input ; Info     ; Stuck at VCC                                 ;
; ip_protocol[7..5] ; Input ; Info     ; Stuck at GND                                 ;
; ip_protocol[3..1] ; Input ; Info     ; Stuck at GND                                 ;
; ip_protocol[4]    ; Input ; Info     ; Stuck at VCC                                 ;
; ip_protocol[0]    ; Input ; Info     ; Stuck at VCC                                 ;
+-------------------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_tx_gmii:eth_udp_tx_gmii"   ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; tx_done          ; Output ; Info     ; Explicitly unconnected ;
; src_mac[34..29]  ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[27..26]  ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[24..23]  ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[19..18]  ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[14..13]  ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[47..35]  ; Input  ; Info     ; Stuck at GND           ;
; src_mac[17..15]  ; Input  ; Info     ; Stuck at GND           ;
; src_mac[12..10]  ; Input  ; Info     ; Stuck at GND           ;
; src_mac[8..0]    ; Input  ; Info     ; Stuck at GND           ;
; src_mac[28]      ; Input  ; Info     ; Stuck at GND           ;
; src_mac[25]      ; Input  ; Info     ; Stuck at GND           ;
; src_mac[22]      ; Input  ; Info     ; Stuck at GND           ;
; src_mac[21]      ; Input  ; Info     ; Stuck at VCC           ;
; src_mac[20]      ; Input  ; Info     ; Stuck at GND           ;
; src_mac[9]       ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[31..30]   ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[29..24]   ; Input  ; Info     ; Stuck at GND           ;
; src_ip[18..2]    ; Input  ; Info     ; Stuck at GND           ;
; src_ip[23]       ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[22]       ; Input  ; Info     ; Stuck at GND           ;
; src_ip[21]       ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[20]       ; Input  ; Info     ; Stuck at GND           ;
; src_ip[19]       ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[1]        ; Input  ; Info     ; Stuck at VCC           ;
; src_ip[0]        ; Input  ; Info     ; Stuck at GND           ;
; src_port[9..7]   ; Input  ; Info     ; Stuck at VCC           ;
; src_port[15..13] ; Input  ; Info     ; Stuck at GND           ;
; src_port[11..10] ; Input  ; Info     ; Stuck at GND           ;
; src_port[6..4]   ; Input  ; Info     ; Stuck at GND           ;
; src_port[2..0]   ; Input  ; Info     ; Stuck at GND           ;
; src_port[12]     ; Input  ; Info     ; Stuck at VCC           ;
; src_port[3]      ; Input  ; Info     ; Stuck at VCC           ;
+------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_clk" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                         ;
; datain_l ; Input ; Info     ; Stuck at GND                                         ;
+----------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_udp_rx_gmii:eth_udp_rx_gmii"                                                                                                                                                                  ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_mac[34..29]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[27..26]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[24..23]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[19..18]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[14..13]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[47..35]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[17..15]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[12..10]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[8..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[28]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[25]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[22]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[21]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_mac[20]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_mac[9]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[29..24]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_ip[18..2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_ip[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_ip[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_ip[19]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_ip[0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_port[9..7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_port[15..13]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_port[11..10]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_port[6..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_port[2..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; local_port[12]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; local_port[3]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; clk_125m_o          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; data_overflow_i     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_overflow_i[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pkt_err             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; debug_crc_check     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; dataout_h ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "rgmii_to_gmii:u_rgmii_to_gmii" ;
+----------+--------+----------+----------------------------+
; Port     ; Type   ; Severity ; Details                    ;
+----------+--------+----------+----------------------------+
; gmii_rxc ; Output ; Info     ; Explicitly unconnected     ;
+----------+--------+----------+----------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "eth_dcfifo:eth_dcfifo"    ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected ;
; wrusedw ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 18                          ;
; cycloneiii_ddio_out   ; 6                           ;
; cycloneiii_ff         ; 1056                        ;
;     CLR               ; 217                         ;
;     CLR SCLR          ; 75                          ;
;     ENA CLR           ; 721                         ;
;     ENA SCLR          ; 6                           ;
;     plain             ; 37                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1222                        ;
;     arith             ; 509                         ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 174                         ;
;     normal            ; 713                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 487                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 4.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Aug 03 16:49:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off udp_loopback -c udp_loopback
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v
    Info (12023): Found entity 1: ddi_x4 File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 3
    Info (12023): Found entity 2: ddi_x1 File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 38
    Info (12023): Found entity 3: rgmii_to_gmii File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 74
Info (12021): Found 3 design units, including 3 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v
    Info (12023): Found entity 1: ddio_out_x4 File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 23
    Info (12023): Found entity 2: ddio_out_x1 File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 60
    Info (12023): Found entity 3: gmii_to_rgmii File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v
    Info (12023): Found entity 1: ip_checksum File: H:/FPGA/cyclone source/05_udp_loopback/rtl/check/ip_checksum.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8 File: H:/FPGA/cyclone source/05_udp_loopback/rtl/check/crc32_d8.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v
    Info (12023): Found entity 1: eth_udp_tx_gmii File: H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_tx_gmii.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v
    Info (12023): Found entity 1: eth_udp_rx_gmii File: H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/udp_loopback.v
    Info (12023): Found entity 1: udp_loopback File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/eth_dcfifo.v
    Info (12023): Found entity 1: eth_dcfifo File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll_rx.v
    Info (12023): Found entity 1: pll_rx File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v
    Info (12023): Found entity 1: mdio_bit_shift File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v
    Info (12023): Found entity 1: phy_config File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/05_udp_loopback/testbench/phy_config_tb.v
    Info (12023): Found entity 1: phy_config_tb File: H:/FPGA/cyclone source/05_udp_loopback/testbench/phy_config_tb.v Line: 3
Info (12127): Elaborating entity "udp_loopback" for the top level hierarchy
Info (12128): Elaborating entity "eth_dcfifo" for hierarchy "eth_dcfifo:eth_dcfifo" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component" File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v Line: 88
Info (12133): Instantiated megafunction "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/eth_dcfifo.v Line: 88
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aam1.tdf
    Info (12023): Found entity 1: dcfifo_aam1 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_aam1" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_gray2bin_9ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_graycounter_877.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_877:rdptr_g1p" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/a_graycounter_4lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|a_graycounter_4lc:wrptr_g1p" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5o41.tdf
    Info (12023): Found entity 1: altsyncram_5o41 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/altsyncram_5o41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5o41" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|altsyncram_5o41:fifo_ram" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_8d9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_8d9:rdfull_reg" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_re9:rs_brp" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe14" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|dffpipe_3dc:wraclr" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe19" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76 File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/cmpr_q76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "eth_dcfifo:eth_dcfifo|dcfifo:dcfifo_component|dcfifo_aam1:auto_generated|cmpr_q76:rdempty_eq_comp" File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/dcfifo_aam1.tdf Line: 86
Info (12128): Elaborating entity "pll_rx" for hierarchy "pll_rx:pll_rx" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 90
Info (12128): Elaborating entity "altpll" for hierarchy "pll_rx:pll_rx|altpll:altpll_component" File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll_rx:pll_rx|altpll:altpll_component" File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v Line: 90
Info (12133): Instantiated megafunction "pll_rx:pll_rx|altpll:altpll_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/prj/ip/pll_rx.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-1333"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_rx"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_rx_altpll.v
    Info (12023): Found entity 1: pll_rx_altpll File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v Line: 29
Info (12128): Elaborating entity "pll_rx_altpll" for hierarchy "pll_rx:pll_rx|altpll:altpll_component|pll_rx_altpll:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "rgmii_to_gmii" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 100
Info (12128): Elaborating entity "ddi_x4" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 87
Info (12128): Elaborating entity "altddio_in" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 29
Info (12130): Elaborated megafunction instantiation "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 29
Info (12133): Instantiated megafunction "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 29
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf
    Info (12023): Found entity 1: ddio_in_bhf File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_bhf" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "ddi_x1" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 94
Info (12128): Elaborating entity "altddio_in" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 64
Info (12130): Elaborated megafunction instantiation "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 64
Info (12133): Instantiated megafunction "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/rtl/rgmii_to_gmii/rgmii_to_gmii.v Line: 64
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf
    Info (12023): Found entity 1: ddio_in_8hf File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_8hf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_8hf" for hierarchy "rgmii_to_gmii:u_rgmii_to_gmii|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "eth_udp_rx_gmii" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 130
Info (12128): Elaborating entity "ip_checksum" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii|ip_checksum:ip_checksum" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v Line: 333
Info (12128): Elaborating entity "crc32_d8" for hierarchy "eth_udp_rx_gmii:eth_udp_rx_gmii|crc32_d8:crc32_d8_inst" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/eth_udp_rx_gmii.v Line: 548
Info (12128): Elaborating entity "gmii_to_rgmii" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 140
Info (12128): Elaborating entity "ddio_out_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 111
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 48
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 48
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 48
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_out_s9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x4:ddio_out_x4|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ddio_out_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 121
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 85
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 85
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: H:/FPGA/cyclone source/05_udp_loopback/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 85
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|ddio_out_x1:ddio_out_ctl|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "eth_udp_tx_gmii" for hierarchy "eth_udp_tx_gmii:eth_udp_tx_gmii" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 169
Info (12128): Elaborating entity "phy_config" for hierarchy "phy_config:phy_config" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v Line: 178
Warning (10230): Verilog HDL assignment warning at phy_config.v(129): truncated value with size 24 to match size of target (16) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 129
Warning (10240): Verilog HDL Always Construct warning at phy_config.v(123): inferring latch(es) for variable "reg_addr", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (10041): Inferred latch for "reg_addr[0]" at phy_config.v(123) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (10041): Inferred latch for "reg_addr[1]" at phy_config.v(123) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (10041): Inferred latch for "reg_addr[2]" at phy_config.v(123) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (10041): Inferred latch for "reg_addr[3]" at phy_config.v(123) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (10041): Inferred latch for "reg_addr[4]" at phy_config.v(123) File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 123
Info (12128): Elaborating entity "mdio_bit_shift" for hierarchy "phy_config:phy_config|mdio_bit_shift:mdio_bit_shift" File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/phy_config.v Line: 60
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/cyclone source/05_udp_loopback/rtl/mdio/mdio_bit_shift.v Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1970 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1937 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Thu Aug 03 16:49:32 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.map.smsg.


