#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 22 13:20:33 2020
# Process ID: 17396
# Current directory: H:/DL_202030_My_Nguyen/lab05/lab05_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12792 H:\DL_202030_My_Nguyen\lab05\lab05_project\lab05_project.xpr
# Log file: H:/DL_202030_My_Nguyen/lab05/lab05_project/vivado.log
# Journal file: H:/DL_202030_My_Nguyen/lab05/lab05_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/DL_202030_My_Nguyen/lab05/lab05_project/lab05_project.xpr
update_compile_order -fileset sources_1
launch_simulation
source half_adder_test.tcl
close_sim
close [ open H:/DL_202030_My_Nguyen/lab05/verilog_code/adder_subtractor.sv w ]
add_files H:/DL_202030_My_Nguyen/lab05/verilog_code/adder_subtractor.sv
update_compile_order -fileset sources_1
launch_simulation
source half_adder_test.tcl
close_sim
export_ip_user_files -of_objects  [get_files H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder_test.sv] -no_script -reset -force -quiet
remove_files  H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder_test.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder.v] -no_script -reset -force -quiet
remove_files  H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder.v
export_ip_user_files -of_objects  [get_files H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder_test.v] -no_script -reset -force -quiet
remove_files  H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder_test.v
export_ip_user_files -of_objects  [get_files H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder.sv] -no_script -reset -force -quiet
remove_files  H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder.sv
update_compile_order -fileset sources_1
add_files -norecurse {H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder_test.v H:/DL_202030_My_Nguyen/lab05/verilog_code/half_adder.sv H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder_test.sv H:/DL_202030_My_Nguyen/lab05/verilog_code/full_adder.v}
update_compile_order -fileset sources_1
launch_simulation
source full_adder_test.tcl
close_sim
launch_simulation
source full_adder_test.tcl
close_sim
launch_simulation
source full_adder_test.tcl
