#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa6c6d05af0 .scope module, "stack_tb" "stack_tb" 2 4;
 .timescale -9 -12;
v0x7fa6c6d23bb0_0 .var "clk", 0 0;
v0x7fa6c6d23c40_0 .var "data_in", 3 0;
v0x7fa6c6d23cd0_0 .net "data_out", 3 0, L_0x7fa6c6d24730;  1 drivers
v0x7fa6c6d23d60_0 .net "empty", 0 0, L_0x7fa6c6d245d0;  1 drivers
v0x7fa6c6d23df0_0 .net "full", 0 0, L_0x7fa6c6d24350;  1 drivers
v0x7fa6c6d23ec0_0 .var/i "i", 31 0;
v0x7fa6c6d23f50_0 .var "pop", 0 0;
v0x7fa6c6d24000_0 .var "push", 0 0;
v0x7fa6c6d240b0_0 .var "rstN", 0 0;
S_0x7fa6c6d05c60 .scope module, "uut" "stack" 2 9, 3 3 0, S_0x7fa6c6d05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstN";
    .port_info 2 /INPUT 4 "data_in";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
L_0x7fa6c6d24730 .functor BUFZ 4, v0x7fa6c6d23700_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fa6c6d0d3a0_0 .net *"_ivl_0", 31 0, L_0x7fa6c6d241e0;  1 drivers
L_0x7fa6c6e63098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa6c6d22f10_0 .net *"_ivl_11", 27 0, L_0x7fa6c6e63098;  1 drivers
L_0x7fa6c6e630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa6c6d22fb0_0 .net/2u *"_ivl_12", 31 0, L_0x7fa6c6e630e0;  1 drivers
L_0x7fa6c6e63008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa6c6d23060_0 .net *"_ivl_3", 27 0, L_0x7fa6c6e63008;  1 drivers
L_0x7fa6c6e63050 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa6c6d23110_0 .net/2u *"_ivl_4", 31 0, L_0x7fa6c6e63050;  1 drivers
v0x7fa6c6d23200_0 .net *"_ivl_8", 31 0, L_0x7fa6c6d244b0;  1 drivers
v0x7fa6c6d232b0_0 .net "clk", 0 0, v0x7fa6c6d23bb0_0;  1 drivers
v0x7fa6c6d23350_0 .net "data_in", 3 0, v0x7fa6c6d23c40_0;  1 drivers
v0x7fa6c6d23400_0 .net "data_out", 3 0, L_0x7fa6c6d24730;  alias, 1 drivers
v0x7fa6c6d23510_0 .net "empty", 0 0, L_0x7fa6c6d245d0;  alias, 1 drivers
v0x7fa6c6d235b0_0 .var "emptyPos", 3 0;
v0x7fa6c6d23660_0 .net "full", 0 0, L_0x7fa6c6d24350;  alias, 1 drivers
v0x7fa6c6d23700_0 .var "out", 3 0;
v0x7fa6c6d237b0_0 .net "pop", 0 0, v0x7fa6c6d23f50_0;  1 drivers
v0x7fa6c6d23850_0 .net "push", 0 0, v0x7fa6c6d24000_0;  1 drivers
v0x7fa6c6d238f0_0 .net "rstN", 0 0, v0x7fa6c6d240b0_0;  1 drivers
v0x7fa6c6d23990 .array "stack", 7 0, 3 0;
E_0x7fa6c6d07620/0 .event negedge, v0x7fa6c6d238f0_0;
E_0x7fa6c6d07620/1 .event posedge, v0x7fa6c6d232b0_0;
E_0x7fa6c6d07620 .event/or E_0x7fa6c6d07620/0, E_0x7fa6c6d07620/1;
L_0x7fa6c6d241e0 .concat [ 4 28 0 0], v0x7fa6c6d235b0_0, L_0x7fa6c6e63008;
L_0x7fa6c6d24350 .cmp/eq 32, L_0x7fa6c6d241e0, L_0x7fa6c6e63050;
L_0x7fa6c6d244b0 .concat [ 4 28 0 0], v0x7fa6c6d235b0_0, L_0x7fa6c6e63098;
L_0x7fa6c6d245d0 .cmp/eq 32, L_0x7fa6c6d244b0, L_0x7fa6c6e630e0;
    .scope S_0x7fa6c6d05c60;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa6c6d235b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa6c6d23700_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fa6c6d05c60;
T_1 ;
    %wait E_0x7fa6c6d07620;
    %load/vec4 v0x7fa6c6d238f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa6c6d235b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa6c6d23700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa6c6d237b0_0;
    %load/vec4 v0x7fa6c6d23850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa6c6d23510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fa6c6d23350_0;
    %load/vec4 v0x7fa6c6d235b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa6c6d23990, 4, 0;
    %load/vec4 v0x7fa6c6d235b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fa6c6d235b0_0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa6c6d235b0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa6c6d23990, 4;
    %store/vec4 v0x7fa6c6d23700_0, 0, 4;
    %load/vec4 v0x7fa6c6d23350_0;
    %load/vec4 v0x7fa6c6d235b0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa6c6d23990, 4, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa6c6d237b0_0;
    %load/vec4 v0x7fa6c6d23510_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fa6c6d235b0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fa6c6d235b0_0, 0, 4;
    %load/vec4 v0x7fa6c6d235b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa6c6d23990, 4;
    %store/vec4 v0x7fa6c6d23700_0, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fa6c6d23850_0;
    %load/vec4 v0x7fa6c6d23660_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fa6c6d23350_0;
    %load/vec4 v0x7fa6c6d235b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa6c6d23990, 4, 0;
    %load/vec4 v0x7fa6c6d235b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fa6c6d235b0_0, 0, 4;
T_1.8 ;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa6c6d05af0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d23bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d240b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fa6c6d05af0;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fa6c6d23bb0_0;
    %inv;
    %store/vec4 v0x7fa6c6d23bb0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fa6c6d05af0;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "stack_test.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa6c6d05af0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_func 2 26 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.3, 5;
    %vpi_func 2 37 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d240b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d240b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d24000_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa6c6d23f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.5, 5;
    %vpi_func 2 50 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x7fa6c6d23c40_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x7fa6c6d23ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa6c6d23ec0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %delay 5000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stack_tb.v";
    "stack.v";
