import "primitives/std.lib";
component main<"static"=1>(go: 1, clk: 1) -> (out: 1, done: 1) {
  cells {
    const0 = std_const(32, 9);
    const1 = std_const(32, 400);
    add0 = std_add(32);
    reg0 = std_reg(32);
    @external(1) mem = std_mem_d1(32, 1, 1);
  }
  wires {
    done = mem.done | reg0.done | reg0.done ? 1'd1;
    out = mem.done;
    add0.left = go ? const0.out;
    add0.right = go ? const1.out;
    mem.addr0 = 1'd0;
    mem.clk = clk;
    mem.write_data = 32'd42;
    mem.write_en = 1'd1;
    reg0.clk = clk;
    reg0.in = go ? add0.out;
    reg0.write_en = go ? 1'd1;
  }

  control {}
}

