// Seed: 1579217343
module module_0;
  wire id_1;
  wire id_2;
  tri id_3 = 1;
  wire id_4;
  wor id_5 = 1'b0;
  wire id_6;
  logic [7:0] id_7;
  assign id_5 = id_7[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10 = id_4;
  always @(1'b0 or posedge "") $display;
  module_0 modCall_1 ();
endmodule
