
---------- Begin Simulation Statistics ----------
final_tick                               16925759262036                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118930                       # Simulator instruction rate (inst/s)
host_mem_usage                               16960064                       # Number of bytes of host memory used
host_op_rate                                   204847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2102.08                       # Real time elapsed on the host
host_tick_rate                               52618631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000019                       # Number of instructions simulated
sim_ops                                     430604614                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110608                       # Number of seconds simulated
sim_ticks                                110608393887                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          19                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          394                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops           70                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      8468798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests     16877493                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          897                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                   13                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    25                       # Number of integer alu accesses
system.cpu.num_int_insts                           25                       # number of integer instructions
system.cpu.num_int_register_reads                  59                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3773216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        7550335                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1153034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2373090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         378549722                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        154709093                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             430604589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.328629                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.328629                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5936789                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        100138052                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.075643                       # Inst execution rate
system.switch_cpus.iew.exec_refs            171156588                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           35740351                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       117979616                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     156032862                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       209583                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40581491                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    788158365                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     135416237                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     17855880                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     689440070                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         620906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8774592                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        5741216                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10069205                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        20288                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      3249119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2687670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         719993292                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             680896925                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655314                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         471821448                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.049923                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              685598458                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        986927388                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       553754302                       # number of integer regfile writes
system.switch_cpus.ipc                       0.752655                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.752655                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       313978      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     525757269     74.33%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       729197      0.10%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1848555      0.26%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    141454148     20.00%     94.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     37192809      5.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      707295956                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13755473                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019448                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11970845     87.03%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1661348     12.08%     99.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        123280      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      720737451                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1763126787                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    680896925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1145731300                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          788158362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         707295956                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    357553726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      2631279                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    384467955                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    332148129                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.129459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.819817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    181264878     54.57%     54.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     22857479      6.88%     61.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     15184587      4.57%     66.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10516626      3.17%     69.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15724579      4.73%     73.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     20582731      6.20%     80.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     24568555      7.40%     87.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22293428      6.71%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19155266      5.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    332148129                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.129401                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     15124288                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4880135                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    156032862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40581491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       371215491                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                332157308                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    124846008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124846013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    124846013                       # number of overall hits
system.cpu.dcache.overall_hits::total       124846018                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12003188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12003193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12003193                       # number of overall misses
system.cpu.dcache.overall_misses::total      12003198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 334388606004                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 334388606004                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 334388606004                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 334388606004                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    136849196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136849206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    136849206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136849216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.087711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.087711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.087711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.087711                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27858.316141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27858.304536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27858.304536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27858.292932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8615                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           74                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.228571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8408047                       # number of writebacks
system.cpu.dcache.writebacks::total           8408047                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      3534056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3534056                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      3534056                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3534056                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8469132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8469132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8469136                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8469136                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 172341708777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 172341708777                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 172341908577                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 172341908577                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.061887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.061887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20349.394575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20349.394575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20349.408556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20349.408556                       # average overall mshr miss latency
system.cpu.dcache.replacements                8408047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    101931377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101931380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10933212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10933216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 321890507946                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 321890507946                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    112864589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    112864596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.096870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29441.531724                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29441.520953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3533791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3533791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7399421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7399421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 160200285687                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 160200285687                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065560                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21650.381251                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21650.381251                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     22914631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22914633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1069976                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1069977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12498098058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12498098058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.044611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11680.727472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11680.716556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1069711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1069711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12141423090                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12141423090                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.044600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11350.189995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11350.189995                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       199800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       199800                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        49950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        49950                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.974833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           133362430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8408559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.860319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.972124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1103202287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1103202287                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           7                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    107401210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107401232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    107401210                       # number of overall hits
system.cpu.icache.overall_hits::total       107401232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          172                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10396260                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10396260                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10396260                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10396260                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    107401382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107401406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    107401382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107401406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60443.372093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59748.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60443.372093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59748.620690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           95                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6894765                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6894765                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6894765                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6894765                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72576.473684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72576.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72576.473684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72576.473684                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    107401210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107401232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10396260                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10396260                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    107401382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107401406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60443.372093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59748.620690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6894765                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6894765                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72576.473684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72576.473684                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            83.990073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107401329                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1107230.195876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    81.990073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.160137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.164043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         859211345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        859211345                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          24                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         7399522                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      5761318                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      6420493                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq         60790                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp        60790                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq        1009134                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp       1009134                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      7399522                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          194                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     25346735                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total            25346929                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         6208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   1076262464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total           1076268672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       3773774                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               241521216                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples       12243210                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000112                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.011090                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0             12241914     99.99%     99.99% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 1226      0.01%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                   70      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total         12243210                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy      11219962140                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization           10.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy           94905                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      8420388516                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           7.6                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst            5                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data      4631272                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         4631277                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst            5                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      4631272                       # number of overall hits
system.cpu.l2cache.overall_hits::total        4631277                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      3777277                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       3777374                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      3777277                       # number of overall misses
system.cpu.l2cache.overall_misses::total      3777374                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst      6812181                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data 148087517913                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 148094330094                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst      6812181                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data 148087517913                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 148094330094                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst           95                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      8408549                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      8408651                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst           95                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      8408549                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      8408651                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.947368                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.449219                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.449225                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.947368                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.449219                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.449225                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 75690.900000                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 39204.834041                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 39205.630709                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 75690.900000                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 39204.834041                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 39205.630709                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      3773764                       # number of writebacks
system.cpu.l2cache.writebacks::total          3773764                       # number of writebacks
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      3777276                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      3777366                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      3777276                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      3777366                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst      6782211                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data 146829674016                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 146836456227                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst      6782211                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data 146829674016                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 146836456227                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.947368                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.449219                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.449224                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.947368                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.449219                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.449224                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75357.900000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 38871.841511                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38872.710833                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75357.900000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 38871.841511                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38872.710833                       # average overall mshr miss latency
system.cpu.l2cache.replacements               3773764                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      4673955                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      4673955                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      4673955                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      4673955                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      3733814                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      3733814                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      3733814                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      3733814                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data        60785                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total        60785                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data        60785                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total        60785                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       520169                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       520169                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       488964                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       488965                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   9124921944                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   9124921944                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data      1009133                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total      1009134                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.484539                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.484539                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 18661.745944                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 18661.707779                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       488963                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       488963                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   8962086276                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   8962086276                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.484538                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.484537                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 18328.761636                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 18328.761636                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst            5                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      4111103                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      4111108                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst           90                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      3288313                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      3288409                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst      6812181                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data 138962595969                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 138969408150                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst           95                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      7399416                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      7399517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.947368                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.444402                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.444409                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 75690.900000                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 42259.540369                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 42260.378241                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      3288313                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      3288403                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      6782211                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 137867587740                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 137874369951                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.947368                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.444402                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.444408                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 75357.900000                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 41926.540369                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 41927.455349                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4094.214050                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           16877204                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          3777860                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.467398                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     0.732353                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.001642                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.004152                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     0.101842                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4093.374061                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000179                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000025                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.999359                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999564                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         3472                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          545                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses        273813204                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses       273813204                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 110608383887                       # Cumulative time (in ticks) in various power states
system.cpu.thread31626.numInsts                     0                       # Number of Instructions committed
system.cpu.thread31626.numOps                       0                       # Number of Ops committed
system.cpu.thread31626.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             3288409                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1111883                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2685593                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1128254                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             488964                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            488964                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        3288409                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     11327707                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    483221056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1152779                       # Total snoops (count)
system.l3bus.snoopTraffic                     1569280                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            4930153                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  4930153    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              4930153                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           3770652239                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          2515725756                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst            7                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data      2557055                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2557062                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst            7                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data      2557055                       # number of overall hits
system.l3cache.overall_hits::total            2557062                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data      1220221                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1220311                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data      1220221                       # number of overall misses
system.l3cache.overall_misses::total          1220311                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst      6323670                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  95809133294                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  95815456964                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst      6323670                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  95809133294                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  95815456964                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst           90                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      3777276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         3777373                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst           90                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      3777276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        3777373                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.922222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.323043                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.323058                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.922222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.323043                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.323058                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 76188.795181                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 78517.853154                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 78517.244345                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 76188.795181                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 78517.853154                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 78517.244345                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          24520                       # number of writebacks
system.l3cache.writebacks::total                24520                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data      1220221                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1220304                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data      1220221                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1220304                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst      5770890                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data  87682461434                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  87688232324                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst      5770890                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data  87682461434                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  87688232324                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.922222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.323043                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.323056                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.922222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.323043                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.323056                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69528.795181                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 71857.853154                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71857.694742                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69528.795181                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 71857.853154                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71857.694742                       # average overall mshr miss latency
system.l3cache.replacements                   1152774                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1087363                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1087363                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1087363                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1087363                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2685593                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2685593                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2685593                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2685593                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       486950                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           486950                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data         2013                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2014                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data    180547272                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    180547272                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data       488963                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       488964                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.004117                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.004119                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 89690.646796                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89646.113208                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data         2013                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2013                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data    167140692                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    167140692                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.004117                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83030.646796                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 83030.646796                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst            7                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data      2070105                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      2070112                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data      1218208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1218297                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst      6323670                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  95628586022                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  95634909692                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      3288313                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      3288409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.922222                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.370466                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.370482                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 76188.795181                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78499.390927                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 78498.846908                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data      1218208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1218291                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      5770890                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  87515320742                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  87521091632                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.922222                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.370466                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.370480                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 69528.795181                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71839.390927                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71839.233510                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61757.275308                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6330018                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              3772937                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.677743                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815210229062                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61757.275308                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.942341                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.942341                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63101                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3145                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        15429                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44447                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.962845                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            124578201                       # Number of tag accesses
system.l3cache.tags.data_accesses           124578201                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     24520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1219351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018182354064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2445222                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1220304                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24520                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1220304                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24520                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    870                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1220304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24520                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  650513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  337552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  157662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   14629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     812.827517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4899.055578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         1417     95.10%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191           21      1.41%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287           31      2.08%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           10      0.67%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.27%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            3      0.20%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            2      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::155648-159743            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.386227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1240     83.22%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.13%     83.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              172     11.54%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      3.22%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      1.34%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   55680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                78099456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1569280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    706.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110561558103                       # Total gap between requests
system.mem_ctrls.avgGap                      88817.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     78038464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1565184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 48025.288256394517                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 705538352.538830280304                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14150680.115643184632                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      1220221                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        24520                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2659475                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  41943313746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5615428896437                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32041.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34373.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 229014229.06                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     78094144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      78099904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1569280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1569280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      1220221                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1220311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        24520                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         24520                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         1157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         2893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        48025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    706041750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        706093826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         1157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        48025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        49183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14187712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14187712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14187712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         1157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         2893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        48025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    706041750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       720281537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1219434                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               24456                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        38818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        38512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        38675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        37650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        37165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        37725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        37526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        37831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        37876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        37129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        37351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        37189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        37227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        37785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        38238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        37718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        38254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        37680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        38064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        38248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        38274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        38555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        38155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        38889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        38375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        38932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        38775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        39270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        38735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        38836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        38066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          724                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20615633693                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4063154088                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41945973221                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16905.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34397.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              946075                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1608                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            6.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       296207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   268.761238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   123.881720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   371.183227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       212946     71.89%     71.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10426      3.52%     75.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4216      1.42%     76.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3986      1.35%     78.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3609      1.22%     79.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4585      1.55%     80.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4064      1.37%     82.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3225      1.09%     83.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        49150     16.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       296207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              78043776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1565184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              705.586378                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.150680                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    923796173.664004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1228175169.345597                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   5129325720.691212                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  91917778.176001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39433388780.619560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 40157037365.350540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 41349976622.696404                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  128313617610.544891                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1160.071249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62777561429                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9962400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37868422458                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1218297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24520                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1128254                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2014                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2014                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1218297                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3593401                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3593401                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3593401                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     79669184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     79669184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                79669184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1220316                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1220316    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1220316                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           822895615                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2245039390                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       143675407                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     95583688                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5723831                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     50294645                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        50232077                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.875597                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        19819825                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     18586097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     18408234                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       177863                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        37265                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    357582162                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      5723738                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    281734353                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.528406                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.643778                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    176902158     62.79%     62.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     29707635     10.54%     73.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     12803069      4.54%     77.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     13839564      4.91%     82.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      8619537      3.06%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      3741892      1.33%     87.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2191281      0.78%     87.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      3996906      1.42%     89.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     29932311     10.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    281734353                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      430604589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           109438565                       # Number of memory references committed
system.switch_cpus.commit.loads              85453955                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           64313232                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           430068934                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       8268865                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       281407      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    318541537     73.98%     74.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       563100      0.13%     74.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      1779980      0.41%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     85453955     19.85%     94.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     23984610      5.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    430604589                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     29932311                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         17978644                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     175716891                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         116676850                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      16034521                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        5741216                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     46732961                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            96                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      874166955                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           620                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses           135415843                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            35740351                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses               1562062                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                284606                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4731946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              543290760                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           143675407                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     88460136                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             321674874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        11482618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines         107401382                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           122                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    332148129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.831525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.232214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        158648441     47.76%     47.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         13888165      4.18%     51.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         12196162      3.67%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         21872506      6.59%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         21528758      6.48%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         12235035      3.68%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         11665690      3.51%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         21603585      6.50%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         58509787     17.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    332148129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.432552                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.635643                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses           107401382                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16925759262036                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            22548823                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        70578897                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       406548                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        20288                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       16596880                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2293                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 110608393887                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        5741216                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         25174175                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       143911600                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         123647854                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      33673277                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      843702115                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2959950                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       15112208                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       19063854                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         130060                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    881534193                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          2255145395                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1260470050                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps     454244860                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        427289261                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          44797913                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               1039988793                       # The number of ROB reads
system.switch_cpus.rob.writes              1627083695                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           430604589                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
