
---------- Begin Simulation Statistics ----------
final_tick                                26654477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961772                       # Number of bytes of host memory used
host_op_rate                                      382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42684.96                       # Real time elapsed on the host
host_tick_rate                                 456553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15921548                       # Number of instructions simulated
sim_ops                                      16285446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019488                       # Number of seconds simulated
sim_ticks                                 19487942500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.060786                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  760885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               792087                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                962                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            770298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1078                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814060                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1028                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4811524                       # Number of instructions committed
system.cpu.committedOps                       4878298                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.367037                       # CPI: cycles per instruction
system.cpu.discardedOps                         13078                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2437696                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            134580                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505926                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4819992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296997                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16200579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3191326     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150424      3.08%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1534551     31.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4878298                       # Class of committed instruction
system.cpu.quiesceCycles                     14980129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11380587                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459461                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          527                       # Transaction distribution
system.membus.trans_dist::WriteClean               18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              357                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           583                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1432059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1450998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45875068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155143                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002638                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155143                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3630557899                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19105625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              372062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3867625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15350980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2784096195                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             941500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4873030000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3935968326                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       879745                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       879745    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       879745                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2049784500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560385556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844087876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404473433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887805575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503216258                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391021833                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448191132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347304134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795495266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       617407                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         676521                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       617407                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       617407                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       617407                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        676521                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503216258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2771765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505988023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1789825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844087876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845877701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1789825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347304134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2771765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351865724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558492000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257569                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14799569685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26835850935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32276.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58526.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       382                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257569                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    764                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.181953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.916749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.690318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1028      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1037      2.14%      4.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          968      1.99%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          649      1.34%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          736      1.52%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          650      1.34%     10.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          927      1.91%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          708      1.46%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41837     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1812.442688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1698.713238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.114623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     26.48%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.094862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.564447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.527457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.49%     10.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     89.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29345600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19487714375                       # Total gap between requests
system.mem_ctrls.avgGap                      27212.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503065190.181056737900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2768481.074900544249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1871926.705448766472                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844035331.077151894569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26799932665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35918270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17483033875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344872719375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58549.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42607.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32078961.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1341791.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10084020330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8349857170                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9732792.749480                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453050.547110                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11988375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17291530875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9362946625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2595078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2595078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2595078                       # number of overall hits
system.cpu.icache.overall_hits::total         2595078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8163750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8163750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8163750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8163750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2595266                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2595266                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2595266                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2595266                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.202128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.202128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.202128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.202128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7866125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7866125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7866125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7866125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.090426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.090426                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2595078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2595078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8163750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8163750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2595266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2595266                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.202128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.202128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7866125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7866125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.090426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.455954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1360373                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 43883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.455954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5190720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5190720                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       246620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           246620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       246620                       # number of overall hits
system.cpu.dcache.overall_hits::total          246620                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1116                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1116                       # number of overall misses
system.cpu.dcache.overall_misses::total          1116                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82349375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82349375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82349375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82349375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       247736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       247736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       247736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       247736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73789.762545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73789.762545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73789.762545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73789.762545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          527                       # number of writebacks
system.cpu.dcache.writebacks::total               527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64423250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64423250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64423250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64423250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20889625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20889625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003475                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74823.751452                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74823.751452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74823.751452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74823.751452                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.542328                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.542328                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48197750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48197750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76625.993641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76625.993641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45584500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20889625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20889625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78189.536878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78189.536878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.786902                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.786902                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34151625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34151625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70126.540041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70126.540041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18838750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18838750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67765.287770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67765.287770                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7472761500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7472761500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.041049                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.041049                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       103842                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       103842                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       610910                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       610910                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7188847274                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7188847274                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11767.440824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11767.440824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.392491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    20                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.392491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6709822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6709822                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26654477500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26654628125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    373                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961772                       # Number of bytes of host memory used
host_op_rate                                      382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42685.11                       # Real time elapsed on the host
host_tick_rate                                 456555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15921557                       # Number of instructions simulated
sim_ops                                      16285461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019488                       # Number of seconds simulated
sim_ticks                                 19488093125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.060064                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  760886                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               792094                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                963                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4482                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            770298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1078                       # Number of indirect misses.
system.cpu.branchPred.lookups                  814069                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13264                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1028                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4811533                       # Number of instructions committed
system.cpu.committedOps                       4878313                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.367081                       # CPI: cycles per instruction
system.cpu.discardedOps                         13085                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2437717                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            134580                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505927                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4820185                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296993                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16200820                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3191334     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 150430      3.08%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1534551     31.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4878313                       # Class of committed instruction
system.cpu.quiesceCycles                     14980129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11380635                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459463                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::WriteClean               18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              358                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           585                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1432065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1451004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45875260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155145                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002638                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155145                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3630567774                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19105625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              372062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3867625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15362480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2784096195                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             941500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4873030000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3935968326                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       879745                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       879745    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       879745                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2049784500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560373496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844081352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404454848                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887798713                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503204639                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391003353                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448172209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347285992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795458201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       617403                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        59113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         676516                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       617403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       617403                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       617403                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        59113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        676516                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          546                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257570                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503204639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2778312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505982951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1793095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844081352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845874447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1793095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347285992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2778312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351857399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558492000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257570                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257570                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14799569685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26835903435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32276.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58526.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       382                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427722                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257570                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    764                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.181953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.916749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.690318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1028      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1037      2.14%      4.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          968      1.99%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          649      1.34%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          736      1.52%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          650      1.34%     10.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          927      1.91%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          708      1.46%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41837     86.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1812.442688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1698.713238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.114623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     26.48%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.094862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.564447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.527457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           24      9.49%     10.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          227     89.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29345728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19488064375                       # Total gap between requests
system.mem_ctrls.avgGap                      27212.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503053572.872333049774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2775027.790206128731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1871912.237180465367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844028807.461889624596                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          546                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26799932665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35970770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17483033875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344872719375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58549.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42568.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32020208.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1341791.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10084020330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8350007795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9732792.749480                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2453050.547110                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11988375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17291681500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9362946625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2595090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2595090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2595090                       # number of overall hits
system.cpu.icache.overall_hits::total         2595090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8163750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8163750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8163750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8163750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2595278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2595278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2595278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2595278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43424.202128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43424.202128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43424.202128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43424.202128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7866125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7866125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7866125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7866125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41841.090426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41841.090426                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2595090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2595090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8163750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8163750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2595278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2595278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43424.202128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43424.202128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7866125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7866125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41841.090426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41841.090426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.456098                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5750582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               406                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14163.995074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.456098                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5190744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5190744                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       246624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           246624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       246624                       # number of overall hits
system.cpu.dcache.overall_hits::total          246624                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1118                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1118                       # number of overall misses
system.cpu.dcache.overall_misses::total          1118                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82470000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82470000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       247742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       247742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       247742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       247742                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004513                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73765.652952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73765.652952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73765.652952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73765.652952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64540750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64540750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64540750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64540750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20889625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20889625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003483                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74786.500579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74786.500579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74786.500579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74786.500579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.542328                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.542328                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     48318375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     48318375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76574.286846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76574.286846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45702000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20889625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20889625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78123.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78123.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.786902                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.786902                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34151625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34151625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70126.540041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70126.540041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18838750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18838750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67765.287770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67765.287770                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7472761500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7472761500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.041049                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.041049                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       103842                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       103842                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       610910                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       610910                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7188847274                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7188847274                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11767.440824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11767.440824                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.392442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              250889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            182.332122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.392442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6709848                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6709848                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26654628125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
