 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:50:14 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.63
  Critical Path Slack:          -0.61
  Critical Path Clk Period:      2.20
  Total Negative Slack:        -33.12
  No. of Violating Paths:       61.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1798
  Buf/Inv Cell Count:             257
  Buf Cell Count:                  21
  Inv Cell Count:                 236
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1603
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3285.827788
  Noncombinational Area:  1291.051562
  Buf/Inv Area:            361.392771
  Total Buffer Area:            56.17
  Total Inverter Area:         305.23
  Macro/Black Box Area:      0.000000
  Net Area:               1119.660246
  -----------------------------------
  Cell Area:              4576.879350
  Design Area:            5696.539596


  Design Rules
  -----------------------------------
  Total Number of Nets:          2052
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.25
  Logic Optimization:                  2.36
  Mapping Optimization:               44.39
  -----------------------------------------
  Overall Compile Time:               55.54
  Overall Compile Wall Clock Time:    57.02

  --------------------------------------------------------------------

  Design  WNS: 0.61  TNS: 33.12  Number of Violating Paths: 61


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
