{"version":3,"sources":["webpack:///path---index-afc1783958f167656ade.js","webpack:///./.cache/json/index.json"],"names":["webpackJsonp","458","module","exports","data","allMarkdownRemark","edges","node","fields","slug","excerpt","timeToRead","frontmatter","title","tags","cover","date","pathContext"],"mappings":"AAAAA,cAAc,iBAERC,IACA,SAAUC,EAAQC,GCHxBD,EAAAC,SAAkBC,MAAQC,mBAAqBC,QAAUC,MAAQC,QAAUC,KAAA,6CAAmDC,QAAA,gJAAAC,WAAA,GAAAC,aAA0LC,MAAA,2CAAAC,MAAA,gCAAAC,MAAA,mBAAAC,KAAA,uBAAoJT,MAAQC,QAAUC,KAAA,qEAA2EC,QAAA,yIAAAC,WAAA,GAAAC,aAAmLC,MAAA,kEAAAC,MAAA,uBAAAC,MAAA,kCAAAC,KAAA,uBAAiLT,MAAQC,QAAUC,KAAA,8BAAoCC,QAAA,yIAAAC,WAAA,GAAAC,aAAmLC,MAAA,4BAAAC,MAAA,iBAAAC,MAAA,0BAAAC,KAAA,uBAA6HT,MAAQC,QAAUC,KAAA,2BAAiCC,QAAA,6IAAAC,WAAA,EAAAC,aAAwLC,MAAA,uBAAAC,MAAA,iBAAAC,MAAA,kBAAAC,KAAA,uBAAgHT,MAAQC,QAAUC,KAAA,iDAAuDC,QAAA,+IAAAC,WAAA,EAAAC,aAAwLC,MAAA,+CAAAC,MAAA,kCAAAC,MAAA,+BAAAC,KAAA,uBAAsKT,MAAQC,QAAUC,KAAA,2CAAiDC,QAAA,wIAAAC,WAAA,EAAAC,aAAiLC,MAAA,yCAAAC,MAAA,wCAAAC,MAAA,yBAAAC,KAAA,uBAAgKT,MAAQC,QAAUC,KAAA,8CAAoDC,QAAA,6IAAAC,WAAA,GAAAC,aAAuLC,MAAA,4CAAAC,MAAA,yDAAAC,MAAA,qBAAAC,KAAA,uBAAgLT,MAAQC,QAAUC,KAAA,eAAqBC,QAAA,4IAAAC,WAAA,EAAAC,aAAqLC,MAAA,aAAAC,MAAA,iBAAAC,MAAA,uBAAAC,KAAA,yBAA4GC","file":"path---index-afc1783958f167656ade.js","sourcesContent":["webpackJsonp([142629428675168],{\n\n/***/ 458:\n/***/ (function(module, exports) {\n\n\tmodule.exports = {\"data\":{\"allMarkdownRemark\":{\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/yocto-linux-on-the-xilinx-zynq-zed-board\"},\"excerpt\":\"Table of Contents Introduction Design 1. Xilinx Zynq Block Design 1.1. Export .bit file 2. Generate dts files 3. Generate fpga.bin from fpga…\",\"timeToRead\":10,\"frontmatter\":{\"title\":\"Yocto linux on the Xilinx Zynq Zed board\",\"tags\":[\"Zynq Yocto FPGA Linux Xilinx\"],\"cover\":\"/logos/linux.png\",\"date\":\"2019-01-12 09:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/nexys-4-ddr-microblaze-with-ddr-ram-and-flash-bootloader-support\"},\"excerpt\":\"The goal is to develop an additive synthesis engine. The synthesizer needs a processor to implement high level functionality. In this…\",\"timeToRead\":41,\"frontmatter\":{\"title\":\"Nexys4 DDR Microblaze with DDR Ram and Flash bootloader support\",\"tags\":[\"Microblaze FPGA SDK\"],\"cover\":\"/logos/block-design-article.png\",\"date\":\"2018-11-01 09:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"In my last  article  a VHDL I2S transmitter was presented which allows one to playback arbitrary wave data. Eventually the goal is to…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/sine-article.jpg\",\"date\":\"2018-09-22 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-i-2-s-transmitter\"},\"excerpt\":\"This summer I have been reading a book on VHDL 2008: \\\"Effective Coding with VHDL\\\" from Ricardo Jasinski. Although not for beginners I can…\",\"timeToRead\":8,\"frontmatter\":{\"title\":\"VHDL i2s transmitter\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/wave.jpg\",\"date\":\"2018-09-14 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/generating-text-using-an-lstm-neural-network\"},\"excerpt\":\"Some time ago I read Karpathy's  article  on LSTM networks and text generation. The idea that AI could be able to generate a novel was very…\",\"timeToRead\":5,\"frontmatter\":{\"title\":\"Generating text using an LSTM neural network\",\"tags\":[\"Artificial Intelligence\",\"LSTM\"],\"cover\":\"/logos/book-3010727_1280.jpg\",\"date\":\"2017-12-18 20:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/real-time-sound-synthesis-with-jupyter\"},\"excerpt\":\"This notebook demonstrates using WebAudio API and Web Sockets to transfer audio generated with Python/Numpy to Jupyters notebook Web…\",\"timeToRead\":6,\"frontmatter\":{\"title\":\"Real Time sound synthesis with Jupyter\",\"tags\":[\"Audio\",\"Sound\",\"Jupyter\",\"Javascript\"],\"cover\":\"/logos/synthesizer.jpg\",\"date\":\"2017-12-03 12:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/lstm-neural-network-for-sequence-learning\"},\"excerpt\":\"In 1996, during my last year in High School, I borrowed a book of a friend about neural networks. It explained how a two layer perceptron…\",\"timeToRead\":22,\"frontmatter\":{\"title\":\"LSTM neural network for sequence learning\",\"tags\":[\"LSTM\",\"Artificial Intelligence\",\"Jupyter\",\"Tensorflow\"],\"cover\":\"/logos/network.jpg\",\"date\":\"2017-11-26 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/first-post\"},\"excerpt\":\"First blog post I just installed Pelican for my professional blog. My intention is to blog once every 1-2 weeks. Let's see.... Why did I…\",\"timeToRead\":1,\"frontmatter\":{\"title\":\"First Post\",\"tags\":[\"github\",\"blog\"],\"cover\":\"/logos/logo-1024.png\",\"date\":\"2017-11-20 20:00\"}}}]}},\"pathContext\":{}}\n\n/***/ })\n\n});\n\n\n// WEBPACK FOOTER //\n// path---index-afc1783958f167656ade.js","module.exports = {\"data\":{\"allMarkdownRemark\":{\"edges\":[{\"node\":{\"fields\":{\"slug\":\"/yocto-linux-on-the-xilinx-zynq-zed-board\"},\"excerpt\":\"Table of Contents Introduction Design 1. Xilinx Zynq Block Design 1.1. Export .bit file 2. Generate dts files 3. Generate fpga.bin from fpga…\",\"timeToRead\":10,\"frontmatter\":{\"title\":\"Yocto linux on the Xilinx Zynq Zed board\",\"tags\":[\"Zynq Yocto FPGA Linux Xilinx\"],\"cover\":\"/logos/linux.png\",\"date\":\"2019-01-12 09:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/nexys-4-ddr-microblaze-with-ddr-ram-and-flash-bootloader-support\"},\"excerpt\":\"The goal is to develop an additive synthesis engine. The synthesizer needs a processor to implement high level functionality. In this…\",\"timeToRead\":41,\"frontmatter\":{\"title\":\"Nexys4 DDR Microblaze with DDR Ram and Flash bootloader support\",\"tags\":[\"Microblaze FPGA SDK\"],\"cover\":\"/logos/block-design-article.png\",\"date\":\"2018-11-01 09:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-sine-wave-oscillator\"},\"excerpt\":\"In my last  article  a VHDL I2S transmitter was presented which allows one to playback arbitrary wave data. Eventually the goal is to…\",\"timeToRead\":11,\"frontmatter\":{\"title\":\"VHDL sine wave oscillator\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/sine-article.jpg\",\"date\":\"2018-09-22 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/vhdl-i-2-s-transmitter\"},\"excerpt\":\"This summer I have been reading a book on VHDL 2008: \\\"Effective Coding with VHDL\\\" from Ricardo Jasinski. Although not for beginners I can…\",\"timeToRead\":8,\"frontmatter\":{\"title\":\"VHDL i2s transmitter\",\"tags\":[\"VHDL FPGA DSP\"],\"cover\":\"/logos/wave.jpg\",\"date\":\"2018-09-14 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/generating-text-using-an-lstm-neural-network\"},\"excerpt\":\"Some time ago I read Karpathy's  article  on LSTM networks and text generation. The idea that AI could be able to generate a novel was very…\",\"timeToRead\":5,\"frontmatter\":{\"title\":\"Generating text using an LSTM neural network\",\"tags\":[\"Artificial Intelligence\",\"LSTM\"],\"cover\":\"/logos/book-3010727_1280.jpg\",\"date\":\"2017-12-18 20:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/real-time-sound-synthesis-with-jupyter\"},\"excerpt\":\"This notebook demonstrates using WebAudio API and Web Sockets to transfer audio generated with Python/Numpy to Jupyters notebook Web…\",\"timeToRead\":6,\"frontmatter\":{\"title\":\"Real Time sound synthesis with Jupyter\",\"tags\":[\"Audio\",\"Sound\",\"Jupyter\",\"Javascript\"],\"cover\":\"/logos/synthesizer.jpg\",\"date\":\"2017-12-03 12:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/lstm-neural-network-for-sequence-learning\"},\"excerpt\":\"In 1996, during my last year in High School, I borrowed a book of a friend about neural networks. It explained how a two layer perceptron…\",\"timeToRead\":22,\"frontmatter\":{\"title\":\"LSTM neural network for sequence learning\",\"tags\":[\"LSTM\",\"Artificial Intelligence\",\"Jupyter\",\"Tensorflow\"],\"cover\":\"/logos/network.jpg\",\"date\":\"2017-11-26 22:00\"}}},{\"node\":{\"fields\":{\"slug\":\"/first-post\"},\"excerpt\":\"First blog post I just installed Pelican for my professional blog. My intention is to blog once every 1-2 weeks. Let's see.... Why did I…\",\"timeToRead\":1,\"frontmatter\":{\"title\":\"First Post\",\"tags\":[\"github\",\"blog\"],\"cover\":\"/logos/logo-1024.png\",\"date\":\"2017-11-20 20:00\"}}}]}},\"pathContext\":{}}\n\n\n//////////////////\n// WEBPACK FOOTER\n// ./~/json-loader!./.cache/json/index.json\n// module id = 458\n// module chunks = 142629428675168"],"sourceRoot":""}