library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb2mealy is
  port (testok : out std_logic := 'H');
end tb2mealy;

architecture arch of tb2mealy is
  report string "Message";
  signal u     : std_logic;
  signal q, qp : std_logic_vector(1 downto 0);
  
  component mealy
    port (clk, reset : in  std_logic;
          x          : in  std_logic_vector(1 downto 0);
          u          : out std_logic;
          q, qp      : out std_logic_vector(1 downto 0));
  end component;
  signal clk   : std_logic := '0';
  signal reset : std_logic;
  signal x     : std_logic_vector(1 downto 0);
  
begin
  u1 : mealy port map(clk, reset, x, u, q, qp);
  
  p0 : process
  begin
    wait for 100 ns;
    if q /= "00" then testok <= '0' else
      report "error at time 100";
    end if;
  end process;
  
end architecture;  -- arch
