#include "iop_rpc.h"

#include "../core/iop_cpu.h"
#include "../core/iop_kernel.h"
#include "../core/iop_memory.h"
#include "ps2x/iop/iop_host.h"

#include <algorithm>
#include <array>
#include <cstdio>
#include <cstring>
#include <limits>
#include <vector>

namespace ps2x::iop::detail
{
    IopRpcBridge::IopRpcBridge(IopHost &host, IopMemory &memory, IopKernel &kernel) noexcept
        : m_host(host), m_memory(memory), m_kernel(kernel)
    {
    }

    void IopRpcBridge::reset()
    {
        m_servers.clear();
        m_cmdHandlers.clear();
        m_cmdBuffer = 0u;
        m_cmdBufferSize = 0u;
        m_sysCmdBuffer = 0u;
        m_sysCmdBufferSize = 0u;
        m_rxPacketBuffer = 0u;
        m_nextDmaId = 1u;
        m_sifInitialized = true;
    }

    bool IopRpcBridge::dispatchSifManImport(uint16_t ordinal, IopCpuState &cpu)
    {
        const auto setV0 = [&](uint32_t value)
        {
            cpu.gpr[2] = value;
        };
        switch (ordinal)
        {
        case 4: // sceSifDma2Init
        case 5: // sceSifInit
            m_sifInitialized = true;
            setV0(0u);
            return true;
        case 7: // sceSifSetDma
        {
            constexpr uint32_t kDescriptorSize = 16u;
            constexpr uint32_t kMaxDescriptors = 32u;
            const uint32_t descriptorAddress = cpu.gpr[4];
            const uint32_t descriptorCount = cpu.gpr[5];
            if (descriptorAddress == 0u || descriptorCount == 0u || descriptorCount > kMaxDescriptors)
            {
                setV0(0u);
                return true;
            }

            struct PendingTransfer
            {
                uint32_t source = 0u;
                uint32_t destination = 0u;
                uint32_t size = 0u;
            };

            std::array<uint32_t, kMaxDescriptors * 4u> descriptorWords{};
            const size_t descriptorBytes = static_cast<size_t>(descriptorCount) * kDescriptorSize;
            if (!m_memory.readRam(descriptorAddress, descriptorWords.data(), descriptorBytes))
            {
                setV0(0u);
                return true;
            }

            std::array<PendingTransfer, kMaxDescriptors> pending{};
            uint32_t pendingCount = 0u;
            uint32_t largestTransfer = 0u;
            for (uint32_t i = 0u; i < descriptorCount; ++i)
            {
                const uint32_t source = descriptorWords[i * 4u + 0u];
                const uint32_t destination = descriptorWords[i * 4u + 1u];
                const int32_t signedSize = static_cast<int32_t>(descriptorWords[i * 4u + 2u]);
                const uint32_t attr = descriptorWords[i * 4u + 3u];
                static int dmaLogCount = 0;
                if (dmaLogCount < 64)
                {
                    std::fprintf(stderr, "[iop:sceSifSetDma] idx=%u/%u src=0x%x dst=0x%x size=%d attr=0x%x\n",
                                 i, descriptorCount, source, destination, signedSize, attr);
                    ++dmaLogCount;
                }
                if (signedSize <= 0)
                    continue;

                const uint32_t size = static_cast<uint32_t>(signedSize);
                if (!m_memory.ownsRamRange(source, size))
                {
                    std::fprintf(stderr, "[iop:sceSifSetDma:FAIL] ownsRamRange failed src=0x%x size=0x%x\n", source, size);
                    setV0(0u);
                    return true;
                }
                pending[pendingCount++] = {source, destination, size};
                largestTransfer = std::max(largestTransfer, size);
            }

            // IOP-side sceSifSetDma sends IOP RAM to the EE. Validate all EE
            // destinations before committing any write so a bad chain cannot
            // partially update guest memory, but maybe we could skip this check if we trust the EE-side SIF driver to validate the chain ?!
            // TODO check later
            std::vector<uint8_t> scratch(largestTransfer);
            for (uint32_t i = 0u; i < pendingCount; ++i)
            {
                const PendingTransfer &transfer = pending[i];
                if (!m_host.readGuest(transfer.destination, scratch.data(), transfer.size))
                {
                    std::fprintf(stderr, "[iop:sceSifSetDma:FAIL] readGuest failed dst=0x%x size=0x%x\n", transfer.destination, transfer.size);
                    setV0(0u);
                    return true;
                }
            }

            for (uint32_t i = 0u; i < pendingCount; ++i)
            {
                const PendingTransfer &transfer = pending[i];
                if (!m_memory.readRam(transfer.source, scratch.data(), transfer.size) || !m_host.writeGuest(transfer.destination, scratch.data(), transfer.size))
                {
                    std::fprintf(stderr, "[iop:sceSifSetDma:FAIL] writeGuest failed src=0x%x dst=0x%x size=0x%x\n", transfer.source, transfer.destination, transfer.size);
                    setV0(0u);
                    return true;
                }
                static int dmaDataLogCount = 0;
                if (dmaDataLogCount < 64 && transfer.size >= 16u)
                {
                    uint32_t w0 = 0, w1 = 0, w2 = 0, w3 = 0;
                    std::memcpy(&w0, scratch.data() + 0, 4);
                    std::memcpy(&w1, scratch.data() + 4, 4);
                    std::memcpy(&w2, scratch.data() + 8, 4);
                    std::memcpy(&w3, scratch.data() + 12, 4);
                    std::fprintf(stderr, "[iop:sceSifSetDma:OK] dst=0x%x size=0x%x w0=0x%08x w1=0x%08x w2=0x%08x w3=0x%08x\n",
                                 transfer.destination, transfer.size, w0, w1, w2, w3);
                    ++dmaDataLogCount;
                }
            }

            const uint32_t dmaId = m_nextDmaId++;
            if (m_nextDmaId == 0u || m_nextDmaId > static_cast<uint32_t>(std::numeric_limits<int32_t>::max()))
            {
                m_nextDmaId = 1u;
            }
            setV0(dmaId);
            return true;
        }
        case 8: // sceSifDmaStat
            setV0(0xFFFFFFFFu);
            return true;
        case 29: // sceSifCheckInit
            setV0(m_sifInitialized ? 1u : 0u);
            return true;
        default:
            std::fprintf(stderr, "[iop:sifman:UNHANDLED] ordinal=%u a0=0x%x a1=0x%x a2=0x%x a3=0x%x\n",
                         ordinal, cpu.gpr[4], cpu.gpr[5], cpu.gpr[6], cpu.gpr[7]);
            setV0(0u);
            return true;
        }
    }

    bool IopRpcBridge::dispatchSifCmdImport(uint16_t ordinal, IopCpuState &cpu)
    {
        const auto setV0 = [&](uint32_t value)
        {
            cpu.gpr[2] = value;
        };
        switch (ordinal)
        {
        case 4: // InitCmd
        case 5:
        case 6:
        case 7:
            setV0(0);
            return true;
        case 8: // sceSifSetCmdBuffer
        {
            const uint32_t prev = m_cmdBuffer;
            m_cmdBuffer = cpu.gpr[4];
            m_cmdBufferSize = cpu.gpr[5];
            setV0(prev);
            return true;
        }
        case 9: // sceSifSetSysCmdBuffer
        {
            const uint32_t prev = m_sysCmdBuffer;
            m_sysCmdBuffer = cpu.gpr[4];
            m_sysCmdBufferSize = cpu.gpr[5];
            setV0(prev);
            return true;
        }
        case 10: // sceSifAddCmdHandler
        {
            const uint32_t cid = cpu.gpr[4];
            const uint32_t handler = cpu.gpr[5];
            const uint32_t data = cpu.gpr[6];
            m_cmdHandlers[cid] = SifCmdHandler{handler, data, cpu.gpr[28]};
            if ((cid & 0x80000000u) != 0u)
            {
                const uint32_t idx = cid & 0x7FFFFFFFu;
                if (m_sysCmdBuffer != 0u && idx < m_sysCmdBufferSize)
                {
                    m_memory.write32(m_sysCmdBuffer + idx * 8u, handler);
                    m_memory.write32(m_sysCmdBuffer + idx * 8u + 4u, data);
                }
            }
            else if (m_cmdBuffer != 0u && cid < m_cmdBufferSize)
            {
                m_memory.write32(m_cmdBuffer + cid * 8u, handler);
                m_memory.write32(m_cmdBuffer + cid * 8u + 4u, data);
            }
            setV0(0);
            return true;
        }
        case 11: // sceSifRemoveCmdHandler
        {
            const uint32_t cid = cpu.gpr[4];
            m_cmdHandlers.erase(cid);
            setV0(0);
            return true;
        }
        case 14: // InitRpc
        case 15:
        case 16:
            setV0(0);
            return true;
        case 12: // sceSifSendCmd
        case 13: // isceSifSendCmd
        {
            constexpr uint32_t kHeaderSize = 16u;
            constexpr uint32_t kMaxPacketSize = 112u;
            const uint32_t commandId = cpu.gpr[4];
            const uint32_t packetAddress = cpu.gpr[5];
            const uint32_t packetSize = cpu.gpr[6];
            const uint32_t extraSource = cpu.gpr[7];
            const uint32_t stackPointer = cpu.gpr[29];
            const uint32_t extraDestination = m_memory.read32(stackPointer + 16u);
            const int32_t signedExtraSize = static_cast<int32_t>(m_memory.read32(stackPointer + 20u));

            if (packetAddress == 0u || packetSize < kHeaderSize || packetSize > kMaxPacketSize ||
                !m_memory.ownsRamRange(packetAddress, packetSize))
            {
                setV0(0u);
                return true;
            }

            std::array<uint8_t, kMaxPacketSize> packet{};
            if (!m_memory.readRam(packetAddress, packet.data(), packetSize))
            {
                setV0(0u);
                return true;
            }

            uint32_t extraSize = 0u;
            if (signedExtraSize > 0)
            {
                extraSize = static_cast<uint32_t>(signedExtraSize);
                if (extraSource == 0u || extraDestination == 0u ||
                    !m_memory.ownsRamRange(extraSource, extraSize) ||
                    !m_host.writeGuest(extraDestination, m_memory.ram().data() + IopMemory::physicalAddress(extraSource), extraSize))
                {
                    setV0(0u);
                    return true;
                }
            }

            const uint32_t sizeWord = packetSize | (extraSize << 8u);
            std::memcpy(packet.data() + 0u, &sizeWord, sizeof(sizeWord));
            std::memcpy(packet.data() + 4u, &extraDestination, sizeof(extraDestination));
            std::memcpy(packet.data() + 8u, &commandId, sizeof(commandId));

            static int iopCmdLogCount = 0;
            uint32_t reqId = 0, w10 = 0, w14 = 0, w18 = 0;
            if (packetSize >= 0x1Cu)
            {
                std::memcpy(&reqId, packet.data() + 0x0Cu, 4);
                std::memcpy(&w10, packet.data() + 0x10u, 4);
                std::memcpy(&w14, packet.data() + 0x14u, 4);
                std::memcpy(&w18, packet.data() + 0x18u, 4);
            }
            if (iopCmdLogCount < 32 || (w14 != 0u && iopCmdLogCount < 256) || commandId == 1u || commandId == 0u || commandId == 2u)
            {
                std::fprintf(stderr, "[iop:sceSifSendCmd] cid=0x%x psize=0x%x extraSrc=0x%x extraDst=0x%x extraSize=0x%x reqId=0x%x w10=0x%x w14=0x%x w18=0x%x\n",
                             commandId, packetSize, extraSource, extraDestination, extraSize, reqId, w10, w14, w18);
                ++iopCmdLogCount;
            }

            if (!m_host.sendSifCommand(commandId, packet.data(), packetSize))
            {
                // A command without an EE handler is still a completed DMA on  real hardware. Only malformed packets fail above.
            }

            const uint32_t dmaId = m_nextDmaId++;
            if (m_nextDmaId == 0u || m_nextDmaId > static_cast<uint32_t>(std::numeric_limits<int32_t>::max()))
                m_nextDmaId = 1u;
            setV0(dmaId);
            return true;
        }
        case 17: // sceSifRegisterRpc
        {
            RpcServer server;
            server.serverData = cpu.gpr[4];
            server.sid = cpu.gpr[5];
            server.function = cpu.gpr[6];
            server.gp = cpu.gpr[28];
            server.buffer = cpu.gpr[7];
            const uint32_t stackPointer = cpu.gpr[29];
            server.callback = m_memory.read32(stackPointer + 16u);
            server.callbackBuffer = m_memory.read32(stackPointer + 20u);
            server.queue = m_memory.read32(stackPointer + 24u);
            m_servers[server.sid] = server;
            if (server.serverData != 0u)
            {
                m_memory.write32(server.serverData + 0x20u, server.sid);
                m_memory.write32(server.serverData + 0x28u, server.function);
                m_memory.write32(server.serverData + 0x2Cu, server.buffer);
            }
            setV0(server.serverData);
            return true;
        }
        case 18:
            setV0(0);
            return true;
        case 19: // SetRpcQueue
            setV0(cpu.gpr[4]);
            return true;
        case 20:
        case 21:
            setV0(0);
            return true;
        case 22: // RpcLoop
            m_kernel.sleepCurrent(cpu);
            setV0(0);
            return true;
        case 23:
            setV0(0);
            return true;
        case 24: // RemoveRpc
        {
            const uint32_t serverData = cpu.gpr[4];
            for (auto server = m_servers.begin(); server != m_servers.end(); ++server)
            {
                if (server->second.serverData == serverData)
                {
                    m_servers.erase(server);
                    break;
                }
            }
            setV0(0);
            return true;
        }
        case 25:
        case 26:
        case 27:
        case 28:
        case 29:
            setV0(0);
            return true;
        default:
            return false;
        }
    }

    RpcResult IopRpcBridge::handleRpc(const RpcRequest &request, IopGuestExecutor &executor)
    {
        RpcResult result{};
        const auto serverIt = m_servers.find(request.sid);
        if (serverIt == m_servers.end() || serverIt->second.function == 0u)
            return result;

        RpcServer &server = serverIt->second;
        if (request.send.size != 0u && server.buffer != 0u)
        {
            const uint32_t copySize = std::min<uint32_t>(request.send.size, IopMemory::RamSize - std::min(server.buffer, IopMemory::RamSize));
            if (copySize != 0u)
            {
                std::vector<uint8_t> payload(copySize);
                if (m_host.readGuest(request.send.address, payload.data(), payload.size()))
                    (void)m_memory.writeRam(server.buffer, payload.data(), payload.size());
            }
        }

        uint32_t returnPointer = executor.executeGuestFunction(server.function,
                                                               request.function,
                                                               server.buffer,
                                                               request.send.size,
                                                               0u,
                                                               server.gp);
        if (returnPointer == 0u)
            returnPointer = server.buffer;
        if (request.receive.address != 0u && request.receive.size != 0u && returnPointer != 0u)
        {
            const uint32_t physical = IopMemory::physicalAddress(returnPointer);
            if (physical < IopMemory::RamSize)
            {
                const uint32_t copySize = std::min<uint32_t>(request.receive.size, IopMemory::RamSize - physical);
                (void)m_host.writeGuest(request.receive.address, m_memory.ram().data() + physical, copySize);
                if (copySize < request.receive.size)
                    (void)m_host.zeroGuest(request.receive.address + copySize, request.receive.size - copySize);
            }
        }

        result.handled = true;
        result.resultAddress = request.receive.address;
        result.serverDispatchPolicy = ServerDispatchPolicy::Suppress;
        result.signalNowaitCompletion = true;
        result.signalCompletion = true;
        return result;
    }

    bool IopRpcBridge::handleSifCommand(uint32_t cid, uint32_t guestPacketAddr, uint32_t packetSize, IopGuestExecutor &executor)
    {
        constexpr uint32_t kHeaderSize = 16u;
        constexpr uint32_t kMaxPacketSize = 112u;
        if (guestPacketAddr == 0u || packetSize < kHeaderSize || packetSize > kMaxPacketSize)
            return false;

        SifCmdHandler handler{};
        const auto it = m_cmdHandlers.find(cid);
        if (it != m_cmdHandlers.end() && it->second.function != 0u)
        {
            handler = it->second;
        }
        else if ((cid & 0x80000000u) != 0u)
        {
            const uint32_t idx = cid & 0x7FFFFFFFu;
            if (m_sysCmdBuffer != 0u && idx < m_sysCmdBufferSize)
            {
                handler.function = m_memory.read32(m_sysCmdBuffer + idx * 8u);
                handler.data = m_memory.read32(m_sysCmdBuffer + idx * 8u + 4u);
            }
        }
        else if (m_cmdBuffer != 0u && cid < m_cmdBufferSize)
        {
            handler.function = m_memory.read32(m_cmdBuffer + cid * 8u);
            handler.data = m_memory.read32(m_cmdBuffer + cid * 8u + 4u);
        }

        if (handler.function == 0u)
            return false;

        std::array<uint8_t, kMaxPacketSize> packet{};
        if (!m_host.readGuest(guestPacketAddr, packet.data(), packetSize))
            return false;

        uint32_t sizeWord = 0u;
        std::memcpy(&sizeWord, packet.data(), sizeof(sizeWord));
        sizeWord = (sizeWord & 0xFFFFFF00u) | (packetSize & 0xFFu);
        std::memcpy(packet.data() + 0u, &sizeWord, sizeof(sizeWord));
        std::memcpy(packet.data() + 8u, &cid, sizeof(cid));

        if (m_rxPacketBuffer == 0u)
            m_rxPacketBuffer = m_memory.allocate(kMaxPacketSize, 16u);
        if (m_rxPacketBuffer == 0u || !m_memory.writeRam(m_rxPacketBuffer, packet.data(), packetSize))
            return false;

        (void)executor.executeGuestFunction(handler.function, m_rxPacketBuffer, handler.data, 0u, 0u, handler.gp);
        return true;
    }

    void IopRpcBridge::onSifTransfer(const SifTransfer &transfer)
    {
        // The EE SIF transport owns the actual directional memory movement.
        // Services still receive both phases through IopSubsystem, but mirroring
        // IOP bytes through an equal-numbered EE address would alias two distinct
        // PS2 address spaces and can overwrite live game data.
        (void)transfer;
    }

    void IopRpcBridge::removeServersInRange(uint32_t base, uint32_t size)
    {
        for (auto server = m_servers.begin(); server != m_servers.end();)
        {
            const uint32_t function = IopMemory::physicalAddress(server->second.function);
            if (function >= base && function < base + size)
                server = m_servers.erase(server);
            else
                ++server;
        }
        for (auto cmd = m_cmdHandlers.begin(); cmd != m_cmdHandlers.end();)
        {
            const uint32_t function = IopMemory::physicalAddress(cmd->second.function);
            if (function >= base && function < base + size)
                cmd = m_cmdHandlers.erase(cmd);
            else
                ++cmd;
        }
    }

    bool IopRpcBridge::hasServer(uint32_t sid) const noexcept
    {
        const auto server = m_servers.find(sid);
        return server != m_servers.end() && server->second.function != 0u;
    }
}
