
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007318                       # Number of seconds simulated (Second)
simTicks                                   7317751000                       # Number of ticks simulated (Tick)
finalTick                                  7317751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    871.73                       # Real time elapsed on the host (Second)
hostTickRate                                  8394557                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8900308                       # Number of bytes of host memory used (Byte)
simInsts                                     26186677                       # Number of instructions simulated (Count)
simOps                                       49975438                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    30040                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      57329                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        14617428                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29721386                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   69196                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28156748                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                110118                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4802885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6608731                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              40036                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           14314932                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.966949                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.553119                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  7740808     54.08%     54.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   819432      5.72%     59.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   740030      5.17%     64.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1041368      7.27%     72.24% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   764904      5.34%     77.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   889239      6.21%     83.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1267319      8.85%     92.65% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   791229      5.53%     98.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   260603      1.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             14314932                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1244986     97.09%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    4      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   131      0.01%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1013      0.08%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   14      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  23      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 25634      2.00%     99.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 9468      0.74%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              748      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             237      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       106607      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23835753     84.65%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121629      0.43%     85.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40537      0.14%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8593      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2567      0.01%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7788      0.03%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16030      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16922      0.06%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14858      0.05%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2331      0.01%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2831681     10.06%     95.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1108288      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25471      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17669      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28156748                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.926245                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1282259                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045540                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                71786216                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34432599                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27790387                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   234589                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161112                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112620                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29214114                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118286                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         28015995                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2819710                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   140753                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3935631                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3386552                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1115921                       # Number of stores executed (Count)
system.cpu0.numRate                          1.916616                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2374                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         302496                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093324                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24987697                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.116403                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.116403                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.895734                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.895734                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39870629                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23427555                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     152695                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     84941                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19122463                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12166904                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 11016948                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3057265                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1215049                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       227878                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        70163                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3985739                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3708853                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            82606                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2397966                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2393156                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997994                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49555                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                26                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47844                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38765                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            9079                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1648                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4798810                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            82550                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     13648113                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.830854                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.910767                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8483157     62.16%     62.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         955541      7.00%     69.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         326154      2.39%     71.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1016584      7.45%     79.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         272066      1.99%     80.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         313718      2.30%     83.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         204655      1.50%     84.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         164592      1.21%     85.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1911646     14.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     13648113                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093324                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24987697                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436524                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425836                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174385                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24822501                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21247972     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405749      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994697      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24987697                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1911646                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3302992                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3302992                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3302992                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3302992                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       413824                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         413824                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       413824                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        413824                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  23054314469                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  23054314469                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  23054314469                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  23054314469                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3716816                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3716816                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3716816                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3716816                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.111338                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.111338                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.111338                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.111338                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 55710.433588                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 55710.433588                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 55710.433588                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 55710.433588                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        95296                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         7260                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3701                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets          115                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     25.748717                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    63.130435                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        54551                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            54551                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       300966                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       300966                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       300966                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       300966                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       112858                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       112858                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       112858                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       112858                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   6546059469                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   6546059469                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   6546059469                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   6546059469                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.030364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.030364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.030364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.030364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 58002.618060                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 58002.618060                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 58002.618060                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 58002.618060                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                107402                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2323021                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2323021                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       383094                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       383094                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  20894584000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  20894584000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2706115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2706115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.141566                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.141566                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 54541.663404                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 54541.663404                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       300958                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       300958                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        82136                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        82136                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   4417618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   4417618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.030352                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.030352                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 53784.187202                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 53784.187202                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       979971                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        979971                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        30730                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        30730                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2159730469                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2159730469                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010701                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010701                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.030405                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.030405                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 70280.848324                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 70280.848324                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        30722                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        30722                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2128441469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2128441469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.030397                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.030397                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 69280.693607                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 69280.693607                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          504.245967                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3417108                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            107914                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.665104                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   504.245967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.984855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.984855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          401                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7541546                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7541546                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1358684                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              8181555                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4157455                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               533841                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83397                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2298156                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1563                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              30992675                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7285                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1369616                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17190405                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3985739                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2481476                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     12848773                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 169820                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1534                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        10020                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1233882                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12706                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          14314932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.261287                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.244502                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8876444     62.01%     62.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  268644      1.88%     63.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  509777      3.56%     67.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  531947      3.72%     71.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  227228      1.59%     72.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  242720      1.70%     74.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  746480      5.21%     79.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408792      2.86%     82.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2502900     17.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            14314932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.272670                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.176021                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1229298                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1229298                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1229298                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1229298                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4584                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4584                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4584                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4584                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    368239999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    368239999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    368239999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    368239999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1233882                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1233882                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1233882                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1233882                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003715                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003715                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003715                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003715                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 80331.587914                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 80331.587914                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 80331.587914                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 80331.587914                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1703                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     81.095238                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3189                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3189                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          883                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          883                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          883                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          883                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3701                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3701                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3701                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3701                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    298286500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    298286500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    298286500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    298286500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.002999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.002999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.002999                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.002999                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 80596.190219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 80596.190219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 80596.190219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 80596.190219                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3189                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1229298                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1229298                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4584                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4584                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    368239999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    368239999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1233882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1233882                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003715                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003715                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 80331.587914                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 80331.587914                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          883                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          883                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3701                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3701                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    298286500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    298286500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.002999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.002999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 80596.190219                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 80596.190219                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          504.485392                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1232999                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3701                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            333.152932                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   504.485392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.985323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.985323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          372                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          118                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2471465                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2471465                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83397                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3815896                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  168684                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29790582                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1748                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3057265                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1215049                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24049                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    38396                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  107771                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           248                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53903                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        58794                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              112697                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27942790                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27903007                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21650879                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35647799                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.908886                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607355                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102193                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 631429                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 169                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                248                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                204361                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2775                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            16.454809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           42.205493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2123999     87.56%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               12334      0.51%     88.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               37894      1.56%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                4206      0.17%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                3687      0.15%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                7719      0.32%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               17829      0.73%     91.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               37760      1.56%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               58187      2.40%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 861      0.04%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               756      0.03%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               561      0.02%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               375      0.02%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               639      0.03%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               902      0.04%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              2818      0.12%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              7845      0.32%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             13644      0.56%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             27144      1.12%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             63392      2.61%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              3001      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               156      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2810769                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1115939                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3842                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2469                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1235436                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1977                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83397                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1590835                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                5062365                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         25843                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4393670                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3158822                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30536886                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                56792                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                638108                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                382626                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               1965664                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            212                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           39117401                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78429394                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44455408                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188800                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841293                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7276108                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1345                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1316                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2639409                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        41514771                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60240905                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093324                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24987697                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        14635503                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29720350                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   69144                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28156509                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                109876                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4801738                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6607939                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              39983                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           14328054                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.965131                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.552844                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7754062     54.12%     54.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   820317      5.73%     59.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   739073      5.16%     65.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1041142      7.27%     72.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   765412      5.34%     77.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   889892      6.21%     83.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1265317      8.83%     92.65% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   791102      5.52%     98.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   261737      1.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             14328054                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1245000     97.09%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    1      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   130      0.01%     97.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1017      0.08%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   14      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  21      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 25729      2.01%     99.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9398      0.73%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              746      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             239      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       107057      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23834514     84.65%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121628      0.43%     85.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40525      0.14%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8608      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2590      0.01%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7804      0.03%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16029      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16957      0.06%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14884      0.05%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2329      0.01%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2832181     10.06%     95.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1108276      3.94%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25443      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17660      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28156509                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.923850                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1282296                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045542                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                71798515                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34430469                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27789364                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234729                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  161018                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112751                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29213391                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118357                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         28015570                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2820069                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   140939                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3935933                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3386422                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1115864                       # Number of stores executed (Count)
system.cpu1.numRate                          1.914220                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2414                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         307449                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093353                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24987741                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.117781                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.117781                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.894630                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.894630                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39869111                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23426298                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     152899                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     85039                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19121047                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12165904                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11017115                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3057271                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1215147                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       228104                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        70965                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3985704                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3708491                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            82632                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2397780                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2392969                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.997994                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49527                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                26                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          48140                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38772                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            9368                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1667                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4797384                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            82614                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     13661087                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.829118                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.910245                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        8498362     62.21%     62.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         953377      6.98%     69.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         326062      2.39%     71.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1015769      7.44%     79.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         273230      2.00%     81.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         313013      2.29%     83.30% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         204521      1.50%     84.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         164202      1.20%     86.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1912551     14.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     13661087                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093353                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24987741                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436534                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425842                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174391                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822545                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21248006     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405755      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994701      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24987741                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1912551                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3302064                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3302064                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3302064                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3302064                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       414844                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         414844                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       414844                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        414844                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  23232583969                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  23232583969                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  23232583969                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  23232583969                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3716908                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3716908                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3716908                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3716908                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.111610                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.111610                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.111610                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.111610                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 56003.181844                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 56003.181844                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 56003.181844                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 56003.181844                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        95498                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         7609                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         3742                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          121                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     25.520577                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    62.884298                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        54558                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            54558                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       301967                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       301967                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       301967                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       301967                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       112877                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       112877                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       112877                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       112877                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   6569458469                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   6569458469                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   6569458469                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   6569458469                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.030369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.030369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.030369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.030369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 58200.151218                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 58200.151218                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 58200.151218                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 58200.151218                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                107475                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2322054                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2322054                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       384149                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       384149                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  21061724500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  21061724500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2706203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2706203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.141951                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.141951                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 54826.966880                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 54826.966880                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       301955                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       301955                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        82194                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        82194                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   4429781000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   4429781000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.030372                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030372                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 53894.213690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 53894.213690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       980010                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        980010                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        30695                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        30695                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2170859469                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2170859469                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010705                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010705                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.030370                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.030370                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 70723.553315                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 70723.553315                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        30683                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        30683                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2139677469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2139677469                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.030358                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.030358                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 69734.949940                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 69734.949940                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          504.325940                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3416190                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            107987                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             31.635197                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   504.325940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.985012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.985012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          308                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          125                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7541803                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7541803                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1361663                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              8191328                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4157988                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               533608                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 83467                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2297897                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1570                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              30992127                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7345                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1371100                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17189712                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3985704                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2481268                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     12859763                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 169968                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1601                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        10309                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1233650                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12705                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          14328054                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.259106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.243717                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8890270     62.05%     62.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  268281      1.87%     63.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  509274      3.55%     67.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  531970      3.71%     71.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  227810      1.59%     72.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  242502      1.69%     74.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  746200      5.21%     79.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  409073      2.86%     82.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2502674     17.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            14328054                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.272331                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.174521                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1229002                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1229002                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1229002                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1229002                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4647                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4647                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4647                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4647                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    373087498                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    373087498                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    373087498                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    373087498                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1233649                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1233649                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1233649                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1233649                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003767                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003767                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003767                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003767                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 80285.667743                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 80285.667743                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 80285.667743                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 80285.667743                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         2028                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           28                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     72.428571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3226                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3226                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          907                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          907                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3740                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3740                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3740                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3740                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    301979999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    301979999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    301979999                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    301979999                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 80743.315241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 80743.315241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 80743.315241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 80743.315241                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3226                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1229002                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1229002                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4647                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4647                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    373087498                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    373087498                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1233649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1233649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003767                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003767                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 80285.667743                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 80285.667743                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          907                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          907                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3740                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3740                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    301979999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    301979999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 80743.315241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 80743.315241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          504.424585                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1232741                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3739                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            329.698048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   504.424585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.985204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.985204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          284                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          130                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2471037                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2471037                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    83467                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   3838110                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  167565                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29789494                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1708                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3057271                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1215147                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24032                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    38295                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  106662                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           261                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53871                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        58860                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              112731                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27941904                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27902115                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21647702                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35641474                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.906468                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607374                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     102156                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 631429                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 171                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                261                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                204455                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2802                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            16.557592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           42.412137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2123020     87.52%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               12358      0.51%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               37848      1.56%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                3914      0.16%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                3873      0.16%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                7793      0.32%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               17850      0.74%     90.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               37121      1.53%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               58020      2.39%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 933      0.04%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               838      0.03%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               627      0.03%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               538      0.02%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               700      0.03%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               959      0.04%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              2953      0.12%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              7913      0.33%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             13568      0.56%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             27481      1.13%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             63794      2.63%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              3452      0.14%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               160      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              77      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2810775                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1115879                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3800                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2442                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1235250                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     2011                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 83467                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1593519                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                5071272                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         26005                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4394233                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3159558                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30536306                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                57596                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                639340                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                383964                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               1965555                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            214                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           39115378                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78425808                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44453948                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188599                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841351                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7274013                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2639726                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        41525471                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60238297                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093353                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24987741                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   574                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 25614                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   572                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 25593                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     52353                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  574                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                25614                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  572                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                25593                       # number of overall hits (Count)
system.l2.overallHits::total                    52353                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3123                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               82300                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3165                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               82394                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  170982                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3123                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              82300                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3165                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              82394                       # number of overall misses (Count)
system.l2.overallMisses::total                 170982                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      286458000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     6045293500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      290040500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     6069348000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12691140000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     286458000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    6045293500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     290040500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    6069348000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12691140000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3697                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            107914                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3737                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            107987                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                223335                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3697                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           107914                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3737                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           107987                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               223335                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.844739                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.762644                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.846936                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.762999                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.765585                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.844739                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.762644                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.846936                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.762999                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.765585                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 91725.264169                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 73454.356015                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 91639.968404                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 73662.499697                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    74225.006141                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 91725.264169                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 73454.356015                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 91639.968404                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 73662.499697                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   74225.006141                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                96076                       # number of writebacks (Count)
system.l2.writebacks::total                     96076                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3123                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           82300                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3165                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           82394                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              170982                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3123                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          82300                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3165                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          82394                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             170982                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    255228000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   5222293500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    258400500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   5245408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10981330000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    255228000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   5222293500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    258400500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   5245408000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10981330000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.844739                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.762644                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.846936                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.762999                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.765585                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.844739                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.762644                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.846936                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.762999                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.765585                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 81725.264169                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 63454.356015                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 81643.127962                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 63662.499697                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 64225.064627                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 81725.264169                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 63454.356015                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 81643.127962                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 63662.499697                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 64225.064627                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         184877                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        20530                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          20530                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            574                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            572                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1146                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3123                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3165                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             6288                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    286458000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    290040500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    576498500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3697                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3737                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           7434                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.844739                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.846936                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.845843                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 91725.264169                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 91639.968404                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 91682.331425                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3123                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3165                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         6288                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    255228000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    258400500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    513628500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.844739                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.846936                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.845843                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 81725.264169                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 81643.127962                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 81683.921756                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1941                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1922                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3863                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           23837                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           23873                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               47710                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   2007640000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   2019579500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4027219500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25778                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25795                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51573                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.924703                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.925489                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.925096                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 84223.685867                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 84596.803921                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84410.385663                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        23837                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        23873                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           47710                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1769270000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1780849500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3550119500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.924703                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.925489                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.925096                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 74223.685867                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 74596.803921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74410.385663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         23673                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         23671                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             47344                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        58463                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        58521                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          116984                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   4037653500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   4049768500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8087422000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        82136                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        82192                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        164328                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.711783                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.712004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.711893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 69063.399073                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 69201.970233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69132.719004                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        58463                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        58521                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       116984                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   3453023500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   3464558500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6917582000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.711783                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.712004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.711893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 59063.399073                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 59201.970233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59132.719004                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             4944                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             4891                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                 9835                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  6                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data         4946                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         4895                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             9841                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.000404                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.000817                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.000610                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              6                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        55000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data       111000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       166000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.000404                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.000817                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.000610                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        27500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data        27750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 27666.666667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         6407                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6407                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6407                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6407                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       109109                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           109109                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       109109                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       109109                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2038.516589                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       433912                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     186925                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.321316                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     152.874665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       22.886919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      917.900564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       23.120133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      921.734306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.074646                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.011175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.448194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.011289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.450066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  280                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1696                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   72                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2004741                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2004741                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   145                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 30154                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   152                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 29888                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     60339                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  145                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                30154                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  152                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                29888                       # number of overall hits (Count)
system.l3.overallHits::total                    60339                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2978                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               52146                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                3013                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               52506                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  110643                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2978                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              52146                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               3013                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              52506                       # number of overall misses (Count)
system.l3.overallMisses::total                 110643                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      218429000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     3816943000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      221028000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     3843300500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         8099700500                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     218429000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    3816943000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     221028000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    3843300500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        8099700500                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3123                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             82300                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3165                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             82394                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                170982                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3123                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            82300                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3165                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            82394                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               170982                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.953570                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.633609                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.951975                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.637255                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.647103                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.953570                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.633609                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.951975                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.637255                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.647103                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73347.548690                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 73197.234687                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73358.114836                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 73197.358397                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    73205.720199                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73347.548690                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 73197.234687                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73358.114836                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 73197.358397                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   73205.720199                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                43584                       # number of writebacks (Count)
system.l3.writebacks::total                     43584                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            2978                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           52146                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            3013                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           52506                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              110643                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2978                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          52146                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           3013                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          52506                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             110643                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    170781000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2982607000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    172836000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   3003204500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     6329428500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    170781000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2982607000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    172836000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   3003204500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    6329428500                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.953570                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.633609                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.951975                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.637255                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.647103                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.953570                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.633609                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.951975                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.637255                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.647103                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57347.548690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 57197.234687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57363.425158                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 57197.358397                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 57205.864808                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57347.548690                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 57197.234687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57363.425158                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 57197.358397                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 57205.864808                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                         102970                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         3072                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           3072                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              4116                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              3962                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  8078                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           19721                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           19911                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               39632                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1438742500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1452334000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2891076500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         23837                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         23873                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             47710                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.827327                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.834038                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.830685                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72954.845089                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 72941.288735                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72948.034417                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        19721                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        19911                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           39632                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1123206500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1133758000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2256964500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.827327                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.834038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.830685                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 56954.845089                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 56941.288735                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56948.034417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           145                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         26038                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           152                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         25926                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             52261                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2978                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        32425                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         3013                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        32595                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           71011                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    218429000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   2378200500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    221028000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   2390966500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   5208624000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3123                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        58463                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3165                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        58521                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        123272                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.953570                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.554624                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.951975                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.556980                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.576051                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73347.548690                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73344.656901                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73358.114836                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73353.781255                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73349.537396                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2978                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        32425                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         3013                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        32595                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        71011                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    170781000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   1859400500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    172836000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data   1869446500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   4072464000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.953570                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.554624                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.951975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.556980                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.576051                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57347.548690                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57344.656901                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57363.425158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57353.781255                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57349.762713                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data                2                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    6                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        96076                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            96076                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        96076                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        96076                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  8026.462648                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       338950                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     111162                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       3.049153                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks      34.852577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      160.471001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     3827.496216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      162.360731                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     3841.282123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.004254                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.019589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.467224                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.019819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.468907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.979793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  184                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 2157                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4714                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 1137                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    5583530                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   5583530                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          190592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         3337344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          192832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         3360384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             7081152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       190592                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       192832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          383424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      2789376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          2789376                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            52146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             3013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            52506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               110643                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          43584                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               43584                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           26045161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          456061432                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           26351266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          459209940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              967667798                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       26045161                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       26351266                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           52396426                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        381179409                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             381179409                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        381179409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          26045161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         456061432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          26351266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         459209940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1348847207                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               71010                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         43584                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             58213                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              39632                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             39632                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          71011                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       323082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       323082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  323082                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      9870464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      9870464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9870464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             128457                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   128457    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               128457                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           437592660                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          553210000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         232492                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       104037                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             171768                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       205193                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6415                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           198814                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             9841                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            9841                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51573                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51573                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           7441                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        164328                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10587                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       333122                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        10702                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       333239                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 687650                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       440704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     10397760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       445568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     10402880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                21686912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          189137                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6149824                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            422313                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.098761                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.298405                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  380613     90.13%     90.13% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   41692      9.87%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       8      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              422313                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          342761500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5553995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         164555077                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5613490                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         164624107                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        454475                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       231132                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           41679                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        41671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             123271                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       139660                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           134345                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq                6                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               6                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             47710                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            47710                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        123272                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       513010                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     17091648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          102970                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   2789376                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            273958                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.015524                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.123626                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  269705     98.45%     98.45% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    4253      1.55%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              273958                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   7317751000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          267087500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         256474500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        342023                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       171049                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            4253                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         4253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
