[INF:CM0023] Creating log file ../../build/regression/StructArrayNet/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<129> s<128> l<1:1> el<1:0>
n<> u<2> t<Package> p<36> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<36> s<18> l<1:9> el<1:12>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
n<N> u<7> t<StringConst> p<14> s<13> l<2:17> el<2:18>
n<32> u<8> t<IntConst> p<9> l<2:19> el<2:21>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:19> el<2:21>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:19> el<2:21>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:19> el<2:21>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:19> el<2:21>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:19> el<2:21>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:17> el<2:21>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:17> el<2:21>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:21>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:3> el<2:22>
n<> u<18> t<Package_item> p<36> c<17> s<34> l<2:3> el<2:22>
n<> u<19> t<Struct_keyword> p<20> l<3:12> el<3:18>
n<> u<20> t<Struct_union> p<29> c<19> s<21> l<3:12> el<3:18>
n<> u<21> t<Packed_keyword> p<29> s<28> l<3:19> el<3:25>
n<> u<22> t<IntVec_TypeLogic> p<23> l<3:28> el<3:33>
n<> u<23> t<Data_type> p<24> c<22> l<3:28> el<3:33>
n<> u<24> t<Data_type_or_void> p<28> c<23> s<27> l<3:28> el<3:33>
n<x> u<25> t<StringConst> p<26> l<3:34> el<3:35>
n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<3:34> el<3:35>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<3:34> el<3:35>
n<> u<28> t<Struct_union_member> p<29> c<24> l<3:28> el<3:36>
n<> u<29> t<Data_type> p<31> c<20> s<30> l<3:12> el<3:38>
n<Struct> u<30> t<StringConst> p<31> l<3:39> el<3:45>
n<> u<31> t<Type_declaration> p<32> c<29> l<3:4> el<3:46>
n<> u<32> t<Data_declaration> p<33> c<31> l<3:4> el<3:46>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<3:4> el<3:46>
n<> u<34> t<Package_item> p<36> c<33> s<35> l<3:4> el<3:46>
n<> u<35> t<Endpackage> p<36> l<4:1> el<4:11>
n<> u<36> t<Package_declaration> p<37> c<2> l<1:1> el<4:11>
n<> u<37> t<Description> p<128> c<36> s<54> l<1:1> el<4:11>
n<> u<38> t<Module_keyword> p<52> s<39> l<6:1> el<6:7>
n<mod> u<39> t<StringConst> p<52> s<51> l<6:8> el<6:11>
n<> u<40> t<PortDir_Inp> p<48> s<47> l<6:12> el<6:17>
n<pkg> u<41> t<StringConst> p<42> l<6:18> el<6:21>
n<> u<42> t<Class_type> p<43> c<41> l<6:18> el<6:21>
n<> u<43> t<Class_scope> p<45> c<42> s<44> l<6:18> el<6:23>
n<Struct> u<44> t<StringConst> p<45> l<6:23> el<6:29>
n<> u<45> t<Data_type> p<46> c<43> l<6:18> el<6:29>
n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<6:18> el<6:29>
n<> u<47> t<Net_port_type> p<48> c<46> l<6:18> el<6:29>
n<> u<48> t<Net_port_header> p<50> c<40> s<49> l<6:12> el<6:29>
n<struct_i> u<49> t<StringConst> p<50> l<6:30> el<6:38>
n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<6:12> el<6:38>
n<> u<51> t<List_of_port_declarations> p<52> c<50> l<6:11> el<6:39>
n<> u<52> t<Module_ansi_header> p<53> c<38> l<6:1> el<6:40>
n<> u<53> t<Module_declaration> p<54> c<52> l<6:1> el<7:10>
n<> u<54> t<Description> p<128> c<53> s<57> l<6:1> el<7:10>
n<> u<55> t<Package_or_generate_item_declaration> p<56> l<7:10> el<7:11>
n<> u<56> t<Package_item> p<57> c<55> l<7:10> el<7:11>
n<> u<57> t<Description> p<128> c<56> s<127> l<7:10> el<7:11>
n<> u<58> t<Module_keyword> p<69> s<59> l<9:1> el<9:7>
n<dut> u<59> t<StringConst> p<69> s<68> l<9:8> el<9:11>
n<> u<60> t<PortDir_Inp> p<65> s<64> l<9:12> el<9:17>
n<> u<61> t<IntegerAtomType_Int> p<62> l<9:18> el<9:21>
n<> u<62> t<Data_type> p<63> c<61> l<9:18> el<9:21>
n<> u<63> t<Data_type_or_implicit> p<64> c<62> l<9:18> el<9:21>
n<> u<64> t<Net_port_type> p<65> c<63> l<9:18> el<9:21>
n<> u<65> t<Net_port_header> p<67> c<60> s<66> l<9:12> el<9:21>
n<sel> u<66> t<StringConst> p<67> l<9:22> el<9:25>
n<> u<67> t<Ansi_port_declaration> p<68> c<65> l<9:12> el<9:25>
n<> u<68> t<List_of_port_declarations> p<69> c<67> l<9:11> el<9:26>
n<> u<69> t<Module_ansi_header> p<126> c<58> s<103> l<9:1> el<9:27>
n<pkg> u<70> t<StringConst> p<71> l<10:4> el<10:7>
n<> u<71> t<Class_type> p<72> c<70> l<10:4> el<10:7>
n<> u<72> t<Class_scope> p<93> c<71> s<73> l<10:4> el<10:9>
n<Struct> u<73> t<StringConst> p<93> s<92> l<10:9> el<10:15>
n<pkg> u<74> t<StringConst> p<75> l<10:17> el<10:20>
n<> u<75> t<Package_scope> p<79> c<74> s<76> l<10:17> el<10:22>
n<N> u<76> t<StringConst> p<79> s<78> l<10:22> el<10:23>
n<> u<77> t<Constant_bit_select> p<78> l<10:23> el<10:23>
n<> u<78> t<Constant_select> p<79> c<77> l<10:23> el<10:23>
n<> u<79> t<Constant_primary> p<80> c<75> l<10:17> el<10:23>
n<> u<80> t<Constant_expression> p<86> c<79> s<85> l<10:17> el<10:23>
n<1> u<81> t<IntConst> p<82> l<10:24> el<10:25>
n<> u<82> t<Primary_literal> p<83> c<81> l<10:24> el<10:25>
n<> u<83> t<Constant_primary> p<84> c<82> l<10:24> el<10:25>
n<> u<84> t<Constant_expression> p<86> c<83> l<10:24> el<10:25>
n<> u<85> t<BinOp_Minus> p<86> s<84> l<10:23> el<10:24>
n<> u<86> t<Constant_expression> p<91> c<80> s<90> l<10:17> el<10:25>
n<0> u<87> t<IntConst> p<88> l<10:26> el<10:27>
n<> u<88> t<Primary_literal> p<89> c<87> l<10:26> el<10:27>
n<> u<89> t<Constant_primary> p<90> c<88> l<10:26> el<10:27>
n<> u<90> t<Constant_expression> p<91> c<89> l<10:26> el<10:27>
n<> u<91> t<Constant_range> p<92> c<86> l<10:17> el<10:27>
n<> u<92> t<Packed_dimension> p<93> c<91> l<10:16> el<10:28>
n<> u<93> t<Data_type> p<97> c<72> s<96> l<10:4> el<10:28>
n<struct_array> u<94> t<StringConst> p<95> l<10:32> el<10:44>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<10:32> el<10:44>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<10:32> el<10:44>
n<> u<97> t<Variable_declaration> p<98> c<93> l<10:4> el<10:45>
n<> u<98> t<Data_declaration> p<99> c<97> l<10:4> el<10:45>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<10:4> el<10:45>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<10:4> el<10:45>
n<> u<101> t<Module_common_item> p<102> c<100> l<10:4> el<10:45>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<10:4> el<10:45>
n<> u<103> t<Non_port_module_item> p<126> c<102> s<125> l<10:4> el<10:45>
n<mod> u<104> t<StringConst> p<123> s<122> l<12:4> el<12:7>
n<m> u<105> t<StringConst> p<106> l<12:8> el<12:9>
n<> u<106> t<Name_of_instance> p<122> c<105> s<121> l<12:8> el<12:9>
n<struct_i> u<107> t<StringConst> p<120> s<118> l<12:11> el<12:19>
n<struct_array> u<108> t<StringConst> p<115> s<114> l<12:20> el<12:32>
n<sel> u<109> t<StringConst> p<110> l<12:33> el<12:36>
n<> u<110> t<Primary_literal> p<111> c<109> l<12:33> el<12:36>
n<> u<111> t<Primary> p<112> c<110> l<12:33> el<12:36>
n<> u<112> t<Expression> p<113> c<111> l<12:33> el<12:36>
n<> u<113> t<Bit_select> p<114> c<112> l<12:32> el<12:37>
n<> u<114> t<Select> p<115> c<113> l<12:32> el<12:37>
n<> u<115> t<Complex_func_call> p<116> c<108> l<12:20> el<12:37>
n<> u<116> t<Primary> p<117> c<115> l<12:20> el<12:37>
n<> u<117> t<Expression> p<120> c<116> s<119> l<12:20> el<12:37>
n<> u<118> t<OpenParens> p<120> s<117> l<12:19> el<12:20>
n<> u<119> t<CloseParens> p<120> l<12:37> el<12:38>
n<> u<120> t<Named_port_connection> p<121> c<107> l<12:10> el<12:38>
n<> u<121> t<List_of_port_connections> p<122> c<120> l<12:10> el<12:38>
n<> u<122> t<Hierarchical_instance> p<123> c<106> l<12:8> el<12:39>
n<> u<123> t<Module_instantiation> p<124> c<104> l<12:4> el<12:40>
n<> u<124> t<Module_or_generate_item> p<125> c<123> l<12:4> el<12:40>
n<> u<125> t<Non_port_module_item> p<126> c<124> l<12:4> el<12:40>
n<> u<126> t<Module_declaration> p<127> c<69> l<9:1> el<13:10>
n<> u<127> t<Description> p<128> c<126> l<9:1> el<13:10>
n<> u<128> t<Source_text> p<129> c<37> l<1:1> el<13:10>
n<> u<129> t<Top_level_rule> c<1> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg".

[WRN:PA0205] dut.sv:6:1: No timescale set for "mod".

[WRN:PA0205] dut.sv:9:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg".

[INF:CP0303] dut.sv:9:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6:1: Compile module "work@mod".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StructArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StructArrayNet/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StructArrayNet/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:pkg::N
      |vpiInstance:
      \_package: (pkg), file:
      |vpiParent:
      \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
      |vpiSigned:1
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiSigned:1
    |vpiName:N
    |vpiFullName:pkg::N
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:21, parent:pkg::
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiRhs:
    \_constant: , line:2:19, endln:2:21
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:pkg::N
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
    |vpiName:pkg::Struct
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:34, endln:3:35, parent:pkg::Struct
      |vpiParent:
      \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:28, endln:3:33
        |vpiInstance:
        \_package: (pkg), file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:28
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:33
  |vpiDefName:pkg
  |vpiParent:
  \_design: (work@dut)
|uhdmtopPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:pkg::N
      |vpiInstance:
      \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
      |vpiParent:
      \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
      |vpiSigned:1
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiSigned:1
    |vpiName:N
    |vpiFullName:pkg::N
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:21, parent:pkg::
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiRhs:
    \_constant: , line:2:19, endln:2:21
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:pkg::N
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pkg::N), line:2:17, endln:2:18, parent:pkg::
  |vpiTypedef:
  \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
    |vpiName:pkg::Struct
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiParent:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (x), line:3:34, endln:3:35, parent:pkg::Struct
      |vpiParent:
      \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
      |vpiName:x
      |vpiTypespec:
      \_logic_typespec: , line:3:28, endln:3:33
        |vpiInstance:
        \_package: pkg (pkg::) dut.sv:1:1: , endln:4:11, parent:work@dut
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:28
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:33
  |vpiDefName:pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@dut)
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.sel), line:9:22, endln:9:25, parent:work@dut
    |vpiName:sel
    |vpiFullName:work@dut.sel
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.struct_array), line:10:32, endln:10:44, parent:work@dut
    |vpiName:struct_array
    |vpiFullName:work@dut.struct_array
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (sel), line:9:22, endln:9:25, parent:work@dut
    |vpiName:sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.sel), line:9:22, endln:9:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10, parent:work@dut
|uhdmallModules:
\_module: work@mod (work@mod) dut.sv:6:1: , endln:7:10, parent:work@dut
  |vpiFullName:work@mod
  |vpiDefName:work@mod
  |vpiNet:
  \_logic_net: (work@mod.struct_i), line:6:30, endln:6:38, parent:work@mod
    |vpiName:struct_i
    |vpiFullName:work@mod.struct_i
    |vpiNetType:1
    |vpiParent:
    \_module: work@mod (work@mod) dut.sv:6:1: , endln:7:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (struct_i), line:6:30, endln:6:38, parent:work@mod
    |vpiName:struct_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mod.struct_i), line:6:30, endln:6:38, parent:work@mod
    |vpiParent:
    \_module: work@mod (work@mod) dut.sv:6:1: , endln:7:10, parent:work@dut
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
  |vpiName:work@dut
  |vpiVariables:
  \_int_var: (work@dut.sel), line:9:22, endln:9:25, parent:work@dut
    |vpiTypespec:
    \_int_typespec: , line:9:18, endln:9:21
      |vpiSigned:1
    |vpiName:sel
    |vpiFullName:work@dut.sel
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_packed_array_net: (work@dut.struct_array), line:10:32, endln:10:44, parent:work@dut
    |vpiName:struct_array
    |vpiFullName:work@dut.struct_array
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
    |vpiRange:
    \_range: , line:10:17, endln:10:27
      |vpiLeftRange:
      \_constant: , line:10:17, endln:10:23
        |vpiDecompile:31
        |vpiSize:64
        |INT:31
        |vpiParent:
        \_range: , line:10:17, endln:10:27
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:10:26, endln:10:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , line:10:17, endln:10:27
        |vpiConstType:9
    |vpiElement:
    \_struct_net: (struct_array)
      |vpiTypespec:
      \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
      |vpiName:struct_array
  |vpiTopModule:1
  |vpiPort:
  \_port: (sel), line:9:22, endln:9:25, parent:work@dut
    |vpiName:sel
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.sel), line:9:22, endln:9:25, parent:sel
      |vpiParent:
      \_port: (sel), line:9:22, endln:9:25, parent:work@dut
      |vpiName:sel
      |vpiFullName:work@dut.sel
      |vpiActual:
      \_int_var: (work@dut.sel), line:9:22, endln:9:25, parent:work@dut
    |vpiTypedef:
    \_int_typespec: , line:9:18, endln:9:21
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
  |vpiModule:
  \_module: work@mod (work@dut.m) dut.sv:12:4: , endln:12:40, parent:work@dut
    |vpiName:m
    |vpiFullName:work@dut.m
    |vpiDefName:work@mod
    |vpiDefFile:dut.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_struct_net: (work@dut.m.struct_i), line:6:30, endln:6:38, parent:work@dut.m
      |vpiTypespec:
      \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
      |vpiName:struct_i
      |vpiFullName:work@dut.m.struct_i
      |vpiNetType:1
      |vpiParent:
      \_module: work@mod (work@dut.m) dut.sv:12:4: , endln:12:40, parent:work@dut
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:9:1: , endln:13:10
    |vpiPort:
    \_port: (struct_i), line:6:30, endln:6:38, parent:work@dut.m
      |vpiName:struct_i
      |vpiDirection:1
      |vpiHighConn:
      \_bit_select: (struct_array), line:12:20, endln:12:37, parent:struct_array
        |vpiParent:
        \_ref_obj: (struct_array)
          |vpiName:struct_array
        |vpiName:struct_array
        |vpiIndex:
        \_ref_obj: (struct_array.sel), line:12:33, endln:12:36, parent:struct_array
          |vpiParent:
          \_bit_select: (struct_array), line:12:20, endln:12:37, parent:struct_array
          |vpiName:sel
          |vpiFullName:struct_array.sel
          |vpiActual:
          \_int_var: (work@dut.sel), line:9:22, endln:9:25, parent:work@dut
      |vpiLowConn:
      \_ref_obj: (work@dut.m.struct_i), line:12:11, endln:12:19, parent:struct_i
        |vpiParent:
        \_port: (struct_i), line:6:30, endln:6:38, parent:work@dut.m
        |vpiName:struct_i
        |vpiFullName:work@dut.m.struct_i
        |vpiActual:
        \_struct_net: (work@dut.m.struct_i), line:6:30, endln:6:38, parent:work@dut.m
      |vpiTypedef:
      \_struct_typespec: (pkg::Struct), line:3:12, endln:3:18, parent:pkg::
      |vpiInstance:
      \_module: work@mod (work@dut.m) dut.sv:12:4: , endln:12:40, parent:work@dut
      |vpiParent:
      \_module: work@mod (work@dut.m) dut.sv:12:4: , endln:12:40, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StructArrayNet/dut.sv | ${SURELOG_DIR}/build/regression/StructArrayNet/roundtrip/dut_000.sv | 6 | 13 | 

