Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  1 02:52:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : or1200_flat
| Device       : xcvu080-ffvd1924
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mac_op_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mac_op_r3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.081ns (45.763%)  route 0.096ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.190ns (routing 0.676ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.766ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y238        net (fo=683, routed)         1.190     1.626    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y238        FDRE (Prop_FDRE_C_Q)         0.081     1.707    or1200_mult_mac/mac_op_r2_reg[1]/Q
    SLICE_X83Y240        net (fo=2, unset)            0.096     1.803    or1200_mult_mac/mac_op_r2[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y240        net (fo=683, routed)         1.395     2.085    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.344     1.741    
    SLICE_X83Y240        FDRE (Hold_FDRE_C_D)         0.078     1.819    or1200_mult_mac/mac_op_r3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_operandmuxes/operand_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.095ns (47.264%)  route 0.106ns (52.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.192ns (routing 0.676ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.766ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X79Y238        net (fo=683, routed)         1.192     1.628    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y238        FDRE (Prop_FDRE_C_Q)         0.080     1.708    or1200_wbmux/muxreg_reg[3]/Q
    SLICE_X79Y241        net (fo=2, unset)            0.106     1.814    or1200_ctrl/I184[3]
    SLICE_X79Y241        LUT6 (Prop_LUT6_I0_O)        0.015     1.829    or1200_ctrl/operand_b[3]_i_1/O
    SLICE_X79Y241        net (fo=1, routed)           0.000     1.829    or1200_operandmuxes/I29[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X79Y241        net (fo=683, routed)         1.394     2.084    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.344     1.740    
    SLICE_X79Y241        FDRE (Hold_FDRE_C_D)         0.074     1.814    or1200_operandmuxes/operand_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 or1200_ctrl/rfwb_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_wbmux/muxreg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.185ns (routing 0.676ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.766ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X82Y235        net (fo=683, routed)         1.185     1.621    or1200_ctrl/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235        FDRE (Prop_FDRE_C_Q)         0.081     1.702    or1200_ctrl/rfwb_op_reg[1]/Q
    SLICE_X81Y235        net (fo=55, unset)           0.067     1.769    or1200_ctrl/rfwb_op[1]
    SLICE_X81Y235        LUT6 (Prop_LUT6_I3_O)        0.015     1.784    or1200_ctrl/rf_dataw_OBUF[29]_inst_i_1/O
    SLICE_X81Y235        net (fo=4, routed)           0.000     1.784    or1200_wbmux/D[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X81Y235        net (fo=683, routed)         1.375     2.065    or1200_wbmux/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.687    
    SLICE_X81Y235        FDRE (Hold_FDRE_C_D)         0.078     1.765    or1200_wbmux/muxreg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.096ns (56.140%)  route 0.075ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.166ns (routing 0.676ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.766ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X72Y230        net (fo=683, routed)         1.166     1.602    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y230        FDRE (Prop_FDRE_C_Q)         0.081     1.683    or1200_except/wb_pc_reg[11]/Q
    SLICE_X73Y230        net (fo=1, unset)            0.075     1.758    or1200_except/n_0_wb_pc_reg[11]
    SLICE_X73Y230        LUT5 (Prop_LUT5_I3_O)        0.015     1.773    or1200_except/epcr[11]_i_1/O
    SLICE_X73Y230        net (fo=1, routed)           0.000     1.773    or1200_except/n_0_epcr[11]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X73Y230        net (fo=683, routed)         1.368     2.058    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.680    
    SLICE_X73Y230        FDRE (Hold_FDRE_C_D)         0.074     1.754    or1200_except/epcr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 or1200_ctrl/rfwb_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_wbmux/muxreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.185ns (routing 0.676ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.766ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X82Y235        net (fo=683, routed)         1.185     1.621    or1200_ctrl/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235        FDRE (Prop_FDRE_C_Q)         0.081     1.702    or1200_ctrl/rfwb_op_reg[1]/Q
    SLICE_X81Y235        net (fo=55, unset)           0.067     1.769    or1200_ctrl/rfwb_op[1]
    SLICE_X81Y235        LUT6 (Prop_LUT6_I3_O)        0.015     1.784    or1200_ctrl/rf_dataw_OBUF[28]_inst_i_1/O
    SLICE_X81Y235        net (fo=4, routed)           0.000     1.784    or1200_wbmux/D[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X81Y235        net (fo=683, routed)         1.375     2.065    or1200_wbmux/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.687    
    SLICE_X81Y235        FDRE (Hold_FDRE_C_D)         0.075     1.762    or1200_wbmux/muxreg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_operandmuxes/operand_b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.095ns (57.229%)  route 0.071ns (42.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.188ns (routing 0.676ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.766ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X81Y235        net (fo=683, routed)         1.188     1.624    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y235        FDRE (Prop_FDRE_C_Q)         0.080     1.704    or1200_wbmux/muxreg_reg[27]/Q
    SLICE_X79Y235        net (fo=2, unset)            0.071     1.775    or1200_ctrl/I184[27]
    SLICE_X79Y235        LUT6 (Prop_LUT6_I0_O)        0.015     1.790    or1200_ctrl/operand_b[27]_i_1/O
    SLICE_X79Y235        net (fo=1, routed)           0.000     1.790    or1200_operandmuxes/I29[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X79Y235        net (fo=683, routed)         1.381     2.071    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.693    
    SLICE_X79Y235        FDRE (Hold_FDRE_C_D)         0.074     1.767    or1200_operandmuxes/operand_b_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.180ns (routing 0.676ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.766ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X76Y234        net (fo=683, routed)         1.180     1.616    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y234        FDRE (Prop_FDRE_C_Q)         0.081     1.697    or1200_except/wb_pc_reg[13]/Q
    SLICE_X75Y234        net (fo=1, unset)            0.067     1.764    or1200_except/n_0_wb_pc_reg[13]
    SLICE_X75Y234        LUT5 (Prop_LUT5_I3_O)        0.015     1.779    or1200_except/epcr[13]_i_1/O
    SLICE_X75Y234        net (fo=1, routed)           0.000     1.779    or1200_except/n_0_epcr[13]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X75Y234        net (fo=683, routed)         1.370     2.060    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.682    
    SLICE_X75Y234        FDRE (Hold_FDRE_C_D)         0.074     1.756    or1200_except/epcr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.096ns (56.140%)  route 0.075ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.208ns (routing 0.676ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.766ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X81Y248        net (fo=683, routed)         1.208     1.644    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y248        FDRE (Prop_FDRE_C_Q)         0.081     1.725    or1200_mult_mac/mul_prod_r_reg[41]/Q
    SLICE_X82Y248        net (fo=5, unset)            0.075     1.800    or1200_mult_mac/p_0_in1_in[9]
    SLICE_X82Y248        LUT6 (Prop_LUT6_I0_O)        0.015     1.815    or1200_mult_mac/mul_prod_r[42]_i_1/O
    SLICE_X82Y248        net (fo=1, routed)           0.000     1.815    or1200_mult_mac/n_0_mul_prod_r[42]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X82Y248        net (fo=683, routed)         1.401     2.091    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.381     1.710    
    SLICE_X82Y248        FDRE (Hold_FDRE_C_D)         0.074     1.784    or1200_mult_mac/mul_prod_r_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.095ns (57.927%)  route 0.069ns (42.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.183ns (routing 0.676ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.766ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X76Y230        net (fo=683, routed)         1.183     1.619    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y230        FDRE (Prop_FDRE_C_Q)         0.080     1.699    or1200_except/wb_pc_reg[24]/Q
    SLICE_X75Y230        net (fo=1, unset)            0.069     1.768    or1200_except/n_0_wb_pc_reg[24]
    SLICE_X75Y230        LUT5 (Prop_LUT5_I3_O)        0.015     1.783    or1200_except/epcr[24]_i_1/O
    SLICE_X75Y230        net (fo=1, routed)           0.000     1.783    or1200_except/n_0_epcr[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X75Y230        net (fo=683, routed)         1.359     2.049    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.671    
    SLICE_X75Y230        FDRE (Hold_FDRE_C_D)         0.077     1.748    or1200_except/epcr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 or1200_if/saved_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/id_insn_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      1.162ns (routing 0.676ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.766ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X68Y234        net (fo=683, routed)         1.162     1.598    or1200_if/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y234        FDRE (Prop_FDRE_C_Q)         0.081     1.679    or1200_if/saved_reg/Q
    SLICE_X69Y234        net (fo=102, unset)          0.086     1.765    or1200_if/O1
    SLICE_X69Y234        LUT5 (Prop_LUT5_I2_O)        0.015     1.780    or1200_if/id_insn[31]_i_3/O
    SLICE_X69Y234        net (fo=5, routed)           0.000     1.780    or1200_ctrl/if_insn[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X69Y234        net (fo=683, routed)         1.355     2.045    or1200_ctrl/clk_IBUF_BUFG
                         clock pessimism             -0.378     1.667    
    SLICE_X69Y234        FDRE (Hold_FDRE_C_D)         0.074     1.741    or1200_ctrl/id_insn_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_operandmuxes/operand_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.096ns (53.933%)  route 0.082ns (46.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.206ns (routing 0.676ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.766ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X75Y240        net (fo=683, routed)         1.206     1.642    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDRE (Prop_FDRE_C_Q)         0.081     1.723    or1200_wbmux/muxreg_reg[22]/Q
    SLICE_X75Y238        net (fo=2, unset)            0.082     1.805    or1200_ctrl/I184[22]
    SLICE_X75Y238        LUT6 (Prop_LUT6_I0_O)        0.015     1.820    or1200_ctrl/operand_b[22]_i_1/O
    SLICE_X75Y238        net (fo=1, routed)           0.000     1.820    or1200_operandmuxes/I29[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X75Y238        net (fo=683, routed)         1.361     2.051    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.344     1.707    
    SLICE_X75Y238        FDRE (Hold_FDRE_C_D)         0.073     1.780    or1200_operandmuxes/operand_b_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.096ns (47.761%)  route 0.105ns (52.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.212ns (routing 0.676ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.766ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X79Y240        net (fo=683, routed)         1.212     1.648    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y240        FDRE (Prop_FDRE_C_Q)         0.081     1.729    or1200_wbmux/muxreg_reg[8]/Q
    SLICE_X79Y239        net (fo=2, unset)            0.105     1.834    or1200_ctrl/I184[8]
    SLICE_X79Y239        LUT5 (Prop_LUT5_I3_O)        0.015     1.849    or1200_ctrl/operand_a[8]_i_1/O
    SLICE_X79Y239        net (fo=1, routed)           0.000     1.849    or1200_operandmuxes/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X79Y239        net (fo=683, routed)         1.382     2.072    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.344     1.728    
    SLICE_X79Y239        FDRE (Hold_FDRE_C_D)         0.075     1.803    or1200_operandmuxes/operand_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.095ns (76.613%)  route 0.029ns (23.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.214ns (routing 0.676ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.766ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y245        net (fo=683, routed)         1.214     1.650    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y245        FDRE (Prop_FDRE_C_Q)         0.080     1.730    or1200_mult_mac/mul_prod_r_reg[25]/Q
    SLICE_X83Y245        net (fo=9, unset)            0.029     1.759    or1200_mult_mac/O25
    SLICE_X83Y245        LUT5 (Prop_LUT5_I0_O)        0.015     1.774    or1200_mult_mac/mul_prod_r[26]_i_1/O
    SLICE_X83Y245        net (fo=1, routed)           0.000     1.774    or1200_mult_mac/n_0_mul_prod_r[26]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y245        net (fo=683, routed)         1.402     2.092    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.442     1.650    
    SLICE_X83Y245        FDRE (Hold_FDRE_C_D)         0.075     1.725    or1200_mult_mac/mul_prod_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.095ns (76.613%)  route 0.029ns (23.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      1.210ns (routing 0.676ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.766ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.210     1.646    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y244        FDRE (Prop_FDRE_C_Q)         0.080     1.726    or1200_mult_mac/mul_prod_r_reg[18]/Q
    SLICE_X83Y244        net (fo=10, unset)           0.029     1.755    or1200_mult_mac/O21
    SLICE_X83Y244        LUT5 (Prop_LUT5_I0_O)        0.015     1.770    or1200_mult_mac/mul_prod_r[19]_i_1/O
    SLICE_X83Y244        net (fo=1, routed)           0.000     1.770    or1200_mult_mac/n_0_mul_prod_r[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.394     2.084    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.438     1.646    
    SLICE_X83Y244        FDRE (Hold_FDRE_C_D)         0.075     1.721    or1200_mult_mac/mul_prod_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.096ns (76.190%)  route 0.030ns (23.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Net Delay (Source):      1.210ns (routing 0.676ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.766ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.210     1.646    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y244        FDRE (Prop_FDRE_C_Q)         0.081     1.727    or1200_mult_mac/mul_prod_r_reg[21]/Q
    SLICE_X83Y244        net (fo=6, unset)            0.030     1.757    or1200_mult_mac/O24
    SLICE_X83Y244        LUT5 (Prop_LUT5_I0_O)        0.015     1.772    or1200_mult_mac/mul_prod_r[22]_i_1/O
    SLICE_X83Y244        net (fo=1, routed)           0.000     1.772    or1200_mult_mac/n_0_mul_prod_r[22]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.394     2.084    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.438     1.646    
    SLICE_X83Y244        FDRE (Hold_FDRE_C_D)         0.077     1.723    or1200_mult_mac/mul_prod_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_sprs/sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_sprs/sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.191ns (routing 0.676ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.766ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X78Y239        net (fo=683, routed)         1.191     1.627    or1200_sprs/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y239        FDRE (Prop_FDRE_C_Q)         0.081     1.708    or1200_sprs/sr_reg[10]/Q
    SLICE_X78Y239        net (fo=4, unset)            0.028     1.736    or1200_ctrl/I3[8]
    SLICE_X78Y239        LUT6 (Prop_LUT6_I2_O)        0.015     1.751    or1200_ctrl/sr[10]_i_1/O
    SLICE_X78Y239        net (fo=2, routed)           0.000     1.751    or1200_sprs/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X78Y239        net (fo=683, routed)         1.380     2.070    or1200_sprs/clk_IBUF_BUFG
                         clock pessimism             -0.443     1.627    
    SLICE_X78Y239        FDRE (Hold_FDRE_C_D)         0.075     1.702    or1200_sprs/sr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.210ns (routing 0.676ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.766ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y249        net (fo=683, routed)         1.210     1.646    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y249        FDRE (Prop_FDRE_C_Q)         0.081     1.727    or1200_mult_mac/mul_prod_r_reg[55]/Q
    SLICE_X83Y249        net (fo=5, unset)            0.028     1.755    or1200_mult_mac/p_0_in1_in[23]
    SLICE_X83Y249        LUT6 (Prop_LUT6_I0_O)        0.015     1.770    or1200_mult_mac/mul_prod_r[56]_i_1/O
    SLICE_X83Y249        net (fo=1, routed)           0.000     1.770    or1200_mult_mac/n_0_mul_prod_r[56]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y249        net (fo=683, routed)         1.395     2.085    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.439     1.646    
    SLICE_X83Y249        FDRE (Hold_FDRE_C_D)         0.075     1.721    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      1.207ns (routing 0.676ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.766ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y243        net (fo=683, routed)         1.207     1.643    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y243        FDRE (Prop_FDRE_C_Q)         0.081     1.724    or1200_mult_mac/mul_prod_r_reg[11]/Q
    SLICE_X83Y243        net (fo=6, unset)            0.028     1.752    or1200_mult_mac/O14
    SLICE_X83Y243        LUT5 (Prop_LUT5_I0_O)        0.015     1.767    or1200_mult_mac/mul_prod_r[12]_i_1/O
    SLICE_X83Y243        net (fo=1, routed)           0.000     1.767    or1200_mult_mac/n_0_mul_prod_r[12]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y243        net (fo=683, routed)         1.388     2.078    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.435     1.643    
    SLICE_X83Y243        FDRE (Hold_FDRE_C_D)         0.074     1.717    or1200_mult_mac/mul_prod_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.181ns (routing 0.676ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.766ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X71Y237        net (fo=683, routed)         1.181     1.617    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_FDRE_C_Q)         0.081     1.698    or1200_except/FSM_sequential_state_reg[1]/Q
    SLICE_X71Y237        net (fo=11, unset)           0.028     1.726    or1200_except/state[1]
    SLICE_X71Y237        LUT3 (Prop_LUT3_I2_O)        0.015     1.741    or1200_except/FSM_sequential_state[2]_i_2/O
    SLICE_X71Y237        net (fo=1, routed)           0.000     1.741    or1200_except/n_0_FSM_sequential_state[2]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X71Y237        net (fo=683, routed)         1.369     2.059    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.442     1.617    
    SLICE_X71Y237        FDRE (Hold_FDRE_C_D)         0.074     1.691    or1200_except/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 or1200_except/eear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/eear_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Net Delay (Source):      1.196ns (routing 0.676ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.766ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X74Y240        net (fo=683, routed)         1.196     1.632    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y240        FDRE (Prop_FDRE_C_Q)         0.081     1.713    or1200_except/eear_reg[0]/Q
    SLICE_X74Y240        net (fo=2, unset)            0.028     1.741    or1200_ctrl/eear[0]
    SLICE_X74Y240        LUT5 (Prop_LUT5_I4_O)        0.015     1.756    or1200_ctrl/eear[0]_i_1/O
    SLICE_X74Y240        net (fo=1, routed)           0.000     1.756    or1200_except/I1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X74Y240        net (fo=683, routed)         1.376     2.066    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.434     1.632    
    SLICE_X74Y240        FDRE (Hold_FDRE_C_D)         0.074     1.706    or1200_except/eear_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.096ns (77.419%)  route 0.028ns (22.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.211ns (routing 0.676ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.766ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.211     1.647    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y244        FDRE (Prop_FDRE_C_Q)         0.081     1.728    or1200_mult_mac/mul_prod_r_reg[16]/Q
    SLICE_X83Y244        net (fo=6, unset)            0.028     1.756    or1200_mult_mac/O19
    SLICE_X83Y244        LUT5 (Prop_LUT5_I0_O)        0.015     1.771    or1200_mult_mac/mul_prod_r[17]_i_1/O
    SLICE_X83Y244        net (fo=1, routed)           0.000     1.771    or1200_mult_mac/n_0_mul_prod_r[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y244        net (fo=683, routed)         1.396     2.086    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.439     1.647    
    SLICE_X83Y244        FDRE (Hold_FDRE_C_D)         0.074     1.721    or1200_mult_mac/mul_prod_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.097ns (76.984%)  route 0.029ns (23.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.181ns (routing 0.676ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.766ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X71Y237        net (fo=683, routed)         1.181     1.617    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_FDRE_C_Q)         0.081     1.698    or1200_except/FSM_sequential_state_reg[0]/Q
    SLICE_X71Y237        net (fo=10, unset)           0.029     1.727    or1200_except/state[0]
    SLICE_X71Y237        LUT3 (Prop_LUT3_I2_O)        0.016     1.743    or1200_except/FSM_sequential_state[0]_i_1/O
    SLICE_X71Y237        net (fo=1, routed)           0.000     1.743    or1200_except/n_0_FSM_sequential_state[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X71Y237        net (fo=683, routed)         1.369     2.059    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.442     1.617    
    SLICE_X71Y237        FDRE (Hold_FDRE_C_D)         0.075     1.692    or1200_except/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Net Delay (Source):      1.190ns (routing 0.676ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.766ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X79Y236        net (fo=683, routed)         1.190     1.626    or1200_wbmux/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y236        FDRE (Prop_FDRE_C_Q)         0.081     1.707    or1200_wbmux/muxreg_reg[6]/Q
    SLICE_X79Y237        net (fo=2, unset)            0.069     1.776    or1200_ctrl/I184[6]
    SLICE_X79Y237        LUT5 (Prop_LUT5_I3_O)        0.015     1.791    or1200_ctrl/operand_a[6]_i_1/O
    SLICE_X79Y237        net (fo=1, routed)           0.000     1.791    or1200_operandmuxes/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X79Y237        net (fo=683, routed)         1.380     2.070    or1200_operandmuxes/clk_IBUF_BUFG
                         clock pessimism             -0.407     1.663    
    SLICE_X79Y237        FDRE (Hold_FDRE_C_D)         0.077     1.740    or1200_operandmuxes/operand_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_except/extend_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/extend_flush_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.095ns (76.000%)  route 0.030ns (24.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.179ns (routing 0.676ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.766ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X72Y237        net (fo=683, routed)         1.179     1.615    or1200_except/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y237        FDRE (Prop_FDRE_C_Q)         0.080     1.695    or1200_except/extend_flush_reg/Q
    SLICE_X72Y237        net (fo=53, unset)           0.030     1.725    or1200_except/extend_flush
    SLICE_X72Y237        LUT6 (Prop_LUT6_I5_O)        0.015     1.740    or1200_except/extend_flush_i_1/O
    SLICE_X72Y237        net (fo=1, routed)           0.000     1.740    or1200_except/n_0_extend_flush_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X72Y237        net (fo=683, routed)         1.367     2.057    or1200_except/clk_IBUF_BUFG
                         clock pessimism             -0.442     1.615    
    SLICE_X72Y237        FDRE (Hold_FDRE_C_D)         0.073     1.688    or1200_except/extend_flush_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_freeze/flushpipe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_freeze/flushpipe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.095ns (76.000%)  route 0.030ns (24.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Net Delay (Source):      1.169ns (routing 0.676ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.766ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X70Y238        net (fo=683, routed)         1.169     1.605    or1200_freeze/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y238        FDRE (Prop_FDRE_C_Q)         0.080     1.685    or1200_freeze/flushpipe_r_reg/Q
    SLICE_X70Y238        net (fo=4, unset)            0.030     1.715    or1200_ctrl/flushpipe_r
    SLICE_X70Y238        LUT6 (Prop_LUT6_I5_O)        0.015     1.730    or1200_ctrl/flushpipe_r_i_1/O
    SLICE_X70Y238        net (fo=1, routed)           0.000     1.730    or1200_freeze/I1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X70Y238        net (fo=683, routed)         1.348     2.038    or1200_freeze/clk_IBUF_BUFG
                         clock pessimism             -0.433     1.605    
    SLICE_X70Y238        FDRE (Hold_FDRE_C_D)         0.073     1.678    or1200_freeze/flushpipe_r_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_mult_mac/div_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/div_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.095ns (76.000%)  route 0.030ns (24.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Net Delay (Source):      1.212ns (routing 0.676ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.766ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X76Y249        net (fo=683, routed)         1.212     1.648    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y249        FDRE (Prop_FDRE_C_Q)         0.080     1.728    or1200_mult_mac/div_cntr_reg[5]/Q
    SLICE_X76Y249        net (fo=2, unset)            0.030     1.758    or1200_mult_mac/div_cntr[5]
    SLICE_X76Y249        LUT5 (Prop_LUT5_I3_O)        0.015     1.773    or1200_mult_mac/div_cntr[5]_i_1/O
    SLICE_X76Y249        net (fo=1, routed)           0.000     1.773    or1200_mult_mac/n_0_div_cntr[5]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X76Y249        net (fo=683, routed)         1.403     2.093    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.445     1.648    
    SLICE_X76Y249        FDRE (Hold_FDRE_C_D)         0.073     1.721    or1200_mult_mac/div_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_mult_mac/div_free_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/div_free_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.095ns (76.000%)  route 0.030ns (24.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      1.206ns (routing 0.676ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.766ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X76Y240        net (fo=683, routed)         1.206     1.642    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y240        FDRE (Prop_FDRE_C_Q)         0.080     1.722    or1200_mult_mac/div_free_reg/Q
    SLICE_X76Y240        net (fo=3, unset)            0.030     1.752    or1200_mult_mac/O1
    SLICE_X76Y240        LUT5 (Prop_LUT5_I4_O)        0.015     1.767    or1200_mult_mac/div_free_i_1/O
    SLICE_X76Y240        net (fo=1, routed)           0.000     1.767    or1200_mult_mac/n_0_div_free_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X76Y240        net (fo=683, routed)         1.389     2.079    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.437     1.642    
    SLICE_X76Y240        FDRE (Hold_FDRE_C_D)         0.073     1.715    or1200_mult_mac/div_free_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_sprs/sr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_sprs/sr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.095ns (76.000%)  route 0.030ns (24.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.188ns (routing 0.676ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.766ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X76Y235        net (fo=683, routed)         1.188     1.624    or1200_sprs/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y235        FDRE (Prop_FDRE_C_Q)         0.080     1.704    or1200_sprs/sr_reg[14]/Q
    SLICE_X76Y235        net (fo=6, unset)            0.030     1.734    or1200_ctrl/I3[9]
    SLICE_X76Y235        LUT5 (Prop_LUT5_I0_O)        0.015     1.749    or1200_ctrl/sr[14]_i_2/O
    SLICE_X76Y235        net (fo=2, routed)           0.000     1.749    or1200_sprs/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X76Y235        net (fo=683, routed)         1.376     2.066    or1200_sprs/clk_IBUF_BUFG
                         clock pessimism             -0.442     1.624    
    SLICE_X76Y235        FDRE (Hold_FDRE_C_D)         0.073     1.697    or1200_sprs/sr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.096ns (58.537%)  route 0.068ns (41.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.210ns (routing 0.676ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.766ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X83Y249        net (fo=683, routed)         1.210     1.646    or1200_mult_mac/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y249        FDRE (Prop_FDRE_C_Q)         0.081     1.727    or1200_mult_mac/mul_prod_r_reg[50]/Q
    SLICE_X83Y248        net (fo=5, unset)            0.068     1.795    or1200_mult_mac/p_0_in1_in[18]
    SLICE_X83Y248        LUT6 (Prop_LUT6_I0_O)        0.015     1.810    or1200_mult_mac/mul_prod_r[51]_i_1/O
    SLICE_X83Y248        net (fo=1, routed)           0.000     1.810    or1200_mult_mac/n_0_mul_prod_r[51]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X83Y248        net (fo=683, routed)         1.403     2.093    or1200_mult_mac/clk_IBUF_BUFG
                         clock pessimism             -0.409     1.684    
    SLICE_X83Y248        FDRE (Hold_FDRE_C_D)         0.074     1.758    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 or1200_ctrl/pre_branch_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_ctrl/rf_addrw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.097ns (59.146%)  route 0.067ns (40.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      1.181ns (routing 0.676ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.368ns (routing 0.766ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.246     0.246    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.246    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.273    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.115     0.388    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.048     0.436    clk_IBUF_BUFG_inst/O
    SLICE_X71Y234        net (fo=683, routed)         1.181     1.617    or1200_ctrl/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y234        FDRE (Prop_FDRE_C_Q)         0.081     1.698    or1200_ctrl/pre_branch_op_reg[1]/Q
    SLICE_X71Y235        net (fo=7, unset)            0.067     1.765    or1200_ctrl/n_0_pre_branch_op_reg[1]
    SLICE_X71Y235        LUT3 (Prop_LUT3_I0_O)        0.016     1.781    or1200_ctrl/rf_addrw[4]_i_2/O
    SLICE_X71Y235        net (fo=1, routed)           0.000     1.781    or1200_ctrl/n_0_rf_addrw[4]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    E10                                               0.000     0.000    clk
    E10                  net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E10                  INBUF (Prop_INBUF_PAD_O)     0.464     0.464    clk_IBUF_inst/INBUF_INST/O
    E10                  net (fo=1, routed)           0.000     0.464    clk_IBUF_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.497    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y120        net (fo=1, unset)            0.134     0.631    clk_IBUF
    BUFGCE_X1Y120        BUFGCE (Prop_BUFGCE_I_O)     0.059     0.690    clk_IBUF_BUFG_inst/O
    SLICE_X71Y235        net (fo=683, routed)         1.368     2.058    or1200_ctrl/clk_IBUF_BUFG
                         clock pessimism             -0.405     1.653    
    SLICE_X71Y235        FDRE (Hold_FDRE_C_D)         0.075     1.728    or1200_ctrl/rf_addrw_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.053    




