Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 15 19:11:43 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.275ns  (required time - arrival time)
  Source:                 y_in0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            letter_sprite/brom1/BRAM_reg_0_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 11.207ns (71.314%)  route 4.508ns (28.686%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 11.396 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.634    -2.442    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=251, estimated)      1.645    -2.433    clk_pixel
    DSP48_X1Y9           DSP48E1                                      r  y_in0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     1.576 r  y_in0/P[8]
                         net (fo=12, estimated)       1.059     2.635    letter_sprite/P[8]
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.124     2.759 r  letter_sprite/i___8_carry__0_i_10_comp/O
                         net (fo=1, estimated)        0.421     3.180    letter_sprite/i___8_carry__0_i_10_n_0_repN
    SLICE_X57Y22         LUT6 (Prop_lut6_I5_O)        0.124     3.304 r  letter_sprite/i___8_carry__1_i_4_comp/O
                         net (fo=1, routed)           0.000     3.304    letter_sprite/i___8_carry__1_i_4_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.854 r  letter_sprite/image_addr1_inferred__0/i___8_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     3.854    letter_sprite/image_addr1_inferred__0/i___8_carry__1_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.167 r  letter_sprite/image_addr1_inferred__0/i___8_carry__2/O[3]
                         net (fo=1, estimated)        0.526     4.693    letter_sprite/A[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.023     8.716 r  letter_sprite/image_addr/P[1]
                         net (fo=1, estimated)        0.502     9.218    letter_sprite/image_addr_n_104
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.124     9.342 r  letter_sprite/i___9_carry_i_8/O
                         net (fo=1, routed)           0.000     9.342    letter_sprite/i___9_carry_i_8_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.892 r  letter_sprite/i___9_carry_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.892    letter_sprite/i___9_carry_i_1_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.114 r  letter_sprite/i___9_carry__0_i_1/O[0]
                         net (fo=2, estimated)        0.521    10.635    letter_sprite/PCOUT[4]
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.299    10.934 r  letter_sprite/i___9_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.934    letter_sprite/i___9_carry__0_i_5_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.447 r  letter_sprite/image_addr_inferred__0/i___9_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    11.447    letter_sprite/image_addr_inferred__0/i___9_carry__0_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.564 r  letter_sprite/image_addr_inferred__0/i___9_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    11.564    letter_sprite/image_addr_inferred__0/i___9_carry__1_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.803 r  letter_sprite/image_addr_inferred__0/i___9_carry__2/O[2]
                         net (fo=16, estimated)       1.479    13.282    letter_sprite/brom1/ADDRARDADDR[14]
    RAMB36_X1Y0          RAMB36E1                                     r  letter_sprite/brom1/BRAM_reg_0_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.517    11.424    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=251, estimated)      1.490    11.396    letter_sprite/brom1/clk_pixel
    RAMB36_X1Y0          RAMB36E1                                     r  letter_sprite/brom1/BRAM_reg_0_7/CLKARDCLK
                         clock pessimism             -0.436    10.960    
                         clock uncertainty           -0.210    10.750    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.743    10.007    letter_sprite/brom1/BRAM_reg_0_7
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                 -3.275    




