// Seed: 4264295077
module module_0 (
    output id_1,
    input id_2,
    output id_3,
    inout id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    output id_12,
    output id_13
);
  assign id_13 = 1;
  assign id_4  = 1 == id_2;
endmodule
module module_1;
  assign id_1[1] = 1;
  always @(posedge id_1) begin
    id_1 <= id_1;
    id_1 = 1;
    id_1 <= id_1;
  end
endmodule
