 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta	  28.29	  vpr	  977.73 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1001196	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.4 MiB	  0.43	  393	  628	  105	  491	  32	  977.7 MiB	  0.03	  0.00	  6.51193	  -69.1178	  -6.51193	  6.51193	  2.64	  0.000368496	  0.000316279	  0.00897708	  0.00821508	  -1	  -1	  -1	  -1	  20	  893	  28	  0	  0	  100248.	  1139.18	  1.58	  0.129641	  0.112291	  11180	  23751	  -1	  831	  19	  496	  1987	  121384	  60113	  6.91414	  6.91414	  -78.1319	  -6.91414	  0	  0	  125464.	  1425.72	  0.04	  0.06	  0.07	  -1	  -1	  0.04	  0.0265283	  0.0245474	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override	  28.12	  vpr	  977.50 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  0f69adb	  Release IPO VTR_ASSERT_LEVEL=3	  GNU 11.4.0 on Linux-6.5.0-1025-azure x86_64	  2024-10-15T16:01:56	  fv-az837-567	  /home/runner/work/vtr-verilog-to-routing/vtr-verilog-to-routing	  1000956	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.9 MiB	  0.54	  380	  628	  91	  496	  41	  977.5 MiB	  0.05	  0.00	  6.52338	  -69.1003	  -6.52338	  6.52338	  2.70	  0.000355671	  0.000305949	  0.00939391	  0.00863885	  -1	  -1	  -1	  -1	  30	  673	  12	  0	  0	  144567.	  1642.81	  1.15	  0.113164	  0.0991248	  11730	  32605	  -1	  585	  9	  216	  698	  45031	  21119	  6.8993	  6.8993	  -73.7008	  -6.8993	  0	  0	  194014.	  2204.70	  0.08	  0.05	  0.08	  -1	  -1	  0.08	  0.0197747	  0.0187602	 
