

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 17:20:36 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                           Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                           & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax*                                                     |     -|  0.19|     1124|  5.620e+03|         -|     1125|     -|  dataflow|     -|  60 (~0%)|  3649 (~0%)|  5773 (~0%)|    -|
    | + compute_tmp                                              |     -|  0.19|     1124|  5.620e+03|         -|     1124|     -|        no|     -|  48 (~0%)|  2182 (~0%)|  2826 (~0%)|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_9_1                     |     -|  2.56|       18|     90.000|         -|       18|     -|        no|     -|         -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_9_1                                         |    II|  3.65|       16|     80.000|         2|        2|     8|       yes|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_14_2                                         |     -|  3.65|     1104|  5.520e+03|       138|        -|     8|        no|     -|         -|           -|           -|    -|
    |   + compute_tmp_Pipeline_VITIS_LOOP_15_3                   |     -|  0.19|      132|    660.000|         -|      132|     -|        no|     -|  48 (~0%)|  1984 (~0%)|  2474 (~0%)|    -|
    |    o VITIS_LOOP_15_3                                       |    II|  3.65|      130|    650.000|        67|       64|     2|       yes|     -|         -|           -|           -|    -|
    | + compute_y_out                                            |     -|  0.48|     1056|  5.280e+03|         -|     1056|     -|        no|     -|  12 (~0%)|  1401 (~0%)|  2851 (~0%)|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_40_1                  |     -|  2.56|       18|     90.000|         -|       18|     -|        no|     -|         -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_40_1                                        |    II|  3.65|       16|     80.000|         2|        2|     8|       yes|     -|         -|           -|           -|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |     -|  0.48|     1035|  5.175e+03|         -|     1035|     -|        no|     -|  12 (~0%)|  1380 (~0%)|  2605 (~0%)|    -|
    |   o VITIS_LOOP_45_2_VITIS_LOOP_46_3                        |    II|  3.65|     1033|  5.165e+03|        74|       64|    16|       yes|     -|         -|           -|           -|    -|
    +------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_d0           | 32       |
| A_d1           | 32       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 5        |
| x_address1     | 5        |
| x_d0           | 32       |
| x_d1           | 32       |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| x        | in        | int*     |
| y_out    | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_d0           | port    |          |
| A        | A_q0           | port    |          |
| A        | A_we0          | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_d1           | port    |          |
| A        | A_q1           | port    |          |
| A        | A_we1          | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_d0           | port    |          |
| x        | x_q0           | port    |          |
| x        | x_we0          | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_d1           | port    |          |
| x        | x_q1           | port    |          |
| x        | x_we1          | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
| y_out    | y_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                       | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + atax                                                     | 60  |        |             |     |        |         |
|  + compute_tmp                                             | 48  |        |             |     |        |         |
|    add_ln14_fu_189_p2                                      | -   |        | add_ln14    | add | fabric | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_9_1                    | 0   |        |             |     |        |         |
|     add_ln9_fu_119_p2                                      | -   |        | add_ln9     | add | fabric | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_15_3                   | 48  |        |             |     |        |         |
|     add_ln20_fu_1379_p2                                    | -   |        | add_ln20    | add | fabric | 0       |
|     add_ln20_1_fu_1401_p2                                  | -   |        | add_ln20_1  | add | fabric | 0       |
|     add_ln25_fu_1221_p2                                    | -   |        | add_ln25    | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U2                                  | 3   |        | mul_ln30    | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U3                                  | 3   |        | mul_ln30_1  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U4                                  | 3   |        | mul_ln30_2  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U5                                  | 3   |        | mul_ln30_3  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U2                                  | 3   |        | mul_ln30_4  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U3                                  | 3   |        | mul_ln30_5  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U4                                  | 3   |        | mul_ln30_6  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U5                                  | 3   |        | mul_ln30_7  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U2                                  | 3   |        | mul_ln30_8  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U3                                  | 3   |        | mul_ln30_9  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U4                                  | 3   |        | mul_ln30_10 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U5                                  | 3   |        | mul_ln30_11 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U2                                  | 3   |        | mul_ln30_12 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U3                                  | 3   |        | mul_ln30_13 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U4                                  | 3   |        | mul_ln30_14 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U5                                  | 3   |        | mul_ln30_15 | mul | auto   | 0       |
|     add_ln25_1_fu_1335_p2                                  | -   |        | add_ln25_1  | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U6                                  | 3   |        | mul_ln30_16 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U7                                  | 3   |        | mul_ln30_17 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U8                                  | 3   |        | mul_ln30_18 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U9                                  | 3   |        | mul_ln30_19 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U6                                  | 3   |        | mul_ln30_20 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U7                                  | 3   |        | mul_ln30_21 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U8                                  | 3   |        | mul_ln30_22 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U9                                  | 3   |        | mul_ln30_23 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U6                                  | 3   |        | mul_ln30_24 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U7                                  | 3   |        | mul_ln30_25 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U8                                  | 3   |        | mul_ln30_26 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U9                                  | 3   |        | mul_ln30_27 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U6                                  | 3   |        | mul_ln30_28 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U7                                  | 3   |        | mul_ln30_29 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U8                                  | 3   |        | mul_ln30_30 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U9                                  | 3   |        | mul_ln30_31 | mul | auto   | 0       |
|     add_ln25_2_fu_1445_p2                                  | -   |        | add_ln25_2  | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U10                                 | 3   |        | mul_ln30_32 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U11                                 | 3   |        | mul_ln30_33 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U12                                 | 3   |        | mul_ln30_34 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U13                                 | 3   |        | mul_ln30_35 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U10                                 | 3   |        | mul_ln30_36 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U11                                 | 3   |        | mul_ln30_37 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U12                                 | 3   |        | mul_ln30_38 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U13                                 | 3   |        | mul_ln30_39 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U10                                 | 3   |        | mul_ln30_40 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U11                                 | 3   |        | mul_ln30_41 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U12                                 | 3   |        | mul_ln30_42 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U13                                 | 3   |        | mul_ln30_43 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U10                                 | 3   |        | mul_ln30_44 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U11                                 | 3   |        | mul_ln30_45 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U12                                 | 3   |        | mul_ln30_46 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U13                                 | 3   |        | mul_ln30_47 | mul | auto   | 0       |
|     add_ln25_3_fu_1536_p2                                  | -   |        | add_ln25_3  | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U14                                 | 3   |        | mul_ln30_48 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U15                                 | 3   |        | mul_ln30_49 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln30_50 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U17                                 | 3   |        | mul_ln30_51 | mul | auto   | 0       |
|     grp_fu_1052_p2                                         | -   |        | add_ln30    | add | fabric | 0       |
|     grp_fu_1058_p2                                         | -   |        | add_ln30_1  | add | fabric | 0       |
|     grp_fu_1064_p2                                         | -   |        | add_ln30_3  | add | fabric | 0       |
|     grp_fu_1112_p2                                         | -   |        | add_ln30_11 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U14                                 | 3   |        | mul_ln30_52 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U15                                 | 3   |        | mul_ln30_53 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln30_54 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U17                                 | 3   |        | mul_ln30_55 | mul | auto   | 0       |
|     grp_fu_1052_p2                                         | -   |        | add_ln30_16 | add | fabric | 0       |
|     grp_fu_1058_p2                                         | -   |        | add_ln30_17 | add | fabric | 0       |
|     grp_fu_1064_p2                                         | -   |        | add_ln30_19 | add | fabric | 0       |
|     grp_fu_1112_p2                                         | -   |        | add_ln30_27 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U14                                 | 3   |        | mul_ln30_56 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U15                                 | 3   |        | mul_ln30_57 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln30_58 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U17                                 | 3   |        | mul_ln30_59 | mul | auto   | 0       |
|     grp_fu_1052_p2                                         | -   |        | add_ln30_32 | add | fabric | 0       |
|     grp_fu_1058_p2                                         | -   |        | add_ln30_33 | add | fabric | 0       |
|     grp_fu_1064_p2                                         | -   |        | add_ln30_35 | add | fabric | 0       |
|     grp_fu_1094_p2                                         | -   |        | add_ln30_39 | add | fabric | 0       |
|     grp_fu_1100_p2                                         | -   |        | add_ln30_40 | add | fabric | 0       |
|     grp_fu_1112_p2                                         | -   |        | add_ln30_43 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U14                                 | 3   |        | mul_ln30_60 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U15                                 | 3   |        | mul_ln30_61 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U16                                 | 3   |        | mul_ln30_62 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U17                                 | 3   |        | mul_ln30_63 | mul | auto   | 0       |
|     grp_fu_1052_p2                                         | -   |        | add_ln30_48 | add | fabric | 0       |
|     grp_fu_1058_p2                                         | -   |        | add_ln30_49 | add | fabric | 0       |
|     grp_fu_1064_p2                                         | -   |        | add_ln30_51 | add | fabric | 0       |
|     grp_fu_1094_p2                                         | -   |        | add_ln30_55 | add | fabric | 0       |
|     grp_fu_1100_p2                                         | -   |        | add_ln30_56 | add | fabric | 0       |
|     grp_fu_1112_p2                                         | -   |        | add_ln30_59 | add | fabric | 0       |
|     add_ln15_fu_1237_p2                                    | -   |        | add_ln15    | add | fabric | 0       |
|  + compute_y_out                                           | 12  |        |             |     |        |         |
|   + compute_y_out_Pipeline_VITIS_LOOP_40_1                 | 0   |        |             |     |        |         |
|     add_ln40_fu_125_p2                                     | -   |        | add_ln40    | add | fabric | 0       |
|   + compute_y_out_Pipeline_VITIS_LOOP_45_2_VITIS_LOOP_46_3 | 12  |        |             |     |        |         |
|     add_ln45_1_fu_955_p2                                   | -   |        | add_ln45_1  | add | fabric | 0       |
|     add_ln45_fu_967_p2                                     | -   |        | add_ln45    | add | fabric | 0       |
|     add_ln54_fu_1050_p2                                    | -   |        | add_ln54    | add | fabric | 0       |
|     add_ln54_1_fu_1286_p2                                  | -   |        | add_ln54_1  | add | fabric | 0       |
|     add_ln54_2_fu_1415_p2                                  | -   |        | add_ln54_2  | add | fabric | 0       |
|     add_ln54_3_fu_1465_p2                                  | -   |        | add_ln54_3  | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64    | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_1  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_2  | mul | auto   | 0       |
|     add_ln64_fu_1094_p2                                    | -   |        | add_ln64    | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_3  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_4  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_5  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_6  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_7  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_8  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_9  | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_10 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_11 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_12 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_13 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_14 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_15 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_16 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_17 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_18 | mul | auto   | 0       |
|     add_ln64_17_fu_1238_p2                                 | -   |        | add_ln64_17 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_19 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_20 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_21 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_22 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_23 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_24 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_25 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_26 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_27 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_28 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_29 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_30 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_31 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_32 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_33 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_34 | mul | auto   | 0       |
|     add_ln64_34_fu_1335_p2                                 | -   |        | add_ln64_34 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_35 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_36 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_37 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_38 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_39 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_40 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_41 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_42 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_43 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_44 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_45 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_46 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_47 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_48 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_49 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_50 | mul | auto   | 0       |
|     add_ln64_51_fu_2262_p2                                 | -   |        | add_ln64_51 | add | fabric | 0       |
|     mul_32s_32s_32_1_1_U40                                 | 3   |        | mul_ln64_51 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_52 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_53 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_54 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U41                                 | 3   |        | mul_ln64_55 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_56 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_57 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_58 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U42                                 | 3   |        | mul_ln64_59 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_60 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_61 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_62 | mul | auto   | 0       |
|     mul_32s_32s_32_1_1_U43                                 | 3   |        | mul_ln64_63 | mul | auto   | 0       |
|     add_ln46_fu_1110_p2                                    | -   |        | add_ln46    | add | fabric | 0       |
+------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + atax  | 0    | 0    |        |          |         |      |         |
|   tmp_U | -    | -    |        | tmp      | ram_t2p | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-----------------------------------------------+
| Type     | Options  | Location                                      |
+----------+----------+-----------------------------------------------+
| inline   | off      | ../atax/generate/atax.cpp:4 in compute_tmp    |
| unroll   | factor=4 | ../atax/generate/atax.cpp:10 in compute_tmp   |
| pipeline | II=1     | ../atax/generate/atax.cpp:16 in compute_tmp   |
| unroll   | factor=4 | ../atax/generate/atax.cpp:17 in compute_tmp   |
| inline   | off      | ../atax/generate/atax.cpp:38 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:41 in compute_y_out |
| pipeline | II=1     | ../atax/generate/atax.cpp:47 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:48 in compute_y_out |
| dataflow |          | ../atax/generate/atax.cpp:72 in atax          |
+----------+----------+-----------------------------------------------+


