

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:25:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.365 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_11_6_s_fu_225  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_230  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_235  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_240  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_245  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_250  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_255  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_260  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_265  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_270  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_275  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_280  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_285  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_290  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_295  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_300  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_305  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|     19|        0|     1381|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     7242|    32096|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1977|      352|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     74|     9219|    33865|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|        1|        8|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_11_6_s_fu_225  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_230  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_235  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_240  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_245  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_250  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_255  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_260  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_265  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_270  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_275  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_280  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_285  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_290  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_295  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_300  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_305  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 7242| 32096|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18   |myproject_mac_mul_sub_12s_7s_12s_18_1_1   | i0 * i1 - i2 |
    |myproject_mac_muladd_11s_7s_16s_18_1_1_U21    |myproject_mac_muladd_11s_7s_16s_18_1_1    | i0 + i1 * i2 |
    |myproject_mac_muladd_13s_7s_20s_21_1_1_U27    |myproject_mac_muladd_13s_7s_20s_21_1_1    | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_11s_21ns_21_1_1_U14  |myproject_mac_muladd_18s_11s_21ns_21_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_6ns_11s_16s_16_1_1_U9    |myproject_mac_muladd_6ns_11s_16s_16_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_6s_16s_21ns_21_1_1_U22   |myproject_mac_muladd_6s_16s_21ns_21_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11  |myproject_mac_muladd_8ns_11s_11ns_16_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12  |myproject_mac_muladd_8ns_11s_14ns_18_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13   |myproject_mac_muladd_8ns_11s_9ns_16_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8   |myproject_mac_muladd_9ns_11s_16ns_16_1_1  | i0 + i1 * i2 |
    |myproject_mac_mulsub_11s_11s_16s_21_1_1_U19   |myproject_mac_mulsub_11s_11s_16s_21_1_1   | i0 - i1 * i2 |
    |myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10  |myproject_mac_mulsub_13s_13s_16ns_16_1_1  | i0 - i1 * i1 |
    |myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24  |myproject_mac_mulsub_22s_18s_31ns_31_1_1  | i0 - i1 * i2 |
    |myproject_mul_mul_11s_11s_22_1_1_U15          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_11s_22_1_1_U20          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_13s_13s_26_1_1_U16          |myproject_mul_mul_13s_13s_26_1_1          |    i0 * i0   |
    |myproject_mul_mul_16s_14s_30_1_1_U26          |myproject_mul_mul_16s_14s_30_1_1          |    i0 * i1   |
    |myproject_mul_mul_18s_14s_32_1_1_U23          |myproject_mul_mul_18s_14s_32_1_1          |    i0 * i1   |
    |myproject_mul_mul_21s_14s_35_1_1_U25          |myproject_mul_mul_21s_14s_35_1_1          |    i0 * i1   |
    |myproject_mul_mul_6s_11s_16_1_1_U7            |myproject_mul_mul_6s_11s_16_1_1           |    i0 * i1   |
    |myproject_mul_mul_6s_11s_16_1_1_U17           |myproject_mul_mul_6s_11s_16_1_1           |    i0 * i1   |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_2_fu_1247_p2                |     *    |      2|  0|  27|          39|           7|
    |mul_ln1192_3_fu_1280_p2                |     *    |      2|  0|  29|          41|           7|
    |mul_ln1192_5_fu_1259_p2                |     *    |      3|  0|  17|          45|          14|
    |mul_ln1192_7_fu_1271_p2                |     *    |      2|  0|  20|          44|          14|
    |mul_ln700_2_fu_877_p2                  |     *    |      2|  0|  50|          26|          22|
    |mul_ln700_3_fu_999_p2                  |     *    |      2|  0|  29|          41|          14|
    |r_V_15_fu_1159_p2                      |     *    |      2|  0|  20|          32|           7|
    |r_V_25_fu_886_p2                       |     *    |      0|  0|  33|           7|           7|
    |r_V_26_fu_895_p2                       |     *    |      0|  0|  40|           8|           8|
    |r_V_29_fu_1172_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_30_fu_1185_p2                      |     *    |      2|  0|  23|          35|          14|
    |r_V_32_fu_1199_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_33_fu_1068_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_35_fu_1077_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_38_fu_1208_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_39_fu_1221_p2                      |     *    |      2|  0|  30|          30|          14|
    |r_V_43_fu_1235_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_49_fu_1120_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_53_fu_838_p2                       |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_21_fu_599_p2                |     +    |      0|  0|  16|          16|          16|
    |add_ln1192_fu_946_p2                   |     +    |      0|  0|  16|          12|          13|
    |grp_generic_sincos_11_6_s_fu_245_in_V  |     +    |      0|  0|  18|           5|          11|
    |grp_generic_sincos_11_6_s_fu_260_in_V  |     +    |      0|  0|  18|          11|          11|
    |grp_generic_sincos_11_6_s_fu_290_in_V  |     +    |      0|  0|  16|           4|          11|
    |grp_generic_sincos_11_6_s_fu_295_in_V  |     +    |      0|  0|  18|           3|          11|
    |r_V_44_fu_711_p2                       |     +    |      0|  0|  21|          14|          14|
    |r_V_45_fu_731_p2                       |     +    |      0|  0|  21|          14|          14|
    |ret_V_12_fu_673_p2                     |     +    |      0|  0|  20|           5|          13|
    |ret_V_14_fu_481_p2                     |     +    |      0|  0|  20|           5|          13|
    |ret_V_17_fu_691_p2                     |     +    |      0|  0|  15|           4|           8|
    |ret_V_19_fu_1049_p2                    |     +    |      0|  0|  28|          16|          21|
    |ret_V_24_fu_915_p2                     |     +    |      0|  0|  15|           4|           8|
    |ret_V_30_fu_765_p2                     |     +    |      0|  0|  20|          13|          13|
    |ret_V_32_fu_405_p2                     |     +    |      0|  0|  23|          10|          16|
    |ret_V_33_fu_1138_p2                    |     +    |      0|  0|  28|          21|          21|
    |ret_V_35_fu_1315_p2                    |     +    |      0|  0|  48|          36|          41|
    |ret_V_39_fu_1033_p2                    |     +    |      0|  0|  16|          41|          41|
    |ret_V_43_fu_1285_p2                    |     +    |      0|  0|  58|          46|          51|
    |ret_V_46_fu_605_p2                     |     +    |      0|  0|  16|           9|          16|
    |ret_V_47_fu_1300_p2                    |     +    |      0|  0|  53|          42|          46|
    |ret_V_8_fu_967_p2                      |     +    |      0|  0|  21|          14|          14|
    |ret_V_fu_792_p2                        |     +    |      0|  0|  16|           7|          12|
    |grp_generic_sincos_11_6_s_fu_235_in_V  |     -    |      0|  0|  18|          11|          11|
    |r_V_50_fu_777_p2                       |     -    |      0|  0|  19|           1|          12|
    |r_V_51_fu_448_p2                       |     -    |      0|  0|  23|          16|          16|
    |r_V_52_fu_829_p2                       |     -    |      0|  0|  15|           1|           8|
    |r_V_55_fu_566_p2                       |     -    |      0|  0|  23|          16|          16|
    |r_V_56_fu_593_p2                       |     -    |      0|  0|  23|          16|          16|
    |ret_V_29_fu_745_p2                     |     -    |      0|  0|  22|          15|          15|
    |ret_V_31_fu_941_p2                     |     -    |      0|  0|  16|          13|          13|
    |ret_V_34_fu_786_p2                     |     -    |      0|  0|  16|          12|          12|
    |ret_V_36_fu_664_p2                     |     -    |      0|  0|  19|          12|          12|
    |ret_V_37_fu_471_p2                     |     -    |      0|  0|  19|          12|          12|
    |sub_ln700_1_fu_1011_p2                 |     -    |      0|  0|  16|          41|          41|
    |sub_ln703_fu_621_p2                    |     -    |      0|  0|  16|          11|          11|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     19|  0|1381|         937|         819|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1757               |   12|   0|   13|          1|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |lhs_V_3_reg_1588                  |   12|   0|   12|          0|
    |mul_ln1192_1_reg_1536             |   16|   0|   16|          0|
    |mul_ln1192_2_reg_1837             |   41|   0|   41|          0|
    |mul_ln1192_3_reg_1852             |   41|   0|   41|          0|
    |mul_ln1192_5_reg_1842             |   51|   0|   51|          0|
    |mul_ln1192_7_reg_1847             |   46|   0|   46|          0|
    |mul_ln700_2_reg_1732              |   41|   0|   41|          0|
    |mul_ln728_reg_1681                |   16|   0|   16|          0|
    |outcos_V_10_reg_1659              |    7|   0|    7|          0|
    |outcos_V_2_reg_1654               |    7|   0|    7|          0|
    |outcos_V_4_reg_1665               |    7|   0|    7|          0|
    |outcos_V_5_reg_1787               |    7|   0|    7|          0|
    |outcos_V_7_reg_1797               |    7|   0|    7|          0|
    |outcos_V_9_reg_1649               |    7|   0|    7|          0|
    |outsin_V_1_reg_1762               |    7|   0|    7|          0|
    |outsin_V_5_reg_1772               |    7|   0|    7|          0|
    |outsin_V_6_reg_1812               |    7|   0|    7|          0|
    |outsin_V_9_reg_1752               |    7|   0|    7|          0|
    |outsin_V_reg_1643                 |    7|   0|    7|          0|
    |p_Val2_12_reg_1489                |   11|   0|   11|          0|
    |p_Val2_23_reg_1551                |   11|   0|   11|          0|
    |p_Val2_2_reg_1521                 |   11|   0|   11|          0|
    |p_Val2_4_reg_1509                 |   11|   0|   11|          0|
    |p_Val2_5_reg_1500                 |   11|   0|   11|          0|
    |r_V_14_reg_1767                   |   32|   0|   32|          0|
    |r_V_15_reg_1807                   |   39|   0|   39|          0|
    |r_V_17_reg_1717                   |   22|   0|   22|          0|
    |r_V_21_reg_1671                   |   22|   0|   22|          0|
    |r_V_23_reg_1676                   |   26|   0|   26|          0|
    |r_V_25_reg_1737                   |   14|   0|   14|          0|
    |r_V_27_reg_1782                   |   35|   0|   35|          0|
    |r_V_30_reg_1817                   |   45|   0|   45|          0|
    |r_V_32_reg_1822                   |   14|   0|   14|          0|
    |r_V_36_reg_1792                   |   30|   0|   30|          0|
    |r_V_39_reg_1827                   |   44|   0|   44|          0|
    |r_V_43_reg_1832                   |   14|   0|   14|          0|
    |r_V_46_reg_1613                   |   11|   0|   12|          1|
    |r_V_52_reg_1706                   |    8|   0|    8|          0|
    |r_V_53_reg_1711                   |   14|   0|   14|          0|
    |ret_V_10_reg_1722                 |   18|   0|   18|          0|
    |ret_V_17_reg_1686                 |    8|   0|    8|          0|
    |ret_V_21_reg_1603                 |   18|   0|   18|          0|
    |ret_V_24_reg_1747                 |    8|   0|    8|          0|
    |ret_V_29_reg_1691                 |   15|   0|   15|          0|
    |ret_V_29_reg_1691_pp0_iter10_reg  |   15|   0|   15|          0|
    |ret_V_30_reg_1696                 |   12|   0|   13|          1|
    |ret_V_40_reg_1742                 |   21|   0|   21|          0|
    |ret_V_7_reg_1701                  |   18|   0|   18|          0|
    |sext_ln1118_6_reg_1578            |   12|   0|   16|          4|
    |sext_ln728_reg_1531               |   16|   0|   16|          0|
    |sub_ln700_2_reg_1727              |   21|   0|   21|          0|
    |trunc_ln708_10_reg_1628           |   11|   0|   11|          0|
    |trunc_ln708_11_reg_1862           |   11|   0|   11|          0|
    |trunc_ln708_1_reg_1802            |   11|   0|   11|          0|
    |trunc_ln708_4_reg_1593            |   11|   0|   11|          0|
    |trunc_ln708_5_reg_1777            |   11|   0|   11|          0|
    |trunc_ln708_6_reg_1598            |   11|   0|   11|          0|
    |trunc_ln708_7_reg_1623            |   11|   0|   11|          0|
    |trunc_ln708_8_reg_1857            |   11|   0|   11|          0|
    |trunc_ln708_9_reg_1563            |   11|   0|   11|          0|
    |trunc_ln708_s_reg_1608            |   11|   0|   11|          0|
    |trunc_ln_reg_1568                 |   11|   0|   11|          0|
    |x_V_ap_vld_preg                   |    1|   0|    1|          0|
    |x_V_preg                          |  176|   0|  176|          0|
    |lhs_V_3_reg_1588                  |   64|  32|   12|          0|
    |outcos_V_4_reg_1665               |   64|  32|    7|          0|
    |p_Val2_12_reg_1489                |   64|  32|   11|          0|
    |p_Val2_23_reg_1551                |   64|  32|   11|          0|
    |p_Val2_2_reg_1521                 |   64|  32|   11|          0|
    |p_Val2_4_reg_1509                 |   64|  32|   11|          0|
    |p_Val2_5_reg_1500                 |   64|  32|   11|          0|
    |r_V_46_reg_1613                   |   64|  32|   12|          1|
    |sext_ln728_reg_1531               |   64|  32|   16|          0|
    |trunc_ln708_1_reg_1802            |   64|  32|   11|          0|
    |trunc_ln708_5_reg_1777            |   64|  32|   11|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1977| 352| 1404|          8|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

