v 20150930 2
C 40000 40000 0 0 0 title-bordered-A4.sym
{
T 61100 40700 5 14 1 1 0 1 1
project=Project
T 55200 42000 5 20 1 1 0 0 1
title1=Schematic
T 55200 41500 5 20 1 1 0 0 1
title2=Diagram
T 55900 40700 5 14 1 1 0 1 1
file=File.sch
T 63700 40700 5 14 1 1 0 4 1
page=0
T 64700 40700 5 14 1 1 0 4 1
pageof=0
T 64200 42300 5 14 1 1 0 4 1
revision=0.0
T 64200 41500 5 14 1 1 0 4 1
date=05-06-2014
T 58500 40700 5 14 1 1 0 1 1
author=Author
}
N 45900 45300 48700 45300 4
{
T 46200 45350 5 10 1 1 0 0 1
netname=mem_pin
}
N 50400 45100 50400 53300 4
C 50200 43400 1 0 0 GND-1.sym
N 50400 43800 50400 44100 4
N 50400 55000 50400 54300 4
N 52200 51400 52200 49400 4
N 50400 47200 52200 47200 4
N 50900 54000 53800 54000 4
{
T 52900 54050 5 10 1 1 0 0 1
netname=gate_vpp
}
N 53800 49200 57700 49200 4
{
T 53900 49250 5 10 1 1 0 0 1
netname=ctrl_1
}
N 50900 44400 53800 44400 4
{
T 52900 44450 5 10 1 1 0 0 1
netname=gate_gnd
}
N 53800 54000 53800 53900 4
C 58100 45200 1 0 0 res-1.sym
{
T 58300 45650 5 10 1 1 0 0 1
refdes=R9
T 58300 45900 5 10 0 0 0 0 1
symversion=1.1
T 58300 46100 5 10 0 0 0 0 1
device=RESISTOR
T 58300 46300 5 10 0 0 0 0 1
footprint=ACY100
T 58300 45450 5 10 1 1 0 0 1
value=15
}
N 59100 45300 61100 45300 4
{
T 60200 45350 5 10 1 1 0 0 1
netname=fpga_pin
}
T 62000 48100 9 12 1 0 0 0 5
CONTROL:
00: I/O
01: GND
10: VCC
11: VPP
C 52200 54600 1 180 0 res-1.sym
{
T 51400 54850 5 10 1 1 0 0 1
refdes=R1
T 52000 53900 5 10 0 0 180 0 1
symversion=1.1
T 52000 53700 5 10 0 0 180 0 1
device=RESISTOR
T 52000 53500 5 10 0 0 180 0 1
footprint=ACY100
T 51400 54650 5 10 1 1 0 0 1
value=22k
}
N 50400 54500 51200 54500 4
N 52200 54500 52200 54000 4
C 57200 45100 1 0 0 cap-1.sym
{
T 57300 45800 5 10 1 1 0 0 1
refdes=C1
T 57400 45900 5 10 0 0 0 0 1
symversion=1.0
T 57400 46100 5 10 0 0 0 0 1
device=CAPACITOR
T 57400 46300 5 10 0 0 0 0 1
footprint=RCY50
T 57300 45600 5 10 1 1 0 0 1
value=2.2n
}
N 57800 45300 58100 45300 4
C 57600 46000 1 0 0 res-1.sym
{
T 57800 46450 5 10 1 1 0 0 1
refdes=R8
T 57800 46700 5 10 0 0 0 0 1
symversion=1.1
T 57800 46900 5 10 0 0 0 0 1
device=RESISTOR
T 57800 47100 5 10 0 0 0 0 1
footprint=ACY100
T 57800 46250 5 10 1 1 0 0 1
value=2.2k
}
N 58600 46100 59200 46100 4
N 59200 46100 59200 45300 4
N 57000 46100 57000 45300 4
N 57000 46100 57600 46100 4
N 53800 44400 53800 46600 4
N 53800 47800 57700 47800 4
{
T 53900 47850 5 10 1 1 0 0 1
netname=ctrl_0
}
N 54300 53400 57000 53400 4
{
T 54400 53450 5 10 1 1 0 0 1
netname=ctrl_vpp
}
N 55500 47100 55500 49200 4
N 56200 52700 56200 53400 4
N 57000 52700 57000 53400 4
N 56200 49200 56200 51700 4
N 57000 51900 57000 47800 4
C 56100 52700 1 270 0 res-1.sym
{
T 55850 51900 5 10 1 1 90 0 1
refdes=R4
T 56800 52500 5 10 0 0 270 0 1
symversion=1.1
T 57000 52500 5 10 0 0 270 0 1
device=RESISTOR
T 57200 52500 5 10 0 0 270 0 1
footprint=ACY100
T 56050 51900 5 10 1 1 90 0 1
value=47k
}
C 52200 43900 1 180 0 res-1.sym
{
T 51400 44150 5 10 1 1 0 0 1
refdes=R6
T 52000 43200 5 10 0 0 180 0 1
symversion=1.1
T 52000 43000 5 10 0 0 180 0 1
device=RESISTOR
T 52000 42800 5 10 0 0 180 0 1
footprint=ACY100
T 51400 43950 5 10 1 1 0 0 1
value=22k
}
N 51200 43800 50400 43800 4
N 52200 43800 52200 44400 4
N 53800 47600 53800 47800 4
N 59900 46700 59900 46300 4
N 52200 47200 52200 47400 4
C 50900 54300 1 180 0 SPICE_PMOSFET-1.sym
{
T 50100 54000 5 10 1 1 180 0 1
refdes=XT1
T 50700 52700 5 10 0 0 180 0 1
symversion=1.0
T 50700 52500 5 10 0 0 180 0 1
device=TRANSISTOR
T 50100 53800 5 10 1 1 180 0 1
model-name=BSS83P_L0
T 50100 53600 5 8 1 1 180 0 1
file=PFET_60V.lib
}
C 60100 45500 1 90 0 SPICE_DIODE-1.sym
{
T 59500 45700 5 10 1 1 90 0 1
refdes=XD5
T 59000 45600 5 10 0 0 90 0 1
symversion=1.0
T 58800 45600 5 10 0 0 90 0 1
device=XDIODE
T 59700 45700 5 10 1 1 90 0 1
model-name=BAV70LT1G
T 59200 45600 5 10 0 0 90 0 1
file=BAV70LT1G.cir
}
C 59200 55200 1 0 0 vdc-1.sym
{
T 60000 55800 5 10 1 1 0 0 1
refdes=V1
T 59200 56600 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 59200 56800 5 10 0 0 0 0 1
footprint=none
T 60000 55600 5 10 1 1 0 0 1
value=DC 9V
}
C 60700 55200 1 0 0 vdc-1.sym
{
T 61500 55800 5 10 1 1 0 0 1
refdes=V2
T 60700 56600 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 60700 56800 5 10 0 0 0 0 1
footprint=none
T 61500 55600 5 10 1 1 0 0 1
value=DC 3.3
}
C 62200 55200 1 0 0 vdc-1.sym
{
T 63000 55800 5 10 1 1 0 0 1
refdes=V3
T 62200 56600 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 62200 56800 5 10 0 0 0 0 1
footprint=none
T 63000 55600 5 10 1 1 0 0 1
value=DC 3.3
}
C 63700 55200 1 0 0 vdc-1.sym
{
T 64500 55800 5 10 1 1 0 0 1
refdes=V4
T 63700 56600 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 63700 56800 5 10 0 0 0 0 1
footprint=none
T 64500 55600 5 10 1 1 0 0 1
value=DC 4.0V
}
C 59400 56200 1 0 0 PWR_BAR-1.sym
{
T 59600 56450 8 10 1 1 0 3 1
value=VPP_MEM
T 59786 56190 5 10 0 0 0 0 1
net=VPP_MEM:1
}
C 60900 56200 1 0 0 PWR_BAR-1.sym
{
T 61100 56450 8 10 1 1 0 3 1
value=VCC_MEM
T 61286 56190 5 10 0 0 0 0 1
net=VCC_MEM:1
}
C 62400 56200 1 0 0 PWR_BAR-1.sym
{
T 62600 56450 8 10 1 1 0 3 1
value=VCC_FPGA_IO
T 62786 56190 5 10 0 0 0 0 1
net=VCC_FPGA_IO:1
}
C 63900 56200 1 0 0 PWR_BAR-1.sym
{
T 64100 56450 8 10 1 1 0 3 1
value=V_USB
T 64286 56190 5 10 0 0 0 0 1
net=V_USB:1
}
C 61700 54600 1 0 0 GND-1.sym
N 59600 55200 64100 55200 4
N 61900 55000 61900 55200 4
C 50200 55000 1 0 0 PWR_BAR-1.sym
{
T 50400 55250 8 10 1 1 0 3 1
value=VPP_MEM
T 50586 54990 5 10 0 0 0 0 1
net=VPP_MEM:1
}
C 52000 51400 1 0 0 PWR_BAR-1.sym
{
T 52200 51650 8 10 1 1 0 3 1
value=VCC_MEM
T 52386 51390 5 10 0 0 0 0 1
net=VCC_MEM:1
}
C 59700 46700 1 0 0 PWR_BAR-1.sym
{
T 59900 46950 8 10 1 1 0 3 1
value=VCC_FPGA_IO
T 60086 46690 5 10 0 0 0 0 1
net=VCC_FPGA_IO:1
}
N 59900 45500 59900 45300 4
C 56800 52700 1 270 0 SPICE_DIODE-1.sym
{
T 56600 52000 5 10 1 1 90 0 1
refdes=XD4
T 57900 52600 5 10 0 0 270 0 1
symversion=1.0
T 58100 52600 5 10 0 0 270 0 1
device=XDIODE
T 56800 52000 5 10 1 1 90 0 1
model-name=BAS40
T 57700 52600 5 10 0 0 270 0 1
file=BAS40.cir
}
N 53800 48100 52700 48100 4
{
T 52900 48150 5 10 1 1 0 0 1
netname=gate_vcc
}
N 55500 47100 54300 47100 4
N 54700 48600 54700 47800 4
N 53800 49100 53800 49200 4
C 54300 52900 1 0 1 SPICE_NPN-1.sym
{
T 53700 53500 5 10 1 1 0 6 1
refdes=XT2
T 54200 54400 5 10 0 0 0 6 1
symversion=1.0
T 54200 54600 5 10 0 0 0 6 1
device=TRANSISTOR
T 53700 53300 5 10 1 1 0 6 1
model-name=BCR48PNnpn
T 54200 54200 5 10 0 0 0 6 1
file=BCR48PN.cir
}
C 54300 49100 1 180 0 SPICE_PNP-1.sym
{
T 53500 48500 5 10 1 1 90 0 1
refdes=XT5
T 54200 47600 5 10 0 0 180 0 1
symversion=1.0
T 54200 47400 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 48500 5 10 1 1 90 0 1
model-name=PDTA114EU
T 54200 47800 5 10 0 0 180 0 1
file=PDTA114EU.cir
}
N 54300 48600 54700 48600 4
C 54300 47600 1 180 0 SPICE_PNP-1.sym
{
T 53500 46800 5 10 1 1 90 0 1
refdes=XT7
T 54200 46100 5 10 0 0 180 0 1
symversion=1.0
T 54200 45900 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 46800 5 10 1 1 90 0 1
model-name=PDTA114EU
T 54200 46300 5 10 0 0 180 0 1
file=PDTA114EU.cir
}
C 52800 46700 1 90 0 res-1.sym
{
T 52350 46800 5 10 1 1 90 0 1
refdes=R5
T 52100 46900 5 10 0 0 90 0 1
symversion=1.1
T 51900 46900 5 10 0 0 90 0 1
device=RESISTOR
T 51700 46900 5 10 0 0 90 0 1
footprint=ACY100
T 52550 46800 5 10 1 1 90 0 1
value=47k
}
C 52500 46300 1 0 0 GND-1.sym
C 50900 44100 1 0 1 SPICE_NMOSFET-1.sym
{
T 50100 44300 5 10 1 1 0 6 1
refdes=XT6
T 50700 45700 5 10 0 0 0 6 1
symversion=1.0
T 50700 45900 5 10 0 0 0 6 1
device=TRANSISTOR
T 50100 44100 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 50100 43900 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 52700 48400 1 0 1 SPICE_NMOSFET-1.sym
{
T 51900 49000 5 10 1 1 0 6 1
refdes=XT3
T 52500 50000 5 10 0 0 0 6 1
symversion=1.0
T 52500 50200 5 10 0 0 0 6 1
device=TRANSISTOR
T 51900 48800 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 51900 48600 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 52700 48400 1 180 0 SPICE_NMOSFET-1.sym
{
T 51900 48000 5 10 1 1 0 6 1
refdes=XT4
T 52500 46800 5 10 0 0 180 0 1
symversion=1.0
T 52500 46600 5 10 0 0 180 0 1
device=TRANSISTOR
T 51900 47800 5 10 1 1 0 6 1
model-name=BSS214N_L0
T 51900 47600 5 8 1 1 0 6 1
file=OptiMOS2_20V.lib
}
C 60100 44300 1 90 0 SPICE_DIODE-1.sym
{
T 59500 44300 5 10 1 1 90 0 1
refdes=XD6
T 59000 44400 5 10 0 0 90 0 1
symversion=1.0
T 58800 44400 5 10 0 0 90 0 1
device=XDIODE
T 59700 44300 5 10 1 1 90 0 1
model-name=BAS40
T 59200 44400 5 10 0 0 90 0 1
file=BAS40.cir
}
N 59900 45100 59900 45300 4
C 59700 43700 1 0 0 GND-1.sym
C 40900 55900 1 0 0 spice-directive-1.sym
{
T 41000 56200 5 10 0 1 0 0 1
device=directive
T 41000 56300 5 10 1 1 0 0 1
refdes=A2
T 40900 55300 5 10 1 1 0 0 4
value=.lib cyclone.lib Cyclone
.lib m69a.lib MT29F2G08ABAEAWP
.lib s25fl032p_n_i_33_r1.lib S25FL032P
.lib murata_bead_subckts.lib murata_bead_subckts
}
C 61300 43800 1 0 0 GND-1.sym
N 61500 44200 61500 44800 4
C 61100 44800 1 0 0 ibis_ebd-1.sym
{
T 61300 45550 5 10 1 1 0 0 1
value=Cyclone
T 61300 46800 5 10 0 0 0 0 1
symversion=1.0
T 61300 45750 5 10 1 1 0 0 1
refdes=XP2
}
N 52700 47700 52700 48700 4
C 45900 44800 1 0 1 ibis_ebd-1.sym
{
T 45300 45550 5 10 1 1 0 0 1
value=S25FL032P
T 45700 46800 5 10 0 0 0 6 1
symversion=1.0
T 45300 45750 5 10 1 1 0 0 1
refdes=XP1
}
C 45700 43900 1 0 1 GND-1.sym
N 50400 45300 57200 45300 4
N 59900 44300 59900 44100 4
C 40900 58100 1 0 0 spice-directive-1.sym
{
T 41000 58400 5 10 0 1 0 0 1
device=directive
T 41000 58500 5 10 1 1 0 0 1
refdes=A1
T 40900 56700 5 10 1 1 0 0 8
value=.OPTIONS ABSTOL=1nA CHGTOL=1pC ITL1=150 ITL2=150 ITL4=500 RELTOL=0.001

.CONTROL
  OP
  TRAN 5n 100u
  PLOT V(MEM_PIN) V(FPGA_PIN) V(CTRL_0) V(CTRL_1)
.ENDC

}
C 61200 44400 1 90 0 cap-1.sym
{
T 60500 44500 5 10 1 1 90 0 1
refdes=C20
T 60400 44600 5 10 0 0 90 0 1
symversion=1.0
T 60200 44600 5 10 0 0 90 0 1
device=CAPACITOR
T 60000 44600 5 10 0 0 90 0 1
footprint=RCY50
T 60700 44500 5 10 1 1 90 0 1
value=15p
}
C 60800 43800 1 0 0 GND-1.sym
N 61000 45000 61000 45300 4
C 47300 44500 1 90 0 cap-1.sym
{
T 46600 44600 5 10 1 1 90 0 1
refdes=C10
T 46500 44700 5 10 0 0 90 0 1
symversion=1.0
T 46300 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 46100 44700 5 10 0 0 90 0 1
footprint=RCY50
T 46800 44600 5 10 1 1 90 0 1
value=15p
}
N 47100 45100 47100 45300 4
C 46900 43900 1 0 0 GND-1.sym
N 61000 44200 61000 44400 4
C 48700 45100 1 0 0 fbead-1.sym
{
T 48800 45750 5 10 1 1 0 0 1
refdes=XFB1
T 48700 45800 5 10 0 0 0 0 1
symversion=1.0
T 48700 46000 5 10 0 0 0 0 1
device=FERRITE BEAD
T 48700 46200 5 10 0 0 0 0 1
footprint=ACY100
T 48800 45550 5 10 1 1 0 0 1
value=BLM18KG260TN1
}
C 59700 47500 1 90 0 vpulse-1.sym
{
T 58600 48400 5 10 1 1 0 0 1
refdes=V_ctrl_0
T 58400 47500 5 10 0 0 90 0 1
device=vpulse
T 58200 47500 5 10 0 0 90 0 1
footprint=none
T 58600 48200 5 10 1 1 0 0 1
value=PULSE 0 10 40u 40n 40n 30u 130u
}
C 60100 47600 1 90 0 GND-1.sym
C 57700 47700 1 0 0 res-1.sym
{
T 57900 48150 5 10 1 1 0 0 1
refdes=RY1
T 57900 48400 5 10 0 0 0 0 1
symversion=1.1
T 57900 48600 5 10 0 0 0 0 1
device=RESISTOR
T 57900 48800 5 10 0 0 0 0 1
footprint=ACY100
T 57900 47950 5 10 1 1 0 0 1
value=380
}
C 57700 49100 1 0 0 res-1.sym
{
T 57900 49550 5 10 1 1 0 0 1
refdes=RY2
T 57900 49800 5 10 0 0 0 0 1
symversion=1.1
T 57900 50000 5 10 0 0 0 0 1
device=RESISTOR
T 57900 50200 5 10 0 0 0 0 1
footprint=ACY100
T 57900 49350 5 10 1 1 0 0 1
value=380
}
C 48100 45300 1 270 0 res-1.sym
{
T 47850 44500 5 10 1 1 90 0 1
refdes=RX1
T 48800 45100 5 10 0 0 270 0 1
symversion=1.1
T 49000 45100 5 10 0 0 270 0 1
device=RESISTOR
T 49200 45100 5 10 0 0 270 0 1
footprint=ACY100
T 48050 44500 5 10 1 1 90 0 1
value=1g
}
C 48000 43900 1 0 0 GND-1.sym
N 53800 51000 53800 51200 4
C 44800 46400 1 270 0 res-1.sym
{
T 44550 45600 5 10 1 1 90 0 1
refdes=RL1
T 45500 46200 5 10 0 0 270 0 1
symversion=1.1
T 45700 46200 5 10 0 0 270 0 1
device=RESISTOR
T 45900 46200 5 10 0 0 270 0 1
footprint=ACY100
T 44750 45600 5 10 1 1 90 0 1
value=150meg
}
N 45100 45300 44900 45300 4
N 44900 45300 44900 45400 4
C 44700 46500 1 0 0 PWR_BAR-1.sym
{
T 44900 46750 8 10 1 1 0 3 1
value=VCC_MEM
T 45086 46490 5 10 0 0 0 0 1
net=VCC_MEM:1
}
C 44800 45300 1 270 0 res-1.sym
{
T 44550 44500 5 10 1 1 90 0 1
refdes=RL2
T 45500 45100 5 10 0 0 270 0 1
symversion=1.1
T 45700 45100 5 10 0 0 270 0 1
device=RESISTOR
T 45900 45100 5 10 0 0 270 0 1
footprint=ACY100
T 44750 44500 5 10 1 1 90 0 1
value=100k
}
C 45100 43900 1 0 1 GND-1.sym
N 45500 44300 45500 44800 4
N 47100 44300 47100 44500 4
N 44900 46400 44900 46500 4
C 59700 48900 1 90 0 vpulse-1.sym
{
T 58600 49800 5 10 1 1 0 0 1
refdes=V_ctrl_1
T 58400 48900 5 10 0 0 90 0 1
device=vpulse
T 58200 48900 5 10 0 0 90 0 1
footprint=none
T 58600 49600 5 10 1 1 0 0 1
value=PULSE 0 10 20u 40n 40n 40u 130u
}
C 60100 49000 1 90 0 GND-1.sym
N 49500 45300 50400 45300 4
C 54300 51000 1 180 0 SPICE_PNP-1.sym
{
T 53500 50000 5 10 1 1 90 0 1
refdes=XTpu
T 54200 49500 5 10 0 0 180 0 1
symversion=1.0
T 54200 49300 5 10 0 0 180 0 1
device=TRANSISTOR
T 53700 50000 5 10 1 1 90 0 1
model-name=BCR48PNpnp
T 54200 49700 5 10 0 0 180 0 1
file=BCR48PN.cir
}
N 52200 51200 53800 51200 4
C 52000 49900 1 180 0 res-1.sym
{
T 51200 50150 5 10 1 1 0 0 1
refdes=Rpu
T 51800 49200 5 10 0 0 180 0 1
symversion=1.1
T 51800 49000 5 10 0 0 180 0 1
device=RESISTOR
T 51800 48800 5 10 0 0 180 0 1
footprint=ACY100
T 51200 49950 5 10 1 1 0 0 1
value=22k
}
N 50400 49800 51000 49800 4
N 52000 49800 53800 49800 4
{
T 52400 49850 5 10 1 1 0 0 1
netname=pullup
}
N 53800 49800 53800 50000 4
C 57700 50400 1 0 0 res-1.sym
{
T 57900 50850 5 10 1 1 0 0 1
refdes=RY3
T 57900 51100 5 10 0 0 0 0 1
symversion=1.1
T 57900 51300 5 10 0 0 0 0 1
device=RESISTOR
T 57900 51500 5 10 0 0 0 0 1
footprint=ACY100
T 57900 50650 5 10 1 1 0 0 1
value=380
}
C 59700 50200 1 90 0 vpulse-1.sym
{
T 58600 51100 5 10 1 1 0 0 1
refdes=V_ctrl_pu
T 58400 50200 5 10 0 0 90 0 1
device=vpulse
T 58200 50200 5 10 0 0 90 0 1
footprint=none
T 58600 50900 5 10 1 1 0 0 1
value=PULSE 0 10 10u 40n 40n 100u 130u
}
C 60100 50300 1 90 0 GND-1.sym
N 54300 50500 57700 50500 4
{
T 54400 50550 5 10 1 1 0 0 1
netname=#ctrl_pu
}
C 53600 52500 1 0 0 GND-1.sym
T 54500 57700 9 24 1 0 0 3 2
Transient simulation of FPGA/Memory pin voltage
at different driver states (VCC, VPP, GND)
