@ARTICLE{1,
author={C. H. -. {Kim} and H. {Soeleman} and K. {Roy}},
journal={IEEETransactions on Very Large Scale Integration (VLSI) Systems},
title={Ultra-low-power DLMS adaptive filter for hearing aid applications},
year={2003},
volume={11},
number={6},
pages={1058-1067},
doi={10.1109/TVLSI.2003.819573}}


@INPROCEEDINGS{2,
author={S. {Gao} and G. {Yang} and X. {Qiu} and C. {Yang} and C. {Zhang} and B. {Li} and C. {Gao} and H. {Jiang} and Z. {Wang} and J. {Hu} and J. {Xiao} and B. {Zhang} and C. {Lee} and Y. {Zhao} and W. {Kong}},
booktitle={2019 IEEE International Electron Devices Meeting (IEDM)},
title={Programmable Linear RAM: A New Flash Memory-based Memristor for Artificial Synapses and Its Application to Speech Recognition System},
year={2019},
volume={},
number={},
pages={14.1.1-14.1.4},
doi={10.1109/IEDM19573.2019.8993598}}


@INPROCEEDINGS{3,
author={W. {Shan} and M. {Yang} and J. {Xu} and Y. {Lu} and S. {Zhang} and T. {Wang} and J. {Yang} and L. {Shi} and M. {Seok}},
booktitle={2020 IEEE International Solid- State Circuits Conference - (ISSCC)},
title={14.1 A 510nW 0.41V Low-Memory Low-Computation Keyword-Spotting Chip Using Serial FFT-Based MFCC and Binarized Depthwise Separable Convolutional Neural Network in 28nm CMOS},
year={2020},
volume={},
number={},
pages={230-232},
doi={10.1109/ISSCC19947.2020.9063000}}


@article{4,
  author    = {Yewei Zhang and
               Kejie Huang and
               Rui Xiao and
               Haibin Shen},
  title     = {An 8-bit In Resistive Memory Computing Core with Regulated Passive
               Neuron and Bit Line Weight Mapping},
  journal   = {CoRR},
  volume    = {abs/2008.11669},
  year      = {2020},
  url       = {https://arxiv.org/abs/2008.11669},
  archivePrefix = {arXiv},
  eprint    = {2008.11669},
  timestamp = {Tue, 15 Sep 2020 20:52:22 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/abs-2008-11669.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}


@ARTICLE{5,
author={H.E.Yantir and Wenzhe Guo and A.M.Eltawil and F.J.Kurdahi and K.N.Salama},
journal={Micromachines(Basel)},
title={An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor},
year={2019},
volume={10},
number={8},
pages={},
doi={}}


@ARTICLE{6,
author={N. {Le Ba} and T. T. {Kim}},
journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
title={An Area Efficient 1024-Point Low Power Radix-22 FFT Processor With Feed-Forward Multiple Delay Commutators},
year={2018},
volume={65},
number={10},
pages={3291-3299},
doi={10.1109/TCSI.2018.2831007}}


@article{7,
  author    = {Shaohan Liu and
               Dake Liu},
  title     = {A High-Flexible Low-Latency Memory-Based {FFT} Processor for 4G, WLAN,
               and Future 5G},
  journal   = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume    = {27},
  number    = {3},
  pages     = {511--523},
  year      = {2019},
  url       = {https://doi.org/10.1109/TVLSI.2018.2879675},
  doi       = {10.1109/TVLSI.2018.2879675},
  timestamp = {Wed, 11 Mar 2020 18:16:55 +0100},
  biburl    = {https://dblp.org/rec/journals/tvlsi/LiuL19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@ARTICLE{8,
author={M. {Garrido} and S. {Huang} and S. {Chen} and O. {Gustafsson}},
journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
title={The Serial Commutator FFT},
year={2016},
volume={63},
number={10},
pages={974-978},
doi={10.1109/TCSII.2016.2538119}}

@ARTICLE{9,
author={B. {Yuan} and Y. {Wang} and Z. {Wang}},
journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
title={Area-Efficient Scaling-Free DFT/FFT Design Using Stochastic Computing},
year={2016},
volume={63},
number={12},
pages={1131-1135},
doi={10.1109/TCSII.2016.2603465}}

@ARTICLE{10,
author={C. {Yang} and T. {Yu} and D. {Markovic}},
journal={IEEE Journal of Solid-State Circuits},
title={Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example},
year={2012},
volume={47},
number={3},
pages={757-768},
doi={10.1109/JSSC.2011.2176163}}

@ARTICLE{11,
author={J. {Chen} and J. {Hu} and S. {Lee} and G. E. {Sobelman}},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems},
year={2015},
volume={23},
number={2},
pages={221-229},
doi={10.1109/TVLSI.2014.2304834}}

@ARTICLE{12,
author={Y. {Chang}},
journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
title={An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design},
year={2008},
volume={55},
number={12},
pages={1234-1238},
doi={10.1109/TCSII.2008.2008074}}

@ARTICLE{13,
author={Z. {Wang} and X. {Liu} and B. {He} and F. {Yu}},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT},
year={2015},
volume={23},
number={5},
pages={973-977},
doi={10.1109/TVLSI.2014.2319335}}

@INPROCEEDINGS{14,
author={J. {Yu} and H. A. D. {Nguyen} and L. {Xie} and M. {Taouil} and S. {Hamdioui}},
booktitle={2018 Design, Automation   Test in Europe Conference   Exhibition (DATE)},
title={Memristive devices for computation-in-memory},
year={2018},
volume={},
number={},
pages={1646-1651},
doi={10.23919/DATE.2018.8342278}}
