{"vcs1":{"timestamp_begin":1680397501.985579781, "rt":1.62, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1680397503.636852931, "rt":1.69, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680397505.548060058, "rt":1.41, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680397501.703198959}
{"VCS_COMP_START_TIME": 1680397501.703198959}
{"VCS_COMP_END_TIME": 1680397507.969239356}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339208}}
{"stitch_vcselab": {"peak_mem": 239016}}
