0.7
2020.2
Oct 14 2022
05:20:55
E:/ECE385/lab2.2/lab2.2/lab2.2.sim/sim_1/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sim_1/imports/sim_source/testbench_8.sv,1694037670,systemVerilog,,,,testbench,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Control.sv,1694044308,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/HexDriver.sv,,control,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/HexDriver.sv,1694037670,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Processor.sv,,HexDriver,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Processor.sv,1694044830,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Reg_4.sv,,Processor,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Reg_4.sv,1694040532,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Register_unit.sv,,reg_8,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Register_unit.sv,1694039788,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Router.sv,,register_unit,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Router.sv,1694037670,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Synchronizers.sv,,router,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/Synchronizers.sv,1694037670,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/compute.sv,,sync;sync_r0;sync_r1,,uvm,,,,,,
E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sources_1/imports/design_source/compute.sv,1694037670,systemVerilog,,E:/ECE385/lab2.2/lab2.2/lab2.2.srcs/sim_1/imports/sim_source/testbench_8.sv,,compute,,uvm,,,,,,
