--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schema.twx main_schema.ncd -o main_schema.twr
main_schema.pcf -ucf ADC_DAC.ucf -ucf PS2_USB_SDC.ucf -ucf GenIO.ucf

Design file:              main_schema.ncd
Physical constraint file: main_schema.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 72546 paths analyzed, 2917 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.480ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_94/State_23 (SLICE_X35Y49.F4), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/key_1 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.480ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/key_1 to XLXI_2/XLXI_4/XLXI_94/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.XQ      Tcko                  0.592   XLXI_9/key<1>
                                                       XLXI_9/key_1
    SLICE_X44Y67.G4      net (fanout=13)       2.163   XLXI_9/key<1>
    SLICE_X44Y67.Y       Tilo                  0.759   N45
                                                       XLXI_8/ASCII<2>16
    SLICE_X44Y63.G2      net (fanout=5)        1.026   N7
    SLICE_X44Y63.X       Tif5x                 1.152   XLXN_108<1>
                                                       XLXI_8/ASCII<1>67_F
                                                       XLXI_8/ASCII<1>67
    SLICE_X35Y53.F1      net (fanout=1)        1.481   XLXN_108<1>
    SLICE_X35Y53.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/nrClus<10>
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.F1      net (fanout=1)        1.008   XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.X       Tilo                  0.759   XLXI_2/N493
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159_SW0
    SLICE_X36Y51.G3      net (fanout=2)        0.383   XLXI_2/N493
    SLICE_X36Y51.Y       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159
    SLICE_X36Y51.F3      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/NextState_and0010159/O
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.G4      net (fanout=1)        0.348   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0
    SLICE_X35Y49.F4      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0/O
    SLICE_X35Y49.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>1831
                                                       XLXI_2/XLXI_4/XLXI_94/State_23
    -------------------------------------------------  ---------------------------
    Total                                     13.480ns (7.025ns logic, 6.455ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/key_2 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.872ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/key_2 to XLXI_2/XLXI_4/XLXI_94/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.YQ      Tcko                  0.652   XLXI_9/key<3>
                                                       XLXI_9/key_2
    SLICE_X44Y62.G3      net (fanout=13)       1.241   XLXI_9/key<2>
    SLICE_X44Y62.Y       Tilo                  0.759   XLXI_8/ASCII<1>3
                                                       XLXI_8/ASCII<1>3_SW0
    SLICE_X44Y62.F2      net (fanout=1)        0.399   XLXI_8/ASCII<1>3_SW0/O
    SLICE_X44Y62.X       Tilo                  0.759   XLXI_8/ASCII<1>3
                                                       XLXI_8/ASCII<1>3
    SLICE_X44Y63.G1      net (fanout=1)        0.122   XLXI_8/ASCII<1>3
    SLICE_X44Y63.X       Tif5x                 1.152   XLXN_108<1>
                                                       XLXI_8/ASCII<1>67_F
                                                       XLXI_8/ASCII<1>67
    SLICE_X35Y53.F1      net (fanout=1)        1.481   XLXN_108<1>
    SLICE_X35Y53.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/nrClus<10>
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.F1      net (fanout=1)        1.008   XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.X       Tilo                  0.759   XLXI_2/N493
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159_SW0
    SLICE_X36Y51.G3      net (fanout=2)        0.383   XLXI_2/N493
    SLICE_X36Y51.Y       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159
    SLICE_X36Y51.F3      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/NextState_and0010159/O
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.G4      net (fanout=1)        0.348   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0
    SLICE_X35Y49.F4      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0/O
    SLICE_X35Y49.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>1831
                                                       XLXI_2/XLXI_4/XLXI_94/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.872ns (7.844ns logic, 5.028ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/key_5 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.870ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/key_5 to XLXI_2/XLXI_4/XLXI_94/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.XQ      Tcko                  0.592   XLXI_9/key<5>
                                                       XLXI_9/key_5
    SLICE_X47Y66.G1      net (fanout=12)       2.024   XLXI_9/key<5>
    SLICE_X47Y66.Y       Tilo                  0.704   N112
                                                       XLXI_8/ASCII<1>56_SW0
    SLICE_X44Y63.F2      net (fanout=1)        0.610   N27
    SLICE_X44Y63.X       Tif5x                 1.152   XLXN_108<1>
                                                       XLXI_8/ASCII<1>67_G
                                                       XLXI_8/ASCII<1>67
    SLICE_X35Y53.F1      net (fanout=1)        1.481   XLXN_108<1>
    SLICE_X35Y53.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/nrClus<10>
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.F1      net (fanout=1)        1.008   XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.X       Tilo                  0.759   XLXI_2/N493
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159_SW0
    SLICE_X36Y51.G3      net (fanout=2)        0.383   XLXI_2/N493
    SLICE_X36Y51.Y       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159
    SLICE_X36Y51.F3      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/NextState_and0010159/O
    SLICE_X36Y51.X       Tilo                  0.759   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.G4      net (fanout=1)        0.348   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>110
    SLICE_X35Y49.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0
    SLICE_X35Y49.F4      net (fanout=1)        0.023   XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>129_SW0/O
    SLICE_X35Y49.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<23>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<8>1831
                                                       XLXI_2/XLXI_4/XLXI_94/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.870ns (6.970ns logic, 5.900ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_94/State_24 (SLICE_X33Y42.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.147ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 to XLXI_2/XLXI_4/XLXI_94/State_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.YQ       Tcko                  0.652   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2
    SLICE_X42Y46.G4      net (fanout=65)       6.596   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
    SLICE_X42Y46.Y       Tilo                  0.759   XLXI_2/N193
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/RxAbort_or000011
    SLICE_X43Y46.G1      net (fanout=5)        0.225   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/N28
    SLICE_X43Y46.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>121
    SLICE_X43Y46.F3      net (fanout=9)        0.045   XLXI_2/XLXI_4/XLXI_94/N51
    SLICE_X43Y46.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>151
    SLICE_X33Y50.G4      net (fanout=4)        1.218   XLXI_2/XLXI_4/XLXI_94/N119
    SLICE_X33Y50.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.SR      net (fanout=1)        0.630   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.CLK     Tsrck                 0.910   XLXI_2/XLXI_4/XLXI_94/State<24>
                                                       XLXI_2/XLXI_4/XLXI_94/State_24
    -------------------------------------------------  ---------------------------
    Total                                     13.147ns (4.433ns logic, 8.714ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_1 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.355ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_1 to XLXI_2/XLXI_4/XLXI_94/State_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y87.XQ      Tcko                  0.591   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<1>
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_1
    SLICE_X42Y46.G1      net (fanout=76)       5.865   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<1>
    SLICE_X42Y46.Y       Tilo                  0.759   XLXI_2/N193
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/RxAbort_or000011
    SLICE_X43Y46.G1      net (fanout=5)        0.225   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/N28
    SLICE_X43Y46.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>121
    SLICE_X43Y46.F3      net (fanout=9)        0.045   XLXI_2/XLXI_4/XLXI_94/N51
    SLICE_X43Y46.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>151
    SLICE_X33Y50.G4      net (fanout=4)        1.218   XLXI_2/XLXI_4/XLXI_94/N119
    SLICE_X33Y50.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.SR      net (fanout=1)        0.630   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.CLK     Tsrck                 0.910   XLXI_2/XLXI_4/XLXI_94/State<24>
                                                       XLXI_2/XLXI_4/XLXI_94/State_24
    -------------------------------------------------  ---------------------------
    Total                                     12.355ns (4.372ns logic, 7.983ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.124 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 to XLXI_2/XLXI_4/XLXI_94/State_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.YQ       Tcko                  0.652   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2
    SLICE_X25Y47.F2      net (fanout=65)       4.906   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
    SLICE_X25Y47.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXN_589
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/Busy
    SLICE_X43Y46.F1      net (fanout=23)       1.812   XLXI_2/XLXI_4/XLXN_589
    SLICE_X43Y46.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>151
    SLICE_X33Y50.G4      net (fanout=4)        1.218   XLXI_2/XLXI_4/XLXI_94/N119
    SLICE_X33Y50.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.SR      net (fanout=1)        0.630   XLXI_2/XLXI_4/XLXI_94/State_mux0002<7>115
    SLICE_X33Y42.CLK     Tsrck                 0.910   XLXI_2/XLXI_4/XLXI_94/State<24>
                                                       XLXI_2/XLXI_4/XLXI_94/State_24
    -------------------------------------------------  ---------------------------
    Total                                     12.240ns (3.674ns logic, 8.566ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_94/State_22 (SLICE_X39Y48.F2), 195 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.118 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 to XLXI_2/XLXI_4/XLXI_94/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.YQ       Tcko                  0.652   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2
    SLICE_X42Y46.G4      net (fanout=65)       6.596   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
    SLICE_X42Y46.Y       Tilo                  0.759   XLXI_2/N193
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/RxAbort_or000011
    SLICE_X43Y46.G1      net (fanout=5)        0.225   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/N28
    SLICE_X43Y46.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>121
    SLICE_X43Y46.F3      net (fanout=9)        0.045   XLXI_2/XLXI_4/XLXI_94/N51
    SLICE_X43Y46.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>151
    SLICE_X36Y49.G2      net (fanout=4)        0.736   XLXI_2/XLXI_4/XLXI_94/N119
    SLICE_X36Y49.X       Tif5x                 1.152   XLXI_2/N443
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0_F
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0
    SLICE_X39Y48.F2      net (fanout=1)        0.427   XLXI_2/N443
    SLICE_X39Y48.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<22>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>11861
                                                       XLXI_2/XLXI_4/XLXI_94/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.837ns (4.808ns logic, 8.029ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.118 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2 to XLXI_2/XLXI_4/XLXI_94/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y91.YQ       Tcko                  0.652   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State_2
    SLICE_X42Y46.G4      net (fanout=65)       6.596   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/State<2>
    SLICE_X42Y46.Y       Tilo                  0.759   XLXI_2/N193
                                                       XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/RxAbort_or000011
    SLICE_X43Y46.G1      net (fanout=5)        0.225   XLXI_2/XLXI_4/XLXI_96/I_SectRdrControl/N28
    SLICE_X43Y46.Y       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>121
    SLICE_X43Y46.F3      net (fanout=9)        0.045   XLXI_2/XLXI_4/XLXI_94/N51
    SLICE_X43Y46.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/N119
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>151
    SLICE_X36Y49.F2      net (fanout=4)        0.696   XLXI_2/XLXI_4/XLXI_94/N119
    SLICE_X36Y49.X       Tif5x                 1.152   XLXI_2/N443
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0_G
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0
    SLICE_X39Y48.F2      net (fanout=1)        0.427   XLXI_2/N443
    SLICE_X39Y48.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<22>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>11861
                                                       XLXI_2/XLXI_4/XLXI_94/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.797ns (4.808ns logic, 7.989ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/key_1 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_94/State_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.796ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/key_1 to XLXI_2/XLXI_4/XLXI_94/State_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.XQ      Tcko                  0.592   XLXI_9/key<1>
                                                       XLXI_9/key_1
    SLICE_X44Y67.G4      net (fanout=13)       2.163   XLXI_9/key<1>
    SLICE_X44Y67.Y       Tilo                  0.759   N45
                                                       XLXI_8/ASCII<2>16
    SLICE_X44Y63.G2      net (fanout=5)        1.026   N7
    SLICE_X44Y63.X       Tif5x                 1.152   XLXN_108<1>
                                                       XLXI_8/ASCII<1>67_F
                                                       XLXI_8/ASCII<1>67
    SLICE_X35Y53.F1      net (fanout=1)        1.481   XLXN_108<1>
    SLICE_X35Y53.X       Tilo                  0.704   XLXI_2/XLXI_4/XLXI_94/nrClus<10>
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.F1      net (fanout=1)        1.008   XLXI_2/XLXI_4/XLXI_94/NextState_and001032
    SLICE_X34Y52.X       Tilo                  0.759   XLXI_2/N493
                                                       XLXI_2/XLXI_4/XLXI_94/NextState_and0010159_SW0
    SLICE_X36Y49.G1      net (fanout=2)        0.736   XLXI_2/N493
    SLICE_X36Y49.X       Tif5x                 1.152   XLXI_2/N443
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0_F
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>1143_SW0
    SLICE_X39Y48.F2      net (fanout=1)        0.427   XLXI_2/N443
    SLICE_X39Y48.CLK     Tfck                  0.837   XLXI_2/XLXI_4/XLXI_94/State<22>
                                                       XLXI_2/XLXI_4/XLXI_94/State_mux0002<9>11861
                                                       XLXI_2/XLXI_4/XLXI_94/State_22
    -------------------------------------------------  ---------------------------
    Total                                     12.796ns (5.955ns logic, 6.841ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/sr4B_3_1 (SLICE_X67Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_3/sr4B_2_1 (FF)
  Destination:          XLXI_2/XLXI_3/sr4B_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_3/sr4B_2_1 to XLXI_2/XLXI_3/sr4B_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y56.XQ      Tcko                  0.474   XLXI_2/XLXI_3/sr4B_2_1
                                                       XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y56.BX      net (fanout=4)        0.405   XLXI_2/XLXI_3/sr4B_2_1
    SLICE_X67Y56.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_3/sr4B_3_1
                                                       XLXI_2/XLXI_3/sr4B_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.567ns logic, 0.405ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/iFmtSRate_7 (SLICE_X65Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_3/sr4B_1_7 (FF)
  Destination:          XLXI_2/XLXI_3/iFmtSRate_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_3/sr4B_1_7 to XLXI_2/XLXI_3/iFmtSRate_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y47.XQ      Tcko                  0.474   XLXI_2/XLXI_3/sr4B_1_7
                                                       XLXI_2/XLXI_3/sr4B_1_7
    SLICE_X65Y47.BX      net (fanout=6)        0.415   XLXI_2/XLXI_3/sr4B_1_7
    SLICE_X65Y47.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_3/iFmtSRate<7>
                                                       XLXI_2/XLXI_3/iFmtSRate_7
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.567ns logic, 0.415ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAMB16_X1Y4.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_4/XLXI_94/DO_3 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.050 - 0.023)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_4/XLXI_94/DO_3 to XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y31.XQ      Tcko                  0.474   XLXI_2/XLXI_4/XLXI_94/DO<3>
                                                       XLXI_2/XLXI_4/XLXI_94/DO_3
    RAMB16_X1Y4.DIA3     net (fanout=1)        0.690   XLXI_2/XLXI_4/XLXI_94/DO<3>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   XLXI_2/XLXI_4/XLXI_89/Mram_BRAM
                                                       XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.348ns logic, 0.690ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   13.480|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 72546 paths, 0 nets, and 7207 connections

Design statistics:
   Minimum period:  13.480ns{1}   (Maximum frequency:  74.184MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 09 17:32:57 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



