{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472309243657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472309243659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 27 09:47:23 2016 " "Processing started: Sat Aug 27 09:47:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472309243659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472309243659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472309243659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1472309270122 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE0_NANO_SOC_QSYS.qsys " "Elaborating Qsys system entity \"DE0_NANO_SOC_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309297039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:30 Progress: Loading DE0_NANO_SOC_GHRD_last/DE0_NANO_SOC_QSYS.qsys " "2016.08.27.09:48:30 Progress: Loading DE0_NANO_SOC_GHRD_last/DE0_NANO_SOC_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309310979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:32 Progress: Reading input file " "2016.08.27.09:48:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309312452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:32 Progress: Adding RTC_SCL \[altera_avalon_pio 15.0\] " "2016.08.27.09:48:32 Progress: Adding RTC_SCL \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309312883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:33 Progress: Parameterizing module RTC_SCL " "2016.08.27.09:48:33 Progress: Parameterizing module RTC_SCL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309313048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:33 Progress: Adding RTC_SDA \[altera_avalon_pio 15.0\] " "2016.08.27.09:48:33 Progress: Adding RTC_SDA \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309313054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:33 Progress: Parameterizing module RTC_SDA " "2016.08.27.09:48:33 Progress: Parameterizing module RTC_SDA" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309313056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:33 Progress: Adding adc_ltc2308 \[adc_ltc2308 1.1\] " "2016.08.27.09:48:33 Progress: Adding adc_ltc2308 \[adc_ltc2308 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309313058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:36 Progress: Parameterizing module adc_ltc2308 " "2016.08.27.09:48:36 Progress: Parameterizing module adc_ltc2308" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309316485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:36 Progress: Adding clk_50 \[clock_source 15.0\] " "2016.08.27.09:48:36 Progress: Adding clk_50 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309316490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:36 Progress: Parameterizing module clk_50 " "2016.08.27.09:48:36 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309316832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.0\] " "2016.08.27.09:48:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309316833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:38 Progress: Parameterizing module jtag_uart " "2016.08.27.09:48:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309318402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:38 Progress: Adding nios2_qsys \[altera_nios2_qsys 15.0\] " "2016.08.27.09:48:38 Progress: Adding nios2_qsys \[altera_nios2_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309318404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:39 Progress: Parameterizing module nios2_qsys " "2016.08.27.09:48:39 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309319229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:39 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 15.0\] " "2016.08.27.09:48:39 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309319241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:39 Progress: Parameterizing module onchip_memory2 " "2016.08.27.09:48:39 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309319371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:39 Progress: Adding pll_sys \[altera_pll 15.0\] " "2016.08.27.09:48:39 Progress: Adding pll_sys \[altera_pll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309319373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Parameterizing module pll_sys " "2016.08.27.09:48:42 Progress: Parameterizing module pll_sys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Adding print \[altera_avalon_pio 15.0\] " "2016.08.27.09:48:42 Progress: Adding print \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Parameterizing module print " "2016.08.27.09:48:42 Progress: Parameterizing module print" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Adding sw \[altera_avalon_pio 15.0\] " "2016.08.27.09:48:42 Progress: Adding sw \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Parameterizing module sw " "2016.08.27.09:48:42 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Adding sys_clk \[altera_avalon_timer 15.0\] " "2016.08.27.09:48:42 Progress: Adding sys_clk \[altera_avalon_timer 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Parameterizing module sys_clk " "2016.08.27.09:48:42 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.0\] " "2016.08.27.09:48:42 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Parameterizing module sysid_qsys " "2016.08.27.09:48:42 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:42 Progress: Adding uart_0 \[altera_avalon_uart 15.0\] " "2016.08.27.09:48:42 Progress: Adding uart_0 \[altera_avalon_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309322998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:43 Progress: Parameterizing module uart_0 " "2016.08.27.09:48:43 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309323056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:43 Progress: Building connections " "2016.08.27.09:48:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309323057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:43 Progress: Parameterizing connections " "2016.08.27.09:48:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309323145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:43 Progress: Validating " "2016.08.27.09:48:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309323153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.08.27.09:48:50 Progress: Done reading input file " "2016.08.27.09:48:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309330917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.RTC_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE0_NANO_SOC_QSYS.RTC_SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332117 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE0_NANO_SOC_QSYS.nios2_qsys: Nios II Classic cores are now superseded by improved Gen 2 cores. " "DE0_NANO_SOC_QSYS.nios2_qsys: Nios II Classic cores are now superseded by improved Gen 2 cores." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "DE0_NANO_SOC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.pll_sys: Able to implement PLL with user settings " "DE0_NANO_SOC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE0_NANO_SOC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE0_NANO_SOC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE0_NANO_SOC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309332136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS: Generating DE0_NANO_SOC_QSYS \"DE0_NANO_SOC_QSYS\" for QUARTUS_SYNTH " "DE0_NANO_SOC_QSYS: Generating DE0_NANO_SOC_QSYS \"DE0_NANO_SOC_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309336825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309342865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309342966 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE0_NANO_SOC_QSYS: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\" " "DE0_NANO_SOC_QSYS: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1472309352333 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE0_NANO_SOC_QSYS: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\" " "DE0_NANO_SOC_QSYS: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1472309352334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SCL: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SCL' " "RTC_SCL: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309361719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SCL:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_RTC_SCL --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0001_RTC_SCL_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0001_RTC_SCL_gen//DE0_NANO_SOC_QSYS_RTC_SCL_component_configuration.pl  --do_build_sim=0  \] " "RTC_SCL:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_RTC_SCL --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0001_RTC_SCL_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0001_RTC_SCL_gen//DE0_NANO_SOC_QSYS_RTC_SCL_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309361720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SCL: Done RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SCL' " "RTC_SCL: Done RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309363534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SCL: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"RTC_SCL\" " "RTC_SCL: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"RTC_SCL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309363543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SDA: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SDA' " "RTC_SDA: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309363736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SDA:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_RTC_SDA --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0002_RTC_SDA_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0002_RTC_SDA_gen//DE0_NANO_SOC_QSYS_RTC_SDA_component_configuration.pl  --do_build_sim=0  \] " "RTC_SDA:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_RTC_SDA --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0002_RTC_SDA_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0002_RTC_SDA_gen//DE0_NANO_SOC_QSYS_RTC_SDA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309363737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SDA: Done RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SDA' " "RTC_SDA: Done RTL generation for module 'DE0_NANO_SOC_QSYS_RTC_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309364276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RTC_SDA: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"RTC_SDA\" " "RTC_SDA: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"RTC_SDA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309364283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_ltc2308: \"DE0_NANO_SOC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\" " "Adc_ltc2308: \"DE0_NANO_SOC_QSYS\" instantiated adc_ltc2308 \"adc_ltc2308\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309364541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309364989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_jtag_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0004_jtag_uart_gen//DE0_NANO_SOC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_jtag_uart --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0004_jtag_uart_gen//DE0_NANO_SOC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309364989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE0_NANO_SOC_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE0_NANO_SOC_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309365954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309365968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309366615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_NANO_SOC_QSYS_nios2_qsys --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0005_nios2_qsys_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0005_nios2_qsys_gen//DE0_NANO_SOC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys:   Generation command is \[exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_NANO_SOC_QSYS_nios2_qsys --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0005_nios2_qsys_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0005_nios2_qsys_gen//DE0_NANO_SOC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309366615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:34 (*) Starting Nios II generation " "Nios2_qsys: # 2016.08.27 09:49:34 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:34 (*)   Checking for plaintext license. " "Nios2_qsys: # 2016.08.27 09:49:34 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:48 (*)   Plaintext license not found. " "Nios2_qsys: # 2016.08.27 09:49:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:48 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys: # 2016.08.27 09:49:48 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Encrypted license found.  SOF will not be time-limited. " "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Creating all objects for CPU " "Nios2_qsys: # 2016.08.27 09:49:51 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:51 (*)     Testbench " "Nios2_qsys: # 2016.08.27 09:49:51 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:52 (*)     Instruction decoding " "Nios2_qsys: # 2016.08.27 09:49:52 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:52 (*)       Instruction fields " "Nios2_qsys: # 2016.08.27 09:49:52 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:52 (*)       Instruction decodes " "Nios2_qsys: # 2016.08.27 09:49:52 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:53 (*)       Signals for RTL simulation waveforms " "Nios2_qsys: # 2016.08.27 09:49:53 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:53 (*)       Instruction controls " "Nios2_qsys: # 2016.08.27 09:49:53 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:54 (*)     Pipeline frontend " "Nios2_qsys: # 2016.08.27 09:49:54 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:49:54 (*)     Pipeline backend " "Nios2_qsys: # 2016.08.27 09:49:54 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:50:00 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2016.08.27 09:50:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:50:07 (*)   Creating encrypted RTL " "Nios2_qsys: # 2016.08.27 09:50:07 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2016.08.27 09:50:09 (*) Done Nios II generation " "Nios2_qsys: # 2016.08.27 09:50:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'DE0_NANO_SOC_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'DE0_NANO_SOC_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"DE0_NANO_SOC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"DE0_NANO_SOC_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_onchip_memory2 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0006_onchip_memory2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0006_onchip_memory2_gen//DE0_NANO_SOC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_onchip_memory2 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0006_onchip_memory2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0006_onchip_memory2_gen//DE0_NANO_SOC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE0_NANO_SOC_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE0_NANO_SOC_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_sys: \"DE0_NANO_SOC_QSYS\" instantiated altera_pll \"pll_sys\" " "Pll_sys: \"DE0_NANO_SOC_QSYS\" instantiated altera_pll \"pll_sys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309410929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Print: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_print' " "Print: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_print'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Print:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_print --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0008_print_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0008_print_gen//DE0_NANO_SOC_QSYS_print_component_configuration.pl  --do_build_sim=0  \] " "Print:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_print --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0008_print_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0008_print_gen//DE0_NANO_SOC_QSYS_print_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Print: Done RTL generation for module 'DE0_NANO_SOC_QSYS_print' " "Print: Done RTL generation for module 'DE0_NANO_SOC_QSYS_print'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Print: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"print\" " "Print: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"print\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_sw' " "Sw: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_sw --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0009_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0009_sw_gen//DE0_NANO_SOC_QSYS_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_sw --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0009_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0009_sw_gen//DE0_NANO_SOC_QSYS_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309411670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'DE0_NANO_SOC_QSYS_sw' " "Sw: Done RTL generation for module 'DE0_NANO_SOC_QSYS_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309412421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"sw\" " "Sw: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309412426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_sys_clk' " "Sys_clk: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_sys_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309412452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk:   Generation command is \[exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_sys_clk --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0010_sys_clk_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0010_sys_clk_gen//DE0_NANO_SOC_QSYS_sys_clk_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk:   Generation command is \[exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_sys_clk --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0010_sys_clk_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0010_sys_clk_gen//DE0_NANO_SOC_QSYS_sys_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309412452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: Done RTL generation for module 'DE0_NANO_SOC_QSYS_sys_clk' " "Sys_clk: Done RTL generation for module 'DE0_NANO_SOC_QSYS_sys_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309413318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_timer \"sys_clk\" " "Sys_clk: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_timer \"sys_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309413325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309413436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_uart_0' " "Uart_0: Starting RTL generation for module 'DE0_NANO_SOC_QSYS_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309413520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_uart_0 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0012_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0012_uart_0_gen//DE0_NANO_SOC_QSYS_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_NANO_SOC_QSYS_uart_0 --dir=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0012_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Holguer/AppData/Local/Temp/alt7040_1506823632298404757.dir/0012_uart_0_gen//DE0_NANO_SOC_QSYS_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309413521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'DE0_NANO_SOC_QSYS_uart_0' " "Uart_0: Done RTL generation for module 'DE0_NANO_SOC_QSYS_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309414858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"DE0_NANO_SOC_QSYS\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309414865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309421588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309422105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309422579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309423091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309423562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309424090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309424557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309425045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309425499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309425947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309426336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE0_NANO_SOC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE0_NANO_SOC_QSYS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE0_NANO_SOC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE0_NANO_SOC_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE0_NANO_SOC_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE0_NANO_SOC_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\" " "Nios2_qsys_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\" " "Nios2_qsys_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\" " "Nios2_qsys_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309432971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\" " "Rsp_demux_009: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309433721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309434329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309435024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309435076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE0_NANO_SOC_QSYS: Done \"DE0_NANO_SOC_QSYS\" with 38 modules, 62 files " "DE0_NANO_SOC_QSYS: Done \"DE0_NANO_SOC_QSYS\" with 38 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1472309435078 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE0_NANO_SOC_QSYS.qsys " "Finished elaborating Qsys system entity \"DE0_NANO_SOC_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309438681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alarma.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alarma.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarma " "Found entity 1: alarma" {  } { { "modules/alarma.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/alarma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pwm_camara2 PWM_Camara2 ghrd.v(414) " "Verilog HDL Declaration information at ghrd.v(414): object \"pwm_camara2\" differs only in case from object \"PWM_Camara2\" in the same scope" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309442562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd " "Found entity 1: ghrd" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/async_trap_and_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/async_trap_and_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "modules/async_trap_and_reset.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async_trap_and_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/async.v 4 4 " "Found 4 design units, including 4 entities, in source file modules/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "modules/async.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442673 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "modules/async.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442673 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "modules/async.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442673 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "modules/async.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frecGen.v(20) " "Verilog HDL information at frecGen.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "modules/frecGen.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/frecGen.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1472309442675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/frecgen.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/frecgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 frecGen " "Found entity 1: frecGen" {  } { { "modules/frecGen.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/frecGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE max6675_decoder.v(6) " "Verilog HDL Declaration information at max6675_decoder.v(6): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "modules/max6675_decoder.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/max6675_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309442699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH max6675_decoder.v(5) " "Verilog HDL Declaration information at max6675_decoder.v(5): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "modules/max6675_decoder.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/max6675_decoder.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309442699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/max6675_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/max6675_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 max6675_decoder " "Found entity 1: max6675_decoder" {  } { { "modules/max6675_decoder.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/max6675_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "modules/PWM.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/PWM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/intr_capturer/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/intr_capturer/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "ip/intr_capturer/intr_capturer.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/intr_capturer/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442977 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309442998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309442998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443196 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443237 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443255 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443476 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309443494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443497 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309443806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309443806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fifo_tx_uart_dual_clock_fifo " "Found entity 1: soc_system_fifo_tx_uart_dual_clock_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444208 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_fifo_tx_uart_dcfifo_with_controls " "Found entity 2: soc_system_fifo_tx_uart_dcfifo_with_controls" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444208 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_fifo_tx_uart " "Found entity 3: soc_system_fifo_tx_uart" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fifo_rx_uart_dual_clock_fifo " "Found entity 1: soc_system_fifo_rx_uart_dual_clock_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444227 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_fifo_rx_uart_dcfifo_with_controls " "Found entity 2: soc_system_fifo_rx_uart_dcfifo_with_controls" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444227 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_fifo_rx_uart " "Found entity 3: soc_system_fifo_rx_uart" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mosfet_en.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mosfet_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Mosfet_en " "Found entity 1: soc_system_Mosfet_en" {  } { { "soc_system/synthesis/submodules/soc_system_Mosfet_en.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_Mosfet_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_max6675_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_max6675_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Max6675_Temp " "Found entity 1: soc_system_Max6675_Temp" {  } { { "soc_system/synthesis/submodules/soc_system_Max6675_Temp.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_Max6675_Temp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_buttons_inicio_emer_final_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_buttons_inicio_emer_final_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Buttons_Inicio_Emer_Final_control " "Found entity 1: soc_system_Buttons_Inicio_Emer_Final_control" {  } { { "soc_system/synthesis/submodules/soc_system_Buttons_Inicio_Emer_Final_control.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_Buttons_Inicio_Emer_Final_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alarm_div_32.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alarm_div_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Alarm_div_32 " "Found entity 1: soc_system_Alarm_div_32" {  } { { "soc_system/synthesis/submodules/soc_system_Alarm_div_32.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_Alarm_div_32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_adc_sel_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_adc_sel_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ADC_sel_channel " "Found entity 1: soc_system_ADC_sel_channel" {  } { { "soc_system/synthesis/submodules/soc_system_ADC_sel_channel.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_ADC_sel_channel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_adc_input_data.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_adc_input_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ADC_input_data " "Found entity 1: soc_system_ADC_input_data" {  } { { "soc_system/synthesis/submodules/soc_system_ADC_input_data.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_ADC_input_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifosensores.v 1 1 " "Found 1 design units, including 1 entities, in source file fifosensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 FifoSensores " "Found entity 1: FifoSensores" {  } { { "FifoSensores.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/FifoSensores.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_exchanger.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_exchanger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram_exchanger " "Found entity 1: Ram_exchanger" {  } { { "Ram_exchanger.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/Ram_exchanger.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/exchanger.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/exchanger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interchanger " "Found entity 1: interchanger" {  } { { "modules/Exchanger.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/Exchanger.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE i2c_slave.v(14) " "Verilog HDL Declaration information at i2c_slave.v(14): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "modules/i2c_slave.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/i2c_slave.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FINISH finish i2c_slave.v(31) " "Verilog HDL Declaration information at i2c_slave.v(31): object \"FINISH\" differs only in case from object \"finish\" in the same scope" {  } { { "modules/i2c_slave.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/i2c_slave.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "modules/i2c_slave.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/i2c_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444384 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ADC_System.v(34) " "Verilog HDL Module Instantiation warning at ADC_System.v(34): ignored dangling comma in List of Port Connections" {  } { { "modules/ADC_System.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/ADC_System.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1472309444389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/adc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_System " "Found entity 1: ADC_System" {  } { { "modules/ADC_System.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/ADC_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc_40mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc_40mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc_40mhz " "Found entity 1: pll_adc_40mhz" {  } { { "pll_adc_40mhz.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc_40mhz/pll_adc_40mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc_40mhz/pll_adc_40mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc_40mhz_0002 " "Found entity 1: pll_adc_40mhz_0002" {  } { { "pll_adc_40mhz/pll_adc_40mhz_0002.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz/pll_adc_40mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/de0_nano_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/de0_nano_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS " "Found entity 1: DE0_NANO_SOC_QSYS" {  } { { "db/ip/de0_nano_soc_qsys/de0_nano_soc_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/de0_nano_soc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_RTC_SCL " "Found entity 1: DE0_NANO_SOC_QSYS_RTC_SCL" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_scl.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_RTC_SDA " "Found entity 1: DE0_NANO_SOC_QSYS_RTC_SDA" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_sda.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_rtc_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_irq_mapper " "Found entity 1: DE0_NANO_SOC_QSYS_irq_mapper" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_irq_mapper.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_NANO_SOC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE0_NANO_SOC_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOC_QSYS_jtag_uart " "Found entity 5: DE0_NANO_SOC_QSYS_jtag_uart" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_soc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_soc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444523 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_soc_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_soc_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444528 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_soc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_soc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444533 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de0_nano_soc_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de0_nano_soc_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at de0_nano_soc_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1472309444536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444538 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309444562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309444562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_ic_data_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE0_NANO_SOC_QSYS_nios2_qsys_ic_tag_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOC_QSYS_nios2_qsys_bht_module " "Found entity 3: DE0_NANO_SOC_QSYS_nios2_qsys_bht_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE0_NANO_SOC_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE0_NANO_SOC_QSYS_nios2_qsys_dc_tag_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE0_NANO_SOC_QSYS_nios2_qsys_dc_data_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE0_NANO_SOC_QSYS_nios2_qsys_dc_victim_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: DE0_NANO_SOC_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci " "Found entity 26: DE0_NANO_SOC_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_NANO_SOC_QSYS_nios2_qsys " "Found entity 27: DE0_NANO_SOC_QSYS_nios2_qsys" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_mult_cell" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_nios2_qsys_test_bench " "Found entity 1: DE0_NANO_SOC_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_onchip_memory2 " "Found entity 1: DE0_NANO_SOC_QSYS_onchip_memory2" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_onchip_memory2.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_pll_sys " "Found entity 1: DE0_NANO_SOC_QSYS_pll_sys" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_pll_sys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_print.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_print.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_print " "Found entity 1: DE0_NANO_SOC_QSYS_print" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_print.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_print.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_sw " "Found entity 1: DE0_NANO_SOC_QSYS_sw" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sw.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_sys_clk " "Found entity 1: DE0_NANO_SOC_QSYS_sys_clk" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sys_clk.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sys_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_sysid_qsys " "Found entity 1: DE0_NANO_SOC_QSYS_sysid_qsys" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sysid_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_QSYS_uart_0_tx " "Found entity 1: DE0_NANO_SOC_QSYS_uart_0_tx" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOC_QSYS_uart_0_rx_stimulus_source " "Found entity 2: DE0_NANO_SOC_QSYS_uart_0_rx_stimulus_source" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOC_QSYS_uart_0_rx " "Found entity 3: DE0_NANO_SOC_QSYS_uart_0_rx" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOC_QSYS_uart_0_regs " "Found entity 4: DE0_NANO_SOC_QSYS_uart_0_regs" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOC_QSYS_uart_0 " "Found entity 5: DE0_NANO_SOC_QSYS_uart_0" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_uart_0.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "db/ip/de0_nano_soc_qsys/submodules/adc_data_fifo.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308_fifo.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446378 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446403 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_reset_controller.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_soc_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_soc_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/de0_nano_soc_qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309446431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309446431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309446432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309446432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_soc_qsys_nios2_qsys.v(2120) " "Verilog HDL or VHDL warning at de0_nano_soc_qsys_nios2_qsys.v(2120): conditional expression evaluates to a constant" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1472309446718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_soc_qsys_nios2_qsys.v(2122) " "Verilog HDL or VHDL warning at de0_nano_soc_qsys_nios2_qsys.v(2122): conditional expression evaluates to a constant" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1472309446718 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_soc_qsys_nios2_qsys.v(2278) " "Verilog HDL or VHDL warning at de0_nano_soc_qsys_nios2_qsys.v(2278): conditional expression evaluates to a constant" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1472309446719 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de0_nano_soc_qsys_nios2_qsys.v(3102) " "Verilog HDL or VHDL warning at de0_nano_soc_qsys_nios2_qsys.v(3102): conditional expression evaluates to a constant" {  } { { "db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/de0_nano_soc_qsys/submodules/de0_nano_soc_qsys_nios2_qsys.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1472309446727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd " "Elaborating entity \"ghrd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1472309447389 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd.v(131) " "Verilog HDL warning at ghrd.v(131): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 131 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1472309447445 "|ghrd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_alarm ghrd.v(207) " "Verilog HDL or VHDL warning at ghrd.v(207): object \"start_alarm\" assigned a value but never read" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309447447 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghrd.v(415) " "Verilog HDL assignment warning at ghrd.v(415): truncated value with size 32 to match size of target (1)" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309447477 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghrd.v(416) " "Verilog HDL assignment warning at ghrd.v(416): truncated value with size 32 to match size of target (1)" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309447478 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghrd.v(417) " "Verilog HDL assignment warning at ghrd.v(417): truncated value with size 32 to match size of target (1)" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309447478 "|ghrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghrd.v(418) " "Verilog HDL assignment warning at ghrd.v(418): truncated value with size 32 to match size of target (1)" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309447478 "|ghrd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd.v(131) " "Net \"fpga_debounced_buttons\" at ghrd.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1472309447569 "|ghrd"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[3\] GPIO_0\[19\] ghrd.v(61) " "Bidirectional port \"GPIO_0\[19\]\" at ghrd.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[3\]\"" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309447575 "|ghrd"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[2\] GPIO_0\[17\] ghrd.v(61) " "Bidirectional port \"GPIO_0\[17\]\" at ghrd.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[2\]\"" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309447575 "|ghrd"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[1\] GPIO_0\[15\] ghrd.v(61) " "Bidirectional port \"GPIO_0\[15\]\" at ghrd.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[1\]\"" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309447575 "|ghrd"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[0\] GPIO_0\[13\] ghrd.v(61) " "Bidirectional port \"GPIO_0\[13\]\" at ghrd.v(61) has a one-way connection to bidirectional port \"ARDUINO_IO\[0\]\"" {  } { { "ghrd.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 61 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309447575 "|ghrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarma alarma:alarma_parado_emergencia " "Elaborating entity \"alarma\" for hierarchy \"alarma:alarma_parado_emergencia\"" {  } { { "ghrd.v" "alarma_parado_emergencia" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 alarma.v(7) " "Verilog HDL assignment warning at alarma.v(7): truncated value with size 32 to match size of target (24)" {  } { { "modules/alarma.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/alarma.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309448102 "|ghrd|alarma:alarma_parado_emergencia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 alarma.v(10) " "Verilog HDL assignment warning at alarma.v(10): truncated value with size 32 to match size of target (15)" {  } { { "modules/alarma.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/alarma.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309448102 "|ghrd|alarma:alarma_parado_emergencia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd.v" "u0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ADC_input_data soc_system:u0\|soc_system_ADC_input_data:adc_input_data " "Elaborating entity \"soc_system_ADC_input_data\" for hierarchy \"soc_system:u0\|soc_system_ADC_input_data:adc_input_data\"" {  } { { "soc_system/synthesis/soc_system.v" "adc_input_data" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ADC_sel_channel soc_system:u0\|soc_system_ADC_sel_channel:adc_sel_channel " "Elaborating entity \"soc_system_ADC_sel_channel\" for hierarchy \"soc_system:u0\|soc_system_ADC_sel_channel:adc_sel_channel\"" {  } { { "soc_system/synthesis/soc_system.v" "adc_sel_channel" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Alarm_div_32 soc_system:u0\|soc_system_Alarm_div_32:alarm_div_32 " "Elaborating entity \"soc_system_Alarm_div_32\" for hierarchy \"soc_system:u0\|soc_system_Alarm_div_32:alarm_div_32\"" {  } { { "soc_system/synthesis/soc_system.v" "alarm_div_32" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Buttons_Inicio_Emer_Final_control soc_system:u0\|soc_system_Buttons_Inicio_Emer_Final_control:buttons_inicio_emer_final_control " "Elaborating entity \"soc_system_Buttons_Inicio_Emer_Final_control\" for hierarchy \"soc_system:u0\|soc_system_Buttons_Inicio_Emer_Final_control:buttons_inicio_emer_final_control\"" {  } { { "soc_system/synthesis/soc_system.v" "buttons_inicio_emer_final_control" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Max6675_Temp soc_system:u0\|soc_system_Max6675_Temp:max6675_temp " "Elaborating entity \"soc_system_Max6675_Temp\" for hierarchy \"soc_system:u0\|soc_system_Max6675_Temp:max6675_temp\"" {  } { { "soc_system/synthesis/soc_system.v" "max6675_temp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Mosfet_en soc_system:u0\|soc_system_Mosfet_en:mosfet_en " "Elaborating entity \"soc_system_Mosfet_en\" for hierarchy \"soc_system:u0\|soc_system_Mosfet_en:mosfet_en\"" {  } { { "soc_system/synthesis/soc_system.v" "mosfet_en" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_rx_uart soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart " "Elaborating entity \"soc_system_fifo_rx_uart\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "fifo_rx_uart" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_rx_uart_dcfifo_with_controls soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"soc_system_fifo_rx_uart_dcfifo_with_controls\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "the_dcfifo_with_controls" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_rx_uart_dual_clock_fifo soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo " "Elaborating entity \"soc_system_fifo_rx_uart_dual_clock_fifo\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "the_dcfifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309448566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "dual_clock_fifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309449663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449683 ""}  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309449683 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_eiq1.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 169 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1472309449878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_eiq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_eiq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_eiq1 " "Found entity 1: dcfifo_eiq1" {  } { { "db/dcfifo_eiq1.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309449894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309449894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_eiq1 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated " "Elaborating entity \"dcfifo_eiq1\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309449951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309449951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_eiq1.tdf" "rdptr_g_gray2bin" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309449955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_eiq1.tdf" "rdptr_g1p" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_eiq1.tdf" "wrptr_g1p" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q91 " "Found entity 1: altsyncram_8q91" {  } { { "db/altsyncram_8q91.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/altsyncram_8q91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8q91 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|altsyncram_8q91:fifo_ram " "Elaborating entity \"altsyncram_8q91\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|altsyncram_8q91:fifo_ram\"" {  } { { "db/dcfifo_eiq1.tdf" "fifo_ram" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_eiq1.tdf" "rs_brp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_eiq1.tdf" "rs_dgwp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe13" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_oc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_eiq1.tdf" "ws_dgrp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309450831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309450831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe16" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_oc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309450835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_rx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_eiq1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_eiq1.tdf" "rdempty_eq_comp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_eiq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "wrdreq_sync_i" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 216 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309451126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i " "Instantiated megafunction \"soc_system:u0\|soc_system_fifo_rx_uart:fifo_rx_uart\|soc_system_fifo_rx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:wrdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451126 ""}  } { { "soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_rx_uart.v" 216 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309451126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_tx_uart soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart " "Elaborating entity \"soc_system_fifo_tx_uart\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "fifo_tx_uart" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_tx_uart_dcfifo_with_controls soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"soc_system_fifo_tx_uart_dcfifo_with_controls\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "the_dcfifo_with_controls" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fifo_tx_uart_dual_clock_fifo soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo " "Elaborating entity \"soc_system_fifo_tx_uart_dual_clock_fifo\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "the_dcfifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "dual_clock_fifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309451473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451475 ""}  } { { "soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_fifo_tx_uart.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309451475 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_vtp1.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_vtp1.tdf" 147 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1472309451569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vtp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vtp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vtp1 " "Found entity 1: dcfifo_vtp1" {  } { { "db/dcfifo_vtp1.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_vtp1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vtp1 soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated " "Elaborating entity \"dcfifo_vtp1\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_pc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_pc8 " "Found entity 1: alt_synch_pipe_pc8" {  } { { "db/alt_synch_pipe_pc8.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_pc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_pc8 soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_pc8\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\"" {  } { { "db/dcfifo_vtp1.tdf" "rs_dgwp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_vtp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_jd9:dffpipe5 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_jd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_pc8.tdf" "dffpipe5" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_pc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qc8 " "Found entity 1: alt_synch_pipe_qc8" {  } { { "db/alt_synch_pipe_qc8.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_qc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qc8 soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_qc8\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\"" {  } { { "db/dcfifo_vtp1.tdf" "ws_dgrp" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dcfifo_vtp1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309451768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309451768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_kd9:dffpipe8 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"soc_system:u0\|soc_system_fifo_tx_uart:fifo_tx_uart\|soc_system_fifo_tx_uart_dcfifo_with_controls:the_dcfifo_with_controls\|soc_system_fifo_tx_uart_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_vtp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_kd9:dffpipe8\"" {  } { { "db/alt_synch_pipe_qc8.tdf" "dffpipe8" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/alt_synch_pipe_qc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309451910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309452321 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309452322 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452361 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1472309452366 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452460 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1472309452493 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309452495 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1472309452509 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309452509 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309452916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309452917 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309452917 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309453041 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309453042 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309453042 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1472309453042 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309453732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453734 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309453734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309453850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309453850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309453999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309454513 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1472309454516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309454530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454653 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454654 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454654 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454654 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454654 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309454655 "|ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309455717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309455736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309455769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309455811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309455825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_tx_uart_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_tx_uart_in_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_translator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_tx_uart_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_tx_uart_in_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_csr_translator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_rx_uart_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_rx_uart_out_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_rx_uart_out_translator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_tx_uart_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_tx_uart_in_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_agent" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_tx_uart_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_tx_uart_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_tx_uart_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_tx_uart_in_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_agent_rsp_fifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_tx_uart_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_tx_uart_in_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_agent_rdata_fifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309456953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_burst_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_tx_uart_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309457936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_rsp_width_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309458106 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_tx_uart_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309458111 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_tx_uart_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1472309458112 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_tx_uart_in_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fifo_tx_uart_in_cmd_width_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458284 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1472309458325 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1472309458325 "|ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_tx_uart_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309458485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_agent" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_qsys_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309460989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_agent_rsp_fifo" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309461260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309461923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309462144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309462325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309462508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309462731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_burst_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309462912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309463812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309464933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 6588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/soc_system.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd.v" "hps_reset_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309465864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309465866 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309465866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309472042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309472398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309472582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309472648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309472807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd.v" "pulse_cold_reset" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd.v" "pulse_warm_reset" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd.v" "pulse_debug_reset" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWM_RSecado1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWM_RSecado1\"" {  } { { "ghrd.v" "PWM_RSecado1" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(47) " "Verilog HDL assignment warning at PWM.v(47): truncated value with size 32 to match size of target (8)" {  } { { "modules/PWM.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/PWM.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309473320 "|ghrd|PWM:PWM_RSecado1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecGen frecGen:frecGen_PWMs " "Elaborating entity \"frecGen\" for hierarchy \"frecGen:frecGen_PWMs\"" {  } { { "ghrd.v" "frecGen_PWMs" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max6675_decoder max6675_decoder:max6675_decoder1 " "Elaborating entity \"max6675_decoder\" for hierarchy \"max6675_decoder:max6675_decoder1\"" {  } { { "ghrd.v" "max6675_decoder1" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_System ADC_System:ADC_System_inst " "Elaborating entity \"ADC_System\" for hierarchy \"ADC_System:ADC_System_inst\"" {  } { { "ghrd.v" "ADC_System_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc_40mhz ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc " "Elaborating entity \"pll_adc_40mhz\" for hierarchy \"ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\"" {  } { { "modules/ADC_System.v" "pll_adc" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/ADC_System.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc_40mhz_0002 ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst " "Elaborating entity \"pll_adc_40mhz_0002\" for hierarchy \"ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\"" {  } { { "pll_adc_40mhz.v" "pll_adc_40mhz_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_adc_40mhz/pll_adc_40mhz_0002.v" "altera_pll_i" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz/pll_adc_40mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309473969 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1472309474004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_adc_40mhz/pll_adc_40mhz_0002.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz/pll_adc_40mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472309474162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ADC_System:ADC_System_inst\|pll_adc_40mhz:pll_adc\|pll_adc_40mhz_0002:pll_adc_40mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474181 ""}  } { { "pll_adc_40mhz/pll_adc_40mhz_0002.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/pll_adc_40mhz/pll_adc_40mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472309474181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 ADC_System:ADC_System_inst\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"ADC_System:ADC_System_inst\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "modules/ADC_System.v" "adc_ltc2308_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/ADC_System.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309474197 "|ghrd|ADC_System:ADC_System_inst|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309474199 "|ghrd|ADC_System:ADC_System_inst|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309474199 "|ghrd|ADC_System:ADC_System_inst|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309474201 "|ghrd|ADC_System:ADC_System_inst|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "modules/adc_ltc2308.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1472309474201 "|ghrd|ADC_System:ADC_System_inst|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:async_receiver_inst " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:async_receiver_inst\"" {  } { { "ghrd.v" "async_receiver_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:async_receiver_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:async_receiver_inst\|BaudTickGen:tickgen\"" {  } { { "modules/async.v" "tickgen" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:async_transmitter_inst " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:async_transmitter_inst\"" {  } { { "ghrd.v" "async_transmitter_inst" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ghrd.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:async_transmitter_inst\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:async_transmitter_inst\|BaudTickGen:tickgen\"" {  } { { "modules/async.v" "tickgen" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/modules/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472309474292 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1472309480995 "|ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1472309488756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.08.27.09:51:40 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2016.08.27.09:51:40 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309500892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309506240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309506661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1472309510883 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1472309511804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472309512273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472309512273 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1472309517036 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME DE0_NANO_SOC_QSYS HAS_SOPCINFO 1 GENERATION_ID 1472309331\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME DE0_NANO_SOC_QSYS HAS_SOPCINFO 1 GENERATION_ID 1472309331\" -entity DE0_NANO_SOC_QSYS -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_RTC_SCL " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_RTC_SCL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_RTC_SCL -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517382 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_RTC_SDA " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_RTC_SDA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517383 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517383 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_RTC_SDA -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517383 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517383 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_irq_mapper " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517385 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517385 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_irq_mapper -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517385 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517385 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_jtag_uart " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_jtag_uart -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517386 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517386 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517386 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517388 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517388 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517388 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517388 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME error_adapter -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517389 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517389 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517389 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_demux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517391 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517391 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517392 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517392 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517392 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517393 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_cmd_mux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517393 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517393 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517394 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517394 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517394 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517395 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517395 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517395 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517395 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517396 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517396 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517396 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517396 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517397 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_router_004 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517397 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517397 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517398 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517398 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517398 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517398 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_002 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517399 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_demux_009 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517399 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517399 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517400 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517400 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517400 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517400 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_mm_interconnect_0_rsp_mux_001 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517402 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_nios2_qsys " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_nios2_qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_nios2_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517402 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517402 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_onchip_memory2 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_onchip_memory2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517406 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_onchip_memory2 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517406 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517406 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_pll_sys " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_pll_sys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517407 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517407 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_pll_sys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517407 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517407 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_print " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_print\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517408 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517408 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_print -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517408 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_sw " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_sw\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517409 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sw -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517409 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517409 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_sys_clk " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_sys_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517411 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sys_clk -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517411 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517411 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_sysid_qsys " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_sysid_qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_sysid_qsys -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517412 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517412 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SOC_QSYS_uart_0 " "Ignored assignments for entity \"DE0_NANO_SOC_QSYS_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_uart -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517413 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517413 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity DE0_NANO_SOC_QSYS_uart_0 -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517413 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517413 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser " "Ignored assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517415 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517416 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517416 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517416 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517416 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517417 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517417 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip \"D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/db/ip/DE0_NANO_SOC_QSYS/DE0_NANO_SOC_QSYS.qip\" -library DE0_NANO_SOC_QSYS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1472309517417 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1472309517417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system.map.smsg " "Generated suppressed messages file D:/Stericlinic/HWD/DE0_NANO_SOC_GHRD_last/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1472309519346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472309519813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 27 09:51:59 2016 " "Processing ended: Sat Aug 27 09:51:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472309519813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472309519813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:43 " "Total CPU time (on all processors): 00:05:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472309519813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472309519813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472309527106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472309527114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 27 09:52:06 2016 " "Processing started: Sat Aug 27 09:52:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472309527114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1472309527114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp soc_system -c soc_system --netlist_type=sgate " "Command: quartus_npp soc_system -c soc_system --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1472309527114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472309550010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 27 09:52:30 2016 " "Processing ended: Sat Aug 27 09:52:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472309550010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472309550010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472309550010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1472309550010 ""}
