// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [11:0] t_V_1_reg_720;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] reg_930;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] tmp_4_reg_3398;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it2;
reg   [0:0] brmerge_reg_3444;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3444_pp0_it2;
reg   [0:0] or_cond3_reg_3357;
reg   [0:0] tmp_26_reg_3429;
reg   [0:0] ap_reg_ppstg_tmp_26_reg_3429_pp0_it2;
reg   [0:0] tmp_29_reg_3472;
reg   [0:0] tmp_183_1_reg_3558;
reg   [0:0] tmp_183_2_reg_3644;
reg    ap_sig_bdd_101;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it6;
reg   [0:0] brmerge2_reg_3468;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3468_pp0_it6;
reg    ap_sig_bdd_124;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] or_cond5_reg_3476;
reg   [0:0] or_cond6_reg_3480;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] reg_936;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] reg_942;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] reg_946;
reg   [0:0] or_cond5_1_reg_3562;
reg   [0:0] or_cond6_1_reg_3566;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] reg_952;
reg   [0:0] or_cond5_2_reg_3648;
reg   [0:0] or_cond6_2_reg_3652;
wire   [1:0] p_rec5_fu_978_p2;
wire   [1:0] p_rec6_fu_990_p2;
wire   [1:0] p_rec_fu_1002_p2;
wire   [12:0] rows_cast1_fu_1008_p1;
reg   [12:0] rows_cast1_reg_3085;
wire   [0:0] exitcond6_fu_996_p2;
wire   [13:0] heightloop_cast63_cast_fu_1017_p1;
reg   [13:0] heightloop_cast63_cast_reg_3092;
wire   [12:0] cols_cast1_fu_1021_p1;
reg   [12:0] cols_cast1_reg_3099;
wire   [12:0] widthloop_fu_1024_p2;
reg   [12:0] widthloop_reg_3104;
wire   [13:0] rows_cast_fu_1030_p1;
reg   [13:0] rows_cast_reg_3110;
wire   [12:0] ref_fu_1033_p2;
reg   [12:0] ref_reg_3117;
wire   [13:0] cols_cast2_fu_1039_p1;
reg   [13:0] cols_cast2_reg_3123;
wire   [14:0] tmp_150_cast_cast_cast_fu_1048_p1;
reg   [14:0] tmp_150_cast_cast_cast_reg_3134;
wire   [12:0] tmp_1_fu_1055_p2;
reg   [12:0] tmp_1_reg_3144;
wire   [0:0] tmp_8_fu_1061_p2;
reg   [0:0] tmp_8_reg_3151;
wire   [14:0] tmp_164_0_cast_cast_fu_1073_p1;
reg   [14:0] tmp_164_0_cast_cast_reg_3157;
wire   [0:0] tmp_10_fu_1077_p2;
reg   [0:0] tmp_10_reg_3162;
wire   [13:0] tmp_198_0_0_cast_cast_cast_fu_1089_p1;
reg   [13:0] tmp_198_0_0_cast_cast_cast_reg_3172;
wire   [1:0] tmp_12_fu_1093_p1;
reg   [1:0] tmp_12_reg_3179;
wire   [1:0] tmp_13_fu_1097_p2;
reg   [1:0] tmp_13_reg_3184;
wire   [11:0] i_V_fu_1122_p2;
reg   [11:0] i_V_reg_3200;
wire   [0:0] ult_fu_1128_p2;
reg   [0:0] ult_reg_3205;
wire   [0:0] tmp_2_fu_1117_p2;
wire   [12:0] ImagLoc_y_fu_1133_p2;
reg   [12:0] ImagLoc_y_reg_3210;
wire   [0:0] icmp1_fu_1153_p2;
reg   [0:0] icmp1_reg_3217;
wire   [0:0] tmp_15_fu_1164_p2;
reg   [0:0] tmp_15_reg_3223;
wire   [12:0] p_assign_5_fu_1177_p3;
reg   [12:0] p_assign_5_reg_3229;
wire   [0:0] tmp_17_fu_1189_p2;
reg   [0:0] tmp_17_reg_3234;
wire   [12:0] tmp_19_fu_1194_p2;
reg   [12:0] tmp_19_reg_3239;
wire   [0:0] sel_tmp19_demorgan_fu_1200_p2;
reg   [0:0] sel_tmp19_demorgan_reg_3244;
wire   [1:0] tmp_7_fu_1205_p3;
reg   [1:0] tmp_7_reg_3249;
wire   [12:0] ImagLoc_y_1_fu_1218_p2;
reg   [12:0] ImagLoc_y_1_reg_3258;
wire   [0:0] tmp_182_0_1_fu_1224_p2;
reg   [0:0] tmp_182_0_1_reg_3263;
wire   [12:0] p_assign_8_fu_1237_p3;
reg   [12:0] p_assign_8_reg_3270;
wire   [12:0] ImagLoc_y_2_fu_1251_p2;
reg   [12:0] ImagLoc_y_2_reg_3277;
wire   [0:0] tmp_182_0_2_fu_1257_p2;
reg   [0:0] tmp_182_0_2_reg_3282;
wire   [12:0] p_assign_10_fu_1270_p3;
reg   [12:0] p_assign_10_reg_3289;
wire   [0:0] slt_fu_1278_p2;
reg   [0:0] slt_reg_3296;
wire   [0:0] tmp_176_2_fu_1283_p2;
reg   [0:0] tmp_176_2_reg_3301;
wire   [0:0] or_cond_98_fu_1296_p2;
reg   [0:0] or_cond_98_reg_3306;
wire   [1:0] tmp_20_fu_1361_p1;
reg   [1:0] tmp_20_reg_3311;
wire   [12:0] newSel7_fu_1416_p3;
reg   [12:0] newSel7_reg_3317;
wire   [0:0] or_cond8_fu_1423_p2;
reg   [0:0] or_cond8_reg_3322;
wire   [13:0] newSel9_fu_1429_p3;
reg   [13:0] newSel9_reg_3327;
wire   [12:0] newSel2_fu_1487_p3;
reg   [12:0] newSel2_reg_3332;
wire   [0:0] or_cond1_fu_1494_p2;
reg   [0:0] or_cond1_reg_3337;
wire   [13:0] newSel4_fu_1500_p3;
reg   [13:0] newSel4_reg_3342;
wire   [0:0] tmp_25_fu_1507_p2;
reg   [0:0] tmp_25_reg_3347;
wire   [0:0] or_cond29_2_fu_1517_p2;
reg   [0:0] or_cond29_2_reg_3352;
wire   [0:0] or_cond3_fu_1527_p2;
wire   [0:0] rev1_fu_1533_p2;
reg   [0:0] rev1_reg_3361;
wire   [0:0] sel_tmp10_fu_1542_p2;
reg   [0:0] sel_tmp10_reg_3366;
wire   [0:0] sel_tmp12_fu_1546_p2;
reg   [0:0] sel_tmp12_reg_3373;
wire   [0:0] sel_tmp17_fu_1570_p2;
reg   [0:0] sel_tmp17_reg_3380;
wire   [0:0] sel_tmp19_fu_1575_p2;
reg   [0:0] sel_tmp19_reg_3387;
wire   [1:0] locy_0_2_t_fu_1594_p2;
reg   [1:0] locy_0_2_t_reg_3394;
wire   [0:0] tmp_4_fu_1603_p2;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_3398_pp0_it5;
wire   [11:0] j_V_fu_1608_p2;
wire   [12:0] ImagLoc_x_fu_1630_p2;
reg   [12:0] ImagLoc_x_reg_3407;
reg   [12:0] ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1;
wire   [0:0] tmp_6_fu_1636_p2;
reg   [0:0] tmp_6_reg_3422;
wire   [0:0] tmp_26_fu_1647_p3;
reg   [0:0] ap_reg_ppstg_tmp_26_reg_3429_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_26_reg_3429_pp0_it3;
wire   [12:0] p_assign_2_fu_1655_p3;
reg   [12:0] p_assign_2_reg_3433;
reg   [12:0] ap_reg_ppstg_p_assign_2_reg_3433_pp0_it1;
wire   [12:0] tmp_27_fu_1663_p2;
reg   [12:0] tmp_27_reg_3439;
wire   [0:0] brmerge_fu_1669_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3444_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3444_pp0_it3;
wire   [0:0] tmp1_fu_1684_p2;
reg   [0:0] tmp1_reg_3448;
wire   [0:0] tmp2_fu_1689_p2;
reg   [0:0] tmp2_reg_3453;
wire   [14:0] sel_tmp7_fu_1730_p3;
reg   [14:0] sel_tmp7_reg_3458;
wire   [0:0] sel_tmp2_fu_1748_p2;
reg   [0:0] sel_tmp2_reg_3463;
wire   [0:0] brmerge2_fu_1754_p2;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3468_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3468_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3468_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3468_pp0_it5;
wire   [0:0] tmp_29_fu_1770_p2;
reg   [0:0] ap_reg_ppstg_tmp_29_reg_3472_pp0_it3;
wire   [0:0] or_cond5_fu_1791_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_3476_pp0_it3;
wire   [0:0] or_cond6_fu_1802_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_3480_pp0_it3;
wire   [1:0] tmp_211_0_t_fu_1818_p2;
reg   [1:0] tmp_211_0_t_reg_3494;
reg   [1:0] ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3;
wire   [1:0] tmp_206_0_t_fu_1827_p2;
reg   [1:0] tmp_206_0_t_reg_3498;
reg   [1:0] ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3;
reg   [10:0] k_buf_0_val_2_addr_1_reg_3502;
wire   [0:0] tmp_31_fu_1838_p2;
reg   [0:0] tmp_31_reg_3508;
wire   [1:0] tmp_187_0_t_fu_1845_p2;
reg   [1:0] tmp_187_0_t_reg_3512;
reg   [10:0] k_buf_0_val_1_addr_2_reg_3516;
reg   [10:0] k_buf_0_val_0_addr_2_reg_3522;
wire   [63:0] tmp_33_fu_1850_p1;
reg   [63:0] tmp_33_reg_3528;
wire   [0:0] tmp_183_1_fu_1863_p2;
reg   [0:0] ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3;
wire   [0:0] or_cond5_1_fu_1884_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3;
wire   [0:0] or_cond6_1_fu_1895_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3;
wire   [1:0] tmp_211_1_t_fu_1911_p2;
reg   [1:0] tmp_211_1_t_reg_3580;
reg   [1:0] ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3;
wire   [1:0] tmp_206_1_t_fu_1920_p2;
reg   [1:0] tmp_206_1_t_reg_3584;
reg   [1:0] ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3;
reg   [10:0] k_buf_1_val_2_addr_1_reg_3588;
wire   [0:0] tmp_185_1_fu_1931_p2;
reg   [0:0] tmp_185_1_reg_3594;
wire   [1:0] tmp_187_1_t_fu_1938_p2;
reg   [1:0] tmp_187_1_t_reg_3598;
reg   [10:0] k_buf_1_val_1_addr_2_reg_3602;
reg   [10:0] k_buf_1_val_0_addr_2_reg_3608;
wire   [63:0] tmp_189_1_fu_1943_p1;
reg   [63:0] tmp_189_1_reg_3614;
wire   [0:0] tmp_183_2_fu_1956_p2;
reg   [0:0] ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3;
wire   [0:0] or_cond5_2_fu_1977_p2;
reg   [0:0] ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3;
wire   [0:0] or_cond6_2_fu_1988_p2;
reg   [0:0] ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3;
wire   [1:0] tmp_211_2_t_fu_2004_p2;
reg   [1:0] tmp_211_2_t_reg_3666;
reg   [1:0] ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3;
wire   [1:0] tmp_206_2_t_fu_2013_p2;
reg   [1:0] tmp_206_2_t_reg_3670;
reg   [1:0] ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3;
reg   [10:0] k_buf_2_val_2_addr_1_reg_3674;
wire   [0:0] tmp_185_2_fu_2024_p2;
reg   [0:0] tmp_185_2_reg_3680;
wire   [1:0] tmp_187_2_t_fu_2031_p2;
reg   [1:0] tmp_187_2_t_reg_3684;
reg   [10:0] k_buf_2_val_1_addr_2_reg_3688;
reg   [10:0] k_buf_2_val_0_addr_2_reg_3694;
wire   [63:0] tmp_189_2_fu_2036_p1;
reg   [63:0] tmp_189_2_reg_3700;
reg   [7:0] src_kernel_win_0_val_2_1_1_reg_3730;
reg   [7:0] src_kernel_win_1_val_2_1_1_reg_3735;
reg   [7:0] src_kernel_win_2_val_2_1_1_reg_3740;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_1_0_6_reg_3750;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_12_reg_3755;
wire   [7:0] src_kernel_win_1_val_0_0_2_fu_2120_p3;
reg   [7:0] src_kernel_win_1_val_0_0_2_reg_3766;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_2134_p3;
reg   [7:0] src_kernel_win_1_val_1_0_2_reg_3771;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_1_0_6_reg_3776;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_14_reg_3781;
wire   [7:0] src_kernel_win_2_val_0_0_2_fu_2188_p3;
reg   [7:0] src_kernel_win_2_val_0_0_2_reg_3791;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_2202_p3;
reg   [7:0] src_kernel_win_2_val_1_0_2_reg_3796;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3801;
wire   [10:0] sum_V_1_fu_2341_p2;
reg   [10:0] sum_V_1_reg_3806;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3811;
wire   [10:0] sum_V_6_fu_2402_p2;
reg   [10:0] sum_V_6_reg_3816;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3821;
wire   [10:0] sum_V_11_fu_2459_p2;
reg   [10:0] sum_V_11_reg_3826;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3831;
wire   [10:0] sum_V_3_fu_2543_p2;
reg   [10:0] sum_V_3_reg_3836;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3841;
wire   [10:0] sum_V_8_fu_2585_p2;
reg   [10:0] sum_V_8_reg_3846;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3851;
wire   [10:0] sum_V_13_fu_2627_p2;
reg   [10:0] sum_V_13_reg_3856;
wire   [0:0] tmp_40_fu_2641_p2;
reg   [0:0] tmp_40_reg_3861;
wire   [7:0] phitmp_fu_2667_p3;
reg   [7:0] phitmp_reg_3866;
wire   [0:0] tmp_221_1_fu_2683_p2;
reg   [0:0] tmp_221_1_reg_3871;
wire   [7:0] phitmp_1_fu_2709_p3;
reg   [7:0] phitmp_1_reg_3876;
wire   [0:0] tmp_221_2_fu_2725_p2;
reg   [0:0] tmp_221_2_reg_3881;
wire   [7:0] phitmp_2_fu_2751_p3;
reg   [7:0] phitmp_2_reg_3886;
reg   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [7:0] k_buf_0_val_0_q1;
reg   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
reg   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
reg   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [7:0] k_buf_1_val_0_q1;
reg   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
reg   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
reg   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [7:0] k_buf_2_val_0_q1;
reg   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
reg   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] p_0202_rec_reg_676;
wire   [0:0] exitcond8_fu_972_p2;
reg   [1:0] p_0206_rec_reg_687;
wire   [0:0] exitcond7_fu_984_p2;
reg   [1:0] p_0210_rec_reg_698;
reg   [11:0] t_V_reg_709;
wire   [63:0] tmp_37_fu_1808_p1;
wire   [63:0] tmp_30_fu_1832_p1;
wire   [63:0] tmp_28_fu_1856_p1;
wire   [63:0] tmp_197_1_fu_1901_p1;
wire   [63:0] tmp_184_1_fu_1925_p1;
wire   [63:0] tmp_177_1_fu_1949_p1;
wire   [63:0] tmp_197_2_fu_1994_p1;
wire   [63:0] tmp_184_2_fu_2018_p1;
wire   [63:0] tmp_177_2_fu_2042_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_178;
reg   [7:0] right_border_buf_0_val_0_1_fu_182;
reg   [7:0] right_border_buf_0_val_0_2_fu_186;
reg   [7:0] right_border_buf_1_val_0_0_fu_190;
reg   [7:0] right_border_buf_1_val_0_1_fu_194;
reg   [7:0] right_border_buf_1_val_0_2_fu_198;
reg   [7:0] right_border_buf_2_val_0_0_fu_202;
reg   [7:0] right_border_buf_2_val_0_1_fu_206;
reg   [7:0] right_border_buf_2_val_0_2_fu_210;
reg   [7:0] src_kernel_win_0_val_0_0_fu_226;
wire   [7:0] src_kernel_win_0_val_0_0_2_fu_2276_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_0_1_fu_234;
reg   [7:0] src_kernel_win_0_val_1_0_fu_238;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2291_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_0_0_1_fu_246;
reg   [7:0] src_kernel_win_0_val_2_0_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_1_val_1_0_1_fu_258;
reg   [7:0] src_kernel_win_1_val_0_0_fu_262;
reg   [7:0] src_kernel_win_1_val_0_1_fu_266;
reg   [7:0] src_kernel_win_1_val_0_0_1_fu_270;
reg   [7:0] src_kernel_win_1_val_2_0_fu_274;
reg   [7:0] src_kernel_win_1_val_1_0_fu_278;
reg   [7:0] src_kernel_win_1_val_1_1_fu_282;
reg   [7:0] src_kernel_win_0_val_1_0_1_fu_286;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_0_val_0_0_1_fu_294;
reg   [7:0] src_kernel_win_2_val_0_0_fu_298;
reg   [7:0] src_kernel_win_2_val_0_1_fu_302;
reg   [7:0] src_kernel_win_2_val_2_1_fu_306;
reg   [7:0] src_kernel_win_2_val_2_0_fu_310;
reg   [7:0] src_kernel_win_2_val_1_0_fu_314;
reg   [7:0] src_kernel_win_2_val_1_1_fu_318;
wire   [12:0] heightloop_fu_1011_p2;
wire   [12:0] tmp_s_fu_1042_p2;
wire   [12:0] tmp_9_fu_1066_p3;
wire   [12:0] tmp_11_fu_1082_p3;
wire   [1:0] tmp_fu_1052_p1;
wire   [12:0] tmp7_cast1_fu_1103_p1;
wire   [13:0] tmp7_cast_fu_1107_p1;
wire   [11:0] tr1_fu_1143_p4;
wire   [0:0] tmp_16_fu_1169_p3;
wire   [12:0] p_assign_4_fu_1111_p2;
wire   [13:0] tmp_17_fu_1189_p0;
wire   [0:0] tmp_14_fu_1159_p2;
wire   [0:0] tmp_21_fu_1229_p3;
wire   [12:0] p_assign_7_fu_1212_p2;
wire   [0:0] tmp_23_fu_1262_p3;
wire   [12:0] p_assign_s_fu_1245_p2;
wire   [13:0] tmp_176_2_fu_1283_p0;
wire   [0:0] tmp_170_not_fu_1291_p2;
wire   [13:0] tmp_199_0_0_cast_cast61_cast_fu_1301_p1;
wire   [0:0] sel_tmp3_fu_1309_p2;
wire   [0:0] sel_tmp8_fu_1319_p2;
wire   [0:0] sel_tmp9_fu_1324_p2;
wire   [12:0] newSel_fu_1329_p3;
wire   [0:0] sel_tmp4_fu_1314_p2;
wire   [13:0] ImagLoc_y_0_0_cast59_cast_cast3_cast_fu_1288_p1;
wire   [13:0] p_assign_6_fu_1304_p2;
wire   [0:0] or_cond_fu_1340_p2;
wire   [13:0] newSel_cast_cast_fu_1336_p1;
wire   [13:0] newSel3_fu_1346_p3;
wire   [13:0] newSel5_fu_1353_p3;
wire   [13:0] tmp_194_0_1_fu_1371_p0;
wire   [12:0] tmp_199_0_1_fu_1376_p2;
wire   [13:0] tmp_199_0_1_cast62_cast_fu_1381_p1;
wire   [0:0] sel_tmp13_fu_1390_p2;
wire   [0:0] sel_tmp32_demorgan_fu_1400_p2;
wire   [0:0] tmp_194_0_1_fu_1371_p2;
wire   [0:0] sel_tmp15_fu_1404_p2;
wire   [0:0] sel_tmp16_fu_1410_p2;
wire   [0:0] sel_tmp14_fu_1395_p2;
wire   [13:0] curp_y_assign_0_0_1_cast55_cast158_cast_fu_1365_p1;
wire   [13:0] p_assign_9_fu_1385_p2;
wire   [13:0] tmp_194_0_2_fu_1442_p0;
wire   [12:0] tmp_199_0_2_fu_1447_p2;
wire   [13:0] tmp_199_0_2_cast63_cast_fu_1452_p1;
wire   [0:0] sel_tmp20_fu_1461_p2;
wire   [0:0] sel_tmp45_demorgan_fu_1471_p2;
wire   [0:0] tmp_194_0_2_fu_1442_p2;
wire   [0:0] sel_tmp22_fu_1475_p2;
wire   [0:0] sel_tmp23_fu_1481_p2;
wire   [0:0] sel_tmp21_fu_1466_p2;
wire   [13:0] curp_y_assign_0_0_2_cast52_cast161_cast_fu_1436_p1;
wire   [13:0] p_assign_11_fu_1456_p2;
wire   [0:0] rev_fu_1512_p2;
wire   [0:0] brmerge31_2_fu_1522_p2;
wire   [1:0] locy_0_0_t_fu_1538_p2;
wire   [13:0] newSel7_cast_fu_1552_p1;
wire   [13:0] newSel1_fu_1555_p3;
wire   [1:0] tmp_22_fu_1561_p1;
wire   [1:0] locy_0_1_t_fu_1565_p2;
wire   [13:0] newSel13_cast_fu_1581_p1;
wire   [13:0] newSel6_fu_1584_p3;
wire   [1:0] tmp_24_fu_1590_p1;
wire   [12:0] tmp_155_cast1_fu_1599_p1;
wire   [10:0] tr_fu_1614_p4;
wire   [12:0] p_assign_1_fu_1641_p2;
wire   [0:0] ult1_fu_1673_p2;
wire   [0:0] icmp_fu_1624_p2;
wire   [0:0] rev3_fu_1678_p2;
wire   [13:0] tmp_18_fu_1700_p0;
wire   [14:0] p_assign_3_fu_1708_p1;
wire   [14:0] sel_tmp_fu_1713_p1;
wire   [14:0] p_assign_3_fu_1708_p2;
wire   [0:0] sel_tmp5_fu_1720_p2;
wire   [0:0] sel_tmp6_fu_1725_p2;
wire   [14:0] sel_tmp_fu_1713_p3;
wire   [0:0] sel_tmp10_demorgan_fu_1738_p2;
wire   [0:0] tmp_18_fu_1700_p2;
wire   [0:0] sel_tmp1_fu_1742_p2;
wire   [14:0] x_fu_1764_p1;
wire   [13:0] tmp_29_fu_1770_p0;
wire   [13:0] ImagLoc_x_0_0_cast_cast_fu_1758_p1;
wire   [13:0] slt1_fu_1775_p0;
wire   [0:0] slt1_fu_1775_p2;
wire   [14:0] x_fu_1764_p3;
wire   [0:0] rev2_fu_1780_p2;
wire   [0:0] tmp_34_fu_1786_p2;
wire   [0:0] tmp_36_fu_1797_p2;
wire   [1:0] tmp_38_fu_1814_p1;
wire   [1:0] tmp_35_fu_1823_p1;
wire   [1:0] tmp_32_fu_1842_p1;
wire   [13:0] tmp_183_1_fu_1863_p0;
wire   [13:0] slt2_fu_1868_p0;
wire   [0:0] slt2_fu_1868_p2;
wire   [0:0] rev4_fu_1873_p2;
wire   [0:0] tmp_190_1_fu_1879_p2;
wire   [0:0] tmp_192_1_fu_1890_p2;
wire   [1:0] tmp_45_fu_1907_p1;
wire   [1:0] tmp_43_fu_1916_p1;
wire   [1:0] tmp_42_fu_1935_p1;
wire   [13:0] tmp_183_2_fu_1956_p0;
wire   [13:0] slt3_fu_1961_p0;
wire   [0:0] slt3_fu_1961_p2;
wire   [0:0] rev5_fu_1966_p2;
wire   [0:0] tmp_190_2_fu_1972_p2;
wire   [0:0] tmp_192_2_fu_1983_p2;
wire   [1:0] tmp_51_fu_2000_p1;
wire   [1:0] tmp_49_fu_2009_p1;
wire   [1:0] tmp_47_fu_2028_p1;
wire   [7:0] sel_tmp24_fu_2113_p3;
wire   [7:0] sel_tmp25_fu_2127_p3;
wire   [7:0] sel_tmp26_fu_2181_p3;
wire   [7:0] sel_tmp27_fu_2195_p3;
wire   [7:0] sel_tmp11_fu_2269_p3;
wire   [7:0] sel_tmp18_fu_2284_p3;
wire   [8:0] tmp_230_0_0_2_cast_cast_fu_2315_p1;
wire   [8:0] tmp_229_0_0_0_cast_cast_fu_2311_p1;
wire   [8:0] sum_V_fu_2319_p2;
wire   [8:0] tmp_39_fu_2329_p3;
wire   [10:0] sum_V_1_fu_2341_p0;
wire   [10:0] p_shl_fu_2337_p1;
wire   [8:0] tmp_230_1_0_2_cast_cast_fu_2376_p1;
wire   [8:0] tmp_229_1_0_0_cast_cast_fu_2372_p1;
wire   [8:0] sum_V_5_fu_2380_p2;
wire   [8:0] tmp_44_fu_2390_p3;
wire   [10:0] sum_V_6_fu_2402_p0;
wire   [10:0] p_shl1_fu_2398_p1;
wire   [8:0] tmp_230_2_0_2_cast_cast_fu_2433_p1;
wire   [8:0] tmp_229_2_0_0_cast_cast_fu_2429_p1;
wire   [8:0] sum_V_10_fu_2437_p2;
wire   [8:0] tmp_48_fu_2447_p3;
wire   [10:0] sum_V_11_fu_2459_p0;
wire   [10:0] p_shl2_fu_2455_p1;
wire   [8:0] tmp_230_0_1_2_fu_2513_p3;
wire   [10:0] tmp_230_0_1_2_cast_cast_fu_2521_p1;
wire   [8:0] tmp_229_0_2_0_cast_cast_fu_2530_p1;
wire   [8:0] tmp_230_0_2_fu_2533_p2;
wire   [10:0] sum_V_2_fu_2525_p2;
wire   [10:0] sum_V_3_fu_2543_p1;
wire   [8:0] tmp_230_1_1_2_fu_2555_p3;
wire   [10:0] tmp_230_1_1_2_cast_cast_fu_2563_p1;
wire   [8:0] tmp_229_1_2_0_cast_cast_fu_2572_p1;
wire   [8:0] tmp_230_1_2_fu_2575_p2;
wire   [10:0] sum_V_7_fu_2567_p2;
wire   [10:0] sum_V_8_fu_2585_p1;
wire   [8:0] tmp_230_2_1_2_fu_2597_p3;
wire   [10:0] tmp_230_2_1_2_cast_cast_fu_2605_p1;
wire   [8:0] tmp_229_2_2_0_cast_cast_fu_2614_p1;
wire   [8:0] tmp_230_2_2_fu_2617_p2;
wire   [10:0] sum_V_12_fu_2609_p2;
wire   [10:0] sum_V_13_fu_2627_p1;
wire   [10:0] tmp_230_0_2_2_cast_cast_fu_2633_p1;
wire   [10:0] sum_V_4_fu_2636_p2;
wire   [2:0] tr2_fu_2647_p4;
wire   [0:0] icmp2_fu_2657_p2;
wire   [7:0] tmp_41_fu_2663_p1;
wire   [10:0] tmp_230_1_2_2_cast_cast_fu_2675_p1;
wire   [10:0] sum_V_9_fu_2678_p2;
wire   [2:0] tr3_fu_2689_p4;
wire   [0:0] icmp3_fu_2699_p2;
wire   [7:0] tmp_46_fu_2705_p1;
wire   [10:0] tmp_230_2_2_2_cast_cast_fu_2717_p1;
wire   [10:0] sum_V_14_fu_2720_p2;
wire   [2:0] tr4_fu_2731_p4;
wire   [0:0] icmp4_fu_2741_p2;
wire   [7:0] tmp_52_fu_2747_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_2383;
reg    ap_sig_bdd_1712;
reg    ap_sig_bdd_2389;
reg    ap_sig_bdd_2388;
reg    ap_sig_bdd_2394;
reg    ap_sig_bdd_2396;
reg    ap_sig_bdd_2398;
reg    ap_sig_bdd_2400;
reg    ap_sig_bdd_2404;
reg    ap_sig_bdd_2406;
reg    ap_sig_bdd_2408;
reg    ap_sig_bdd_2412;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_st4_fsm_3 = 4'b11;
parameter    ap_ST_st5_fsm_4 = 4'b100;
parameter    ap_ST_st6_fsm_5 = 4'b101;
parameter    ap_ST_st7_fsm_6 = 4'b110;
parameter    ap_ST_pp0_stg0_fsm_7 = 4'b111;
parameter    ap_ST_st16_fsm_8 = 4'b1000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_3 = 13'b11;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st7_fsm_6 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        ImagLoc_x_reg_3407 <= ImagLoc_x_fu_1630_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        ImagLoc_y_1_reg_3258 <= ImagLoc_y_1_fu_1218_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        ImagLoc_y_2_reg_3277 <= ImagLoc_y_2_fu_1251_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        ImagLoc_y_reg_3210 <= ImagLoc_y_fu_1133_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1 <= ImagLoc_x_reg_3407;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge2_reg_3468_pp0_it2 <= brmerge2_reg_3468;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge2_reg_3468_pp0_it3 <= ap_reg_ppstg_brmerge2_reg_3468_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge2_reg_3468_pp0_it4 <= ap_reg_ppstg_brmerge2_reg_3468_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge2_reg_3468_pp0_it5 <= ap_reg_ppstg_brmerge2_reg_3468_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge2_reg_3468_pp0_it6 <= ap_reg_ppstg_brmerge2_reg_3468_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge_reg_3444_pp0_it1 <= brmerge_reg_3444;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge_reg_3444_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3444_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_brmerge_reg_3444_pp0_it3 <= ap_reg_ppstg_brmerge_reg_3444_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3 <= or_cond5_1_reg_3562;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3 <= or_cond5_2_reg_3648;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond5_reg_3476_pp0_it3 <= or_cond5_reg_3476;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3 <= or_cond6_1_reg_3566;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3 <= or_cond6_2_reg_3652;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_or_cond6_reg_3480_pp0_it3 <= or_cond6_reg_3480;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_p_assign_2_reg_3433_pp0_it1 <= p_assign_2_reg_3433;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3 <= tmp_183_1_reg_3558;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3 <= tmp_183_2_reg_3644;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 <= tmp_206_0_t_reg_3498;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 <= tmp_206_1_t_reg_3584;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 <= tmp_206_2_t_reg_3670;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 <= tmp_211_0_t_reg_3494;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 <= tmp_211_1_t_reg_3580;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 <= tmp_211_2_t_reg_3666;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 <= tmp_26_reg_3429;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 <= ap_reg_ppstg_tmp_26_reg_3429_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_26_reg_3429_pp0_it3 <= ap_reg_ppstg_tmp_26_reg_3429_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_29_reg_3472_pp0_it3 <= tmp_29_reg_3472;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 <= tmp_4_reg_3398;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 <= ap_reg_ppstg_tmp_4_reg_3398_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it3 <= ap_reg_ppstg_tmp_4_reg_3398_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it4 <= ap_reg_ppstg_tmp_4_reg_3398_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it5 <= ap_reg_ppstg_tmp_4_reg_3398_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        ap_reg_ppstg_tmp_4_reg_3398_pp0_it6 <= ap_reg_ppstg_tmp_4_reg_3398_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(tmp_4_reg_3398 == ap_const_lv1_0))) begin
        brmerge2_reg_3468 <= brmerge2_fu_1754_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        brmerge_reg_3444 <= brmerge_fu_1669_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        cols_cast1_reg_3099[0] <= cols_cast1_fu_1021_p1[0];
        cols_cast1_reg_3099[1] <= cols_cast1_fu_1021_p1[1];
        cols_cast1_reg_3099[2] <= cols_cast1_fu_1021_p1[2];
        cols_cast1_reg_3099[3] <= cols_cast1_fu_1021_p1[3];
        cols_cast1_reg_3099[4] <= cols_cast1_fu_1021_p1[4];
        cols_cast1_reg_3099[5] <= cols_cast1_fu_1021_p1[5];
        cols_cast1_reg_3099[6] <= cols_cast1_fu_1021_p1[6];
        cols_cast1_reg_3099[7] <= cols_cast1_fu_1021_p1[7];
        cols_cast1_reg_3099[8] <= cols_cast1_fu_1021_p1[8];
        cols_cast1_reg_3099[9] <= cols_cast1_fu_1021_p1[9];
        cols_cast1_reg_3099[10] <= cols_cast1_fu_1021_p1[10];
        cols_cast1_reg_3099[11] <= cols_cast1_fu_1021_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        cols_cast2_reg_3123[0] <= cols_cast2_fu_1039_p1[0];
        cols_cast2_reg_3123[1] <= cols_cast2_fu_1039_p1[1];
        cols_cast2_reg_3123[2] <= cols_cast2_fu_1039_p1[2];
        cols_cast2_reg_3123[3] <= cols_cast2_fu_1039_p1[3];
        cols_cast2_reg_3123[4] <= cols_cast2_fu_1039_p1[4];
        cols_cast2_reg_3123[5] <= cols_cast2_fu_1039_p1[5];
        cols_cast2_reg_3123[6] <= cols_cast2_fu_1039_p1[6];
        cols_cast2_reg_3123[7] <= cols_cast2_fu_1039_p1[7];
        cols_cast2_reg_3123[8] <= cols_cast2_fu_1039_p1[8];
        cols_cast2_reg_3123[9] <= cols_cast2_fu_1039_p1[9];
        cols_cast2_reg_3123[10] <= cols_cast2_fu_1039_p1[10];
        cols_cast2_reg_3123[11] <= cols_cast2_fu_1039_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        heightloop_cast63_cast_reg_3092[0] <= heightloop_cast63_cast_fu_1017_p1[0];
        heightloop_cast63_cast_reg_3092[1] <= heightloop_cast63_cast_fu_1017_p1[1];
        heightloop_cast63_cast_reg_3092[2] <= heightloop_cast63_cast_fu_1017_p1[2];
        heightloop_cast63_cast_reg_3092[3] <= heightloop_cast63_cast_fu_1017_p1[3];
        heightloop_cast63_cast_reg_3092[4] <= heightloop_cast63_cast_fu_1017_p1[4];
        heightloop_cast63_cast_reg_3092[5] <= heightloop_cast63_cast_fu_1017_p1[5];
        heightloop_cast63_cast_reg_3092[6] <= heightloop_cast63_cast_fu_1017_p1[6];
        heightloop_cast63_cast_reg_3092[7] <= heightloop_cast63_cast_fu_1017_p1[7];
        heightloop_cast63_cast_reg_3092[8] <= heightloop_cast63_cast_fu_1017_p1[8];
        heightloop_cast63_cast_reg_3092[9] <= heightloop_cast63_cast_fu_1017_p1[9];
        heightloop_cast63_cast_reg_3092[10] <= heightloop_cast63_cast_fu_1017_p1[10];
        heightloop_cast63_cast_reg_3092[11] <= heightloop_cast63_cast_fu_1017_p1[11];
        heightloop_cast63_cast_reg_3092[12] <= heightloop_cast63_cast_fu_1017_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3200 <= i_V_fu_1122_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        icmp1_reg_3217 <= icmp1_fu_1153_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2))) begin
        k_buf_0_val_0_addr_2_reg_3522 <= tmp_30_fu_1832_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2))) begin
        k_buf_0_val_1_addr_2_reg_3516 <= tmp_30_fu_1832_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2))) begin
        k_buf_0_val_2_addr_1_reg_3502 <= tmp_30_fu_1832_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2))) begin
        k_buf_1_val_0_addr_2_reg_3608 <= tmp_184_1_fu_1925_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2))) begin
        k_buf_1_val_1_addr_2_reg_3602 <= tmp_184_1_fu_1925_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2))) begin
        k_buf_1_val_2_addr_1_reg_3588 <= tmp_184_1_fu_1925_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2))) begin
        k_buf_2_val_0_addr_2_reg_3694 <= tmp_184_2_fu_2018_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2))) begin
        k_buf_2_val_1_addr_2_reg_3688 <= tmp_184_2_fu_2018_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2))) begin
        k_buf_2_val_2_addr_1_reg_3674 <= tmp_184_2_fu_2018_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3394 <= locy_0_2_t_fu_1594_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        newSel2_reg_3332 <= newSel2_fu_1487_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        newSel4_reg_3342 <= newSel4_fu_1500_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        newSel7_reg_3317 <= newSel7_fu_1416_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        newSel9_reg_3327 <= newSel9_fu_1429_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond1_reg_3337 <= or_cond1_fu_1494_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond29_2_reg_3352 <= or_cond29_2_fu_1517_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond3_reg_3357 <= or_cond3_fu_1527_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2))) begin
        or_cond5_1_reg_3562 <= or_cond5_1_fu_1884_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2))) begin
        or_cond5_2_reg_3648 <= or_cond5_2_fu_1977_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2))) begin
        or_cond5_reg_3476 <= or_cond5_fu_1791_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == or_cond5_1_fu_1884_p2))) begin
        or_cond6_1_reg_3566 <= or_cond6_1_fu_1895_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == or_cond5_2_fu_1977_p2))) begin
        or_cond6_2_reg_3652 <= or_cond6_2_fu_1988_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == or_cond5_fu_1791_p2))) begin
        or_cond6_reg_3480 <= or_cond6_fu_1802_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond8_reg_3322 <= or_cond8_fu_1423_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_98_reg_3306 <= or_cond_98_fu_1296_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_676 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_972_p2))) begin
        p_0202_rec_reg_676 <= p_rec5_fu_978_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_972_p2))) begin
        p_0206_rec_reg_687 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_984_p2))) begin
        p_0206_rec_reg_687 <= p_rec6_fu_990_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_984_p2))) begin
        p_0210_rec_reg_698 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        p_0210_rec_reg_698 <= p_rec_fu_1002_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        p_assign_10_reg_3289 <= p_assign_10_fu_1270_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        p_assign_2_reg_3433 <= p_assign_2_fu_1655_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        p_assign_5_reg_3229 <= p_assign_5_fu_1177_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        p_assign_8_reg_3270 <= p_assign_8_fu_1237_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        phitmp_1_reg_3876 <= phitmp_1_fu_2709_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        phitmp_2_reg_3886 <= phitmp_2_fu_2751_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        phitmp_reg_3866 <= phitmp_fu_2667_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        ref_reg_3117 <= ref_fu_1033_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_reg_3476) & ~(ap_const_lv1_0 == or_cond6_reg_3480)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2)))) begin
        reg_930 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_reg_3476) & ~(ap_const_lv1_0 == or_cond6_reg_3480)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2)))) begin
        reg_936 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2)))) begin
        reg_942 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(ap_const_lv1_0 == or_cond6_1_reg_3566)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))))) begin
        reg_946 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(ap_const_lv1_0 == or_cond6_2_reg_3652)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))))) begin
        reg_952 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        rev1_reg_3361 <= rev1_fu_1533_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_31_reg_3508) & (tmp_187_0_t_reg_3512 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_178 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_31_reg_3508) & (tmp_187_0_t_reg_3512 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_182 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_31_reg_3508) & ~(tmp_187_0_t_reg_3512 == ap_const_lv2_1) & ~(tmp_187_0_t_reg_3512 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_186 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_1_reg_3594) & (tmp_187_1_t_reg_3598 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_190 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_1_reg_3594) & (tmp_187_1_t_reg_3598 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_194 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_1_reg_3594) & ~(tmp_187_1_t_reg_3598 == ap_const_lv2_1) & ~(tmp_187_1_t_reg_3598 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_198 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_2_reg_3680) & (tmp_187_2_t_reg_3684 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_202 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_2_reg_3680) & (tmp_187_2_t_reg_3684 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_206 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == tmp_185_2_reg_3680) & ~(tmp_187_2_t_reg_3684 == ap_const_lv2_1) & ~(tmp_187_2_t_reg_3684 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_210 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        rows_cast1_reg_3085[0] <= rows_cast1_fu_1008_p1[0];
        rows_cast1_reg_3085[1] <= rows_cast1_fu_1008_p1[1];
        rows_cast1_reg_3085[2] <= rows_cast1_fu_1008_p1[2];
        rows_cast1_reg_3085[3] <= rows_cast1_fu_1008_p1[3];
        rows_cast1_reg_3085[4] <= rows_cast1_fu_1008_p1[4];
        rows_cast1_reg_3085[5] <= rows_cast1_fu_1008_p1[5];
        rows_cast1_reg_3085[6] <= rows_cast1_fu_1008_p1[6];
        rows_cast1_reg_3085[7] <= rows_cast1_fu_1008_p1[7];
        rows_cast1_reg_3085[8] <= rows_cast1_fu_1008_p1[8];
        rows_cast1_reg_3085[9] <= rows_cast1_fu_1008_p1[9];
        rows_cast1_reg_3085[10] <= rows_cast1_fu_1008_p1[10];
        rows_cast1_reg_3085[11] <= rows_cast1_fu_1008_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        rows_cast_reg_3110[0] <= rows_cast_fu_1030_p1[0];
        rows_cast_reg_3110[1] <= rows_cast_fu_1030_p1[1];
        rows_cast_reg_3110[2] <= rows_cast_fu_1030_p1[2];
        rows_cast_reg_3110[3] <= rows_cast_fu_1030_p1[3];
        rows_cast_reg_3110[4] <= rows_cast_fu_1030_p1[4];
        rows_cast_reg_3110[5] <= rows_cast_fu_1030_p1[5];
        rows_cast_reg_3110[6] <= rows_cast_fu_1030_p1[6];
        rows_cast_reg_3110[7] <= rows_cast_fu_1030_p1[7];
        rows_cast_reg_3110[8] <= rows_cast_fu_1030_p1[8];
        rows_cast_reg_3110[9] <= rows_cast_fu_1030_p1[9];
        rows_cast_reg_3110[10] <= rows_cast_fu_1030_p1[10];
        rows_cast_reg_3110[11] <= rows_cast_fu_1030_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp10_reg_3366 <= sel_tmp10_fu_1542_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp12_reg_3373 <= sel_tmp12_fu_1546_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp17_reg_3380 <= sel_tmp17_fu_1570_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        sel_tmp19_demorgan_reg_3244 <= sel_tmp19_demorgan_fu_1200_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        sel_tmp19_reg_3387 <= sel_tmp19_fu_1575_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(tmp_4_reg_3398 == ap_const_lv1_0))) begin
        sel_tmp2_reg_3463 <= sel_tmp2_fu_1748_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(tmp_4_reg_3398 == ap_const_lv1_0))) begin
        sel_tmp7_reg_3458 <= sel_tmp7_fu_1730_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        slt_reg_3296 <= slt_fu_1278_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= reg_930;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3))) begin
        src_kernel_win_0_val_0_0_1_fu_294 <= reg_942;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_2_fu_2276_p3;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_226 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_942;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & (ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & (ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_1_fu_294;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & (ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & (ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_930;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        src_kernel_win_0_val_0_0_load_reg_3831 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_0_val_0_1_fu_230 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        src_kernel_win_0_val_0_1_load_reg_3801 <= src_kernel_win_0_val_0_1_fu_230;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= reg_936;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3))) begin
        src_kernel_win_0_val_1_0_1_fu_286 <= reg_930;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_2_fu_2291_p3;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_930;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & (ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & (ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_0_t_reg_3498_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_1_fu_286;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & (ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & (ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_29_reg_3472_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_3476_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_reg_3480_pp0_it3) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_0_t_reg_3494_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_936;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_0_val_1_1_fu_242 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_reg_3476) & ~(ap_const_lv1_0 == or_cond6_reg_3480) & ~(tmp_211_0_t_reg_3494 == ap_const_lv2_1) & ~(tmp_211_0_t_reg_3494 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_reg_3476) & ~(tmp_206_0_t_reg_3498 == ap_const_lv2_1) & ~(tmp_206_0_t_reg_3498 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_2_fu_186;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_reg_3476) & ~(ap_const_lv1_0 == or_cond6_reg_3480) & (tmp_211_0_t_reg_3494 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_reg_3476) & (tmp_206_0_t_reg_3498 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_0_fu_178;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_reg_3476) & ~(ap_const_lv1_0 == or_cond6_reg_3480) & (tmp_211_0_t_reg_3494 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_reg_3476) & (tmp_206_0_t_reg_3498 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_1_fu_182;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_0_val_2_1_1_reg_3730 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_1_1_reg_3730;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= reg_946;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3))) begin
        src_kernel_win_1_val_0_0_1_fu_270 <= temp_12_reg_3755;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2))) begin
        src_kernel_win_1_val_0_0_2_reg_3766 <= src_kernel_win_1_val_0_0_2_fu_2120_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_2_reg_3766;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_262 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3))) begin
        src_kernel_win_1_val_0_0_fu_262 <= temp_12_reg_3755;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & (ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & (ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_1_fu_270;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & (ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & (ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= reg_946;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        src_kernel_win_1_val_0_0_load_reg_3841 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_1_val_0_1_fu_266 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        src_kernel_win_1_val_0_1_load_reg_3811 <= src_kernel_win_1_val_0_1_fu_266;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_1_val_1_0_1_fu_258 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2))) begin
        src_kernel_win_1_val_1_0_2_reg_3771 <= src_kernel_win_1_val_1_0_2_fu_2134_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(ap_const_lv1_0 == or_cond6_1_reg_3566))) begin
        src_kernel_win_1_val_1_0_6_reg_3750 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_2_reg_3771;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= reg_946;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & (ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & (ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_1_t_reg_3584_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_1_fu_258;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & (ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & (ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_1_reg_3558_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_1_reg_3562_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_1_reg_3566_pp0_it3) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_1_t_reg_3580_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_6_reg_3750;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_1_val_1_1_fu_282 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(ap_const_lv1_0 == or_cond6_1_reg_3566) & ~(tmp_211_1_t_reg_3580 == ap_const_lv2_1) & ~(tmp_211_1_t_reg_3580 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(tmp_206_1_t_reg_3584 == ap_const_lv2_1) & ~(tmp_206_1_t_reg_3584 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_2_fu_198;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(ap_const_lv1_0 == or_cond6_1_reg_3566) & (tmp_211_1_t_reg_3580 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_1_reg_3562) & (tmp_206_1_t_reg_3584 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_0_fu_190;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_1_reg_3562) & ~(ap_const_lv1_0 == or_cond6_1_reg_3566) & (tmp_211_1_t_reg_3580 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_1_reg_3562) & (tmp_206_1_t_reg_3584 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_1_fu_194;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_1_val_2_1_1_reg_3735 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_1_1_reg_3735;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_1_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_2_val_0_0_1_fu_246 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2))) begin
        src_kernel_win_2_val_0_0_2_reg_3791 <= src_kernel_win_2_val_0_0_2_fu_2188_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_2_reg_3791;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_298 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3))) begin
        src_kernel_win_2_val_0_0_fu_298 <= temp_14_reg_3781;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & (ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & (ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_1_fu_246;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & (ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & (ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= reg_952;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        src_kernel_win_2_val_0_0_load_reg_3851 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_2_val_0_1_fu_302 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        src_kernel_win_2_val_0_1_load_reg_3821 <= src_kernel_win_2_val_0_1_fu_302;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_2_val_1_0_1_fu_234 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2))) begin
        src_kernel_win_2_val_1_0_2_reg_3796 <= src_kernel_win_2_val_1_0_2_fu_2202_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(ap_const_lv1_0 == or_cond6_2_reg_3652))) begin
        src_kernel_win_2_val_1_0_6_reg_3776 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (locy_0_2_t_reg_3394 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_2_reg_3796;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= reg_952;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & (ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & (ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_206_2_t_reg_3670_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_1_fu_234;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & (ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & (ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_183_2_reg_3644_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_2_reg_3648_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond6_2_reg_3652_pp0_it3) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_211_2_t_reg_3666_pp0_it3 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_6_reg_3776;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_2_val_1_1_fu_318 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (locy_0_2_t_reg_3394 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3394 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_2_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(ap_const_lv1_0 == or_cond6_2_reg_3652) & ~(tmp_211_2_t_reg_3666 == ap_const_lv2_1) & ~(tmp_211_2_t_reg_3666 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(tmp_206_2_t_reg_3670 == ap_const_lv2_1) & ~(tmp_206_2_t_reg_3670 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_2_fu_210;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(ap_const_lv1_0 == or_cond6_2_reg_3652) & (tmp_211_2_t_reg_3666 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_2_reg_3648) & (tmp_206_2_t_reg_3670 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_0_fu_202;
    end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & (ap_const_lv1_0 == or_cond5_2_reg_3648) & ~(ap_const_lv1_0 == or_cond6_2_reg_3652) & (tmp_211_2_t_reg_3666 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == or_cond5_2_reg_3648) & (tmp_206_2_t_reg_3670 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        src_kernel_win_2_val_2_1_1_reg_3740 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3))) begin
        src_kernel_win_2_val_2_1_fu_306 <= src_kernel_win_2_val_2_1_1_reg_3740;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        sum_V_11_reg_3826 <= sum_V_11_fu_2459_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        sum_V_13_reg_3856 <= sum_V_13_fu_2627_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        sum_V_1_reg_3806 <= sum_V_1_fu_2341_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        sum_V_3_reg_3836 <= sum_V_3_fu_2543_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it3))) begin
        sum_V_6_reg_3816 <= sum_V_6_fu_2402_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it4))) begin
        sum_V_8_reg_3846 <= sum_V_8_fu_2585_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        t_V_1_reg_720 <= j_V_fu_1608_p2;
    end else if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        t_V_1_reg_720 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_8 == ap_CS_fsm)) begin
        t_V_reg_709 <= i_V_reg_3200;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        t_V_reg_709 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        temp_12_reg_3755 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        temp_14_reg_3781 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        tmp1_reg_3448 <= tmp1_fu_1684_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        tmp2_reg_3453 <= tmp2_fu_1689_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_10_reg_3162 <= tmp_10_fu_1077_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_12_reg_3179 <= tmp_12_fu_1093_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_13_reg_3184 <= tmp_13_fu_1097_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_150_cast_cast_cast_reg_3134 <= tmp_150_cast_cast_cast_fu_1048_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_15_reg_3223 <= tmp_15_fu_1164_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_164_0_cast_cast_reg_3157[1] <= tmp_164_0_cast_cast_fu_1073_p1[1];
        tmp_164_0_cast_cast_reg_3157[2] <= tmp_164_0_cast_cast_fu_1073_p1[2];
        tmp_164_0_cast_cast_reg_3157[3] <= tmp_164_0_cast_cast_fu_1073_p1[3];
        tmp_164_0_cast_cast_reg_3157[4] <= tmp_164_0_cast_cast_fu_1073_p1[4];
        tmp_164_0_cast_cast_reg_3157[5] <= tmp_164_0_cast_cast_fu_1073_p1[5];
        tmp_164_0_cast_cast_reg_3157[6] <= tmp_164_0_cast_cast_fu_1073_p1[6];
        tmp_164_0_cast_cast_reg_3157[7] <= tmp_164_0_cast_cast_fu_1073_p1[7];
        tmp_164_0_cast_cast_reg_3157[8] <= tmp_164_0_cast_cast_fu_1073_p1[8];
        tmp_164_0_cast_cast_reg_3157[9] <= tmp_164_0_cast_cast_fu_1073_p1[9];
        tmp_164_0_cast_cast_reg_3157[10] <= tmp_164_0_cast_cast_fu_1073_p1[10];
        tmp_164_0_cast_cast_reg_3157[11] <= tmp_164_0_cast_cast_fu_1073_p1[11];
        tmp_164_0_cast_cast_reg_3157[12] <= tmp_164_0_cast_cast_fu_1073_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_176_2_reg_3301 <= tmp_176_2_fu_1283_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_17_reg_3234 <= tmp_17_fu_1189_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_182_0_1_reg_3263 <= tmp_182_0_1_fu_1224_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_182_0_2_reg_3282 <= tmp_182_0_2_fu_1257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_183_1_reg_3558 <= tmp_183_1_fu_1863_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_183_2_reg_3644 <= tmp_183_2_fu_1956_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2))) begin
        tmp_185_1_reg_3594 <= tmp_185_1_fu_1931_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2))) begin
        tmp_185_2_reg_3680 <= tmp_185_2_fu_2024_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == tmp_31_fu_1838_p2))) begin
        tmp_187_0_t_reg_3512 <= tmp_187_0_t_fu_1845_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == tmp_185_1_fu_1931_p2))) begin
        tmp_187_1_t_reg_3598 <= tmp_187_1_t_fu_1938_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == tmp_185_2_fu_2024_p2))) begin
        tmp_187_2_t_reg_3684 <= tmp_187_2_t_fu_2031_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_189_1_reg_3614 <= tmp_189_1_fu_1943_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_189_2_reg_3700 <= tmp_189_2_fu_2036_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_198_0_0_cast_cast_cast_reg_3172[1] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[1];
        tmp_198_0_0_cast_cast_cast_reg_3172[2] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[2];
        tmp_198_0_0_cast_cast_cast_reg_3172[3] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[3];
        tmp_198_0_0_cast_cast_cast_reg_3172[4] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[4];
        tmp_198_0_0_cast_cast_cast_reg_3172[5] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[5];
        tmp_198_0_0_cast_cast_cast_reg_3172[6] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[6];
        tmp_198_0_0_cast_cast_cast_reg_3172[7] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[7];
        tmp_198_0_0_cast_cast_cast_reg_3172[8] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[8];
        tmp_198_0_0_cast_cast_cast_reg_3172[9] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[9];
        tmp_198_0_0_cast_cast_cast_reg_3172[10] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[10];
        tmp_198_0_0_cast_cast_cast_reg_3172[11] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[11];
        tmp_198_0_0_cast_cast_cast_reg_3172[12] <= tmp_198_0_0_cast_cast_cast_fu_1089_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_19_reg_3239 <= tmp_19_fu_1194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_1_reg_3144 <= tmp_1_fu_1055_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & ~(ap_const_lv1_0 == or_cond5_fu_1791_p2))) begin
        tmp_206_0_t_reg_3498 <= tmp_206_0_t_fu_1827_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & ~(ap_const_lv1_0 == or_cond5_1_fu_1884_p2))) begin
        tmp_206_1_t_reg_3584 <= tmp_206_1_t_fu_1920_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & ~(ap_const_lv1_0 == or_cond5_2_fu_1977_p2))) begin
        tmp_206_2_t_reg_3670 <= tmp_206_2_t_fu_2013_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_20_reg_3311 <= tmp_20_fu_1361_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == or_cond5_fu_1791_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1802_p2))) begin
        tmp_211_0_t_reg_3494 <= tmp_211_0_t_fu_1818_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == or_cond5_1_fu_1884_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1895_p2))) begin
        tmp_211_1_t_reg_3580 <= tmp_211_1_t_fu_1911_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == or_cond5_2_fu_1977_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1988_p2))) begin
        tmp_211_2_t_reg_3666 <= tmp_211_2_t_fu_2004_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        tmp_221_1_reg_3871 <= tmp_221_1_fu_2683_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        tmp_221_2_reg_3881 <= tmp_221_2_fu_2725_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        tmp_25_reg_3347 <= tmp_25_fu_1507_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        tmp_26_reg_3429 <= ImagLoc_x_fu_1630_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        tmp_27_reg_3439 <= tmp_27_fu_1663_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_29_reg_3472 <= tmp_29_fu_1770_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2))) begin
        tmp_31_reg_3508 <= tmp_31_fu_1838_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1))) begin
        tmp_33_reg_3528 <= tmp_33_fu_1850_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it5))) begin
        tmp_40_reg_3861 <= tmp_40_fu_2641_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        tmp_4_reg_3398 <= tmp_4_fu_1603_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == tmp_4_fu_1603_p2))) begin
        tmp_6_reg_3422 <= tmp_6_fu_1636_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        tmp_7_reg_3249 <= tmp_7_fu_1205_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        tmp_8_reg_3151 <= tmp_8_fu_1061_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        ult_reg_3205 <= ult_fu_1128_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond6_fu_996_p2))) begin
        widthloop_reg_3104 <= widthloop_fu_1024_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_2_fu_1117_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1117_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_2_fu_1117_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_2_fu_1117_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_30_fu_1832_p1 or tmp_28_fu_1856_p1 or ap_sig_bdd_2383 or ap_sig_bdd_1712)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_0_val_0_address0 = tmp_28_fu_1856_p1;
        end else if (ap_sig_bdd_2383) begin
            k_buf_0_val_0_address0 = tmp_30_fu_1832_p1;
        end else begin
            k_buf_0_val_0_address0 = tmp_28_fu_1856_p1;
        end
    end else begin
        k_buf_0_val_0_address0 = tmp_28_fu_1856_p1;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or k_buf_0_val_0_addr_2_reg_3522 or tmp_33_reg_3528 or ap_sig_bdd_2389 or ap_sig_bdd_2388)
begin
    if (ap_sig_bdd_2388) begin
        if (ap_sig_bdd_2389) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_2_reg_3522;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) begin
            k_buf_0_val_0_address1 = tmp_33_reg_3528;
        end else begin
            k_buf_0_val_0_address1 = tmp_33_reg_3528;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_33_reg_3528;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_29_fu_1770_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_33_fu_1850_p1 or tmp_37_fu_1808_p1 or tmp_30_fu_1832_p1 or tmp_28_fu_1856_p1 or ap_sig_bdd_2383 or ap_sig_bdd_1712 or ap_sig_bdd_2394 or ap_sig_bdd_2396)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_0_val_1_address0 = tmp_28_fu_1856_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_0_val_1_address0 = tmp_33_fu_1850_p1;
        end else if (ap_sig_bdd_2383) begin
            k_buf_0_val_1_address0 = tmp_30_fu_1832_p1;
        end else if (ap_sig_bdd_2394) begin
            k_buf_0_val_1_address0 = tmp_37_fu_1808_p1;
        end else begin
            k_buf_0_val_1_address0 = tmp_28_fu_1856_p1;
        end
    end else begin
        k_buf_0_val_1_address0 = tmp_28_fu_1856_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_29_fu_1770_p2 or or_cond5_fu_1791_p2 or or_cond6_fu_1802_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == or_cond5_fu_1791_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1802_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_33_fu_1850_p1 or tmp_37_fu_1808_p1 or tmp_30_fu_1832_p1 or tmp_28_fu_1856_p1 or ap_sig_bdd_2383 or ap_sig_bdd_1712 or ap_sig_bdd_2394 or ap_sig_bdd_2396)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_0_val_2_address0 = tmp_28_fu_1856_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_0_val_2_address0 = tmp_33_fu_1850_p1;
        end else if (ap_sig_bdd_2383) begin
            k_buf_0_val_2_address0 = tmp_30_fu_1832_p1;
        end else if (ap_sig_bdd_2394) begin
            k_buf_0_val_2_address0 = tmp_37_fu_1808_p1;
        end else begin
            k_buf_0_val_2_address0 = tmp_28_fu_1856_p1;
        end
    end else begin
        k_buf_0_val_2_address0 = tmp_28_fu_1856_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_29_fu_1770_p2 or or_cond5_fu_1791_p2 or or_cond6_fu_1802_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == or_cond5_fu_1791_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1802_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_184_1_fu_1925_p1 or tmp_177_1_fu_1949_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2398)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_1_val_0_address0 = tmp_177_1_fu_1949_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_0_address0 = tmp_184_1_fu_1925_p1;
        end else begin
            k_buf_1_val_0_address0 = tmp_177_1_fu_1949_p1;
        end
    end else begin
        k_buf_1_val_0_address0 = tmp_177_1_fu_1949_p1;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or k_buf_1_val_0_addr_2_reg_3608 or tmp_189_1_reg_3614 or ap_sig_bdd_2388 or ap_sig_bdd_2400)
begin
    if (ap_sig_bdd_2388) begin
        if (ap_sig_bdd_2400) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_2_reg_3608;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) begin
            k_buf_1_val_0_address1 = tmp_189_1_reg_3614;
        end else begin
            k_buf_1_val_0_address1 = tmp_189_1_reg_3614;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_189_1_reg_3614;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_1_fu_1863_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2)))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_189_1_fu_1943_p1 or tmp_197_1_fu_1901_p1 or tmp_184_1_fu_1925_p1 or tmp_177_1_fu_1949_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2396 or ap_sig_bdd_2398 or ap_sig_bdd_2404)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_1_val_1_address0 = tmp_177_1_fu_1949_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_1_val_1_address0 = tmp_189_1_fu_1943_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_1_address0 = tmp_184_1_fu_1925_p1;
        end else if (ap_sig_bdd_2404) begin
            k_buf_1_val_1_address0 = tmp_197_1_fu_1901_p1;
        end else begin
            k_buf_1_val_1_address0 = tmp_177_1_fu_1949_p1;
        end
    end else begin
        k_buf_1_val_1_address0 = tmp_177_1_fu_1949_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_1_fu_1863_p2 or or_cond5_1_fu_1884_p2 or or_cond6_1_fu_1895_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == or_cond5_1_fu_1884_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1895_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2)))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_189_1_fu_1943_p1 or tmp_197_1_fu_1901_p1 or tmp_184_1_fu_1925_p1 or tmp_177_1_fu_1949_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2396 or ap_sig_bdd_2398 or ap_sig_bdd_2404)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_1_val_2_address0 = tmp_177_1_fu_1949_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_1_val_2_address0 = tmp_189_1_fu_1943_p1;
        end else if (ap_sig_bdd_2398) begin
            k_buf_1_val_2_address0 = tmp_184_1_fu_1925_p1;
        end else if (ap_sig_bdd_2404) begin
            k_buf_1_val_2_address0 = tmp_197_1_fu_1901_p1;
        end else begin
            k_buf_1_val_2_address0 = tmp_177_1_fu_1949_p1;
        end
    end else begin
        k_buf_1_val_2_address0 = tmp_177_1_fu_1949_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_1_fu_1863_p2 or or_cond5_1_fu_1884_p2 or or_cond6_1_fu_1895_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == or_cond5_1_fu_1884_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1895_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2)))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_184_2_fu_2018_p1 or tmp_177_2_fu_2042_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2406)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_2_val_0_address0 = tmp_177_2_fu_2042_p1;
        end else if (ap_sig_bdd_2406) begin
            k_buf_2_val_0_address0 = tmp_184_2_fu_2018_p1;
        end else begin
            k_buf_2_val_0_address0 = tmp_177_2_fu_2042_p1;
        end
    end else begin
        k_buf_2_val_0_address0 = tmp_177_2_fu_2042_p1;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or k_buf_2_val_0_addr_2_reg_3694 or tmp_189_2_reg_3700 or ap_sig_bdd_2388 or ap_sig_bdd_2408)
begin
    if (ap_sig_bdd_2388) begin
        if (ap_sig_bdd_2408) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_2_reg_3694;
        end else if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) begin
            k_buf_2_val_0_address1 = tmp_189_2_reg_3700;
        end else begin
            k_buf_2_val_0_address1 = tmp_189_2_reg_3700;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_189_2_reg_3700;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_2_fu_1956_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2)))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_189_2_fu_2036_p1 or tmp_197_2_fu_1994_p1 or tmp_184_2_fu_2018_p1 or tmp_177_2_fu_2042_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2396 or ap_sig_bdd_2406 or ap_sig_bdd_2412)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_2_val_1_address0 = tmp_177_2_fu_2042_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_2_val_1_address0 = tmp_189_2_fu_2036_p1;
        end else if (ap_sig_bdd_2406) begin
            k_buf_2_val_1_address0 = tmp_184_2_fu_2018_p1;
        end else if (ap_sig_bdd_2412) begin
            k_buf_2_val_1_address0 = tmp_197_2_fu_1994_p1;
        end else begin
            k_buf_2_val_1_address0 = tmp_177_2_fu_2042_p1;
        end
    end else begin
        k_buf_2_val_1_address0 = tmp_177_2_fu_2042_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_2_fu_1956_p2 or or_cond5_2_fu_1977_p2 or or_cond6_2_fu_1988_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == or_cond5_2_fu_1977_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1988_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2)))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address0 assign process. ///
always @ (ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_189_2_fu_2036_p1 or tmp_197_2_fu_1994_p1 or tmp_184_2_fu_2018_p1 or tmp_177_2_fu_2042_p1 or ap_sig_bdd_1712 or ap_sig_bdd_2396 or ap_sig_bdd_2406 or ap_sig_bdd_2412)
begin
    if (ap_sig_bdd_1712) begin
        if (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) begin
            k_buf_2_val_2_address0 = tmp_177_2_fu_2042_p1;
        end else if (ap_sig_bdd_2396) begin
            k_buf_2_val_2_address0 = tmp_189_2_fu_2036_p1;
        end else if (ap_sig_bdd_2406) begin
            k_buf_2_val_2_address0 = tmp_184_2_fu_2018_p1;
        end else if (ap_sig_bdd_2412) begin
            k_buf_2_val_2_address0 = tmp_197_2_fu_1994_p1;
        end else begin
            k_buf_2_val_2_address0 = tmp_177_2_fu_2042_p1;
        end
    end else begin
        k_buf_2_val_2_address0 = tmp_177_2_fu_2042_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it2 or or_cond3_reg_3357 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_2_fu_1956_p2 or or_cond5_2_fu_1977_p2 or or_cond6_2_fu_1988_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == or_cond5_2_fu_1977_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1988_p2)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2)))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_101 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it6 or ap_reg_ppstg_brmerge2_reg_3468_pp0_it6 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_101 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it6 or ap_reg_ppstg_brmerge2_reg_3468_pp0_it6 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_101 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it6 or ap_reg_ppstg_brmerge2_reg_3468_pp0_it6 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644 or ap_sig_bdd_101 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7)
begin
    if (((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_101 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_sig_bdd_124 or ap_reg_ppiten_pp0_it7 or exitcond6_fu_996_p2 or tmp_2_fu_1117_p2 or exitcond8_fu_972_p2 or exitcond7_fu_984_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond8_fu_972_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond7_fu_984_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond6_fu_996_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_2_fu_1117_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
        ap_ST_pp0_stg0_fsm_7 : 
            if ((~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) & ~((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end else if ((((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) | ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_101) | (ap_sig_bdd_124 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_7;
            end
        ap_ST_st16_fsm_8 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast_cast_fu_1758_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1);
assign ImagLoc_x_fu_1630_p2 = (tmp_155_cast1_fu_1599_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_0_0_cast59_cast_cast3_cast_fu_1288_p1 = $unsigned(ImagLoc_y_reg_3210);
assign ImagLoc_y_1_fu_1218_p2 = (tmp7_cast1_fu_1103_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_2_fu_1251_p2 = (tmp7_cast1_fu_1103_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_1133_p2 = (tmp7_cast1_fu_1103_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_101 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472 or tmp_183_1_reg_3558 or tmp_183_2_reg_3644)
begin
    ap_sig_bdd_101 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472)) | (~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558)) | (~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644)));
end

/// ap_sig_bdd_124 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_4_reg_3398_pp0_it6 or ap_reg_ppstg_brmerge2_reg_3468_pp0_it6)
begin
    ap_sig_bdd_124 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge2_reg_3468_pp0_it6) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_1712 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it1)
begin
    ap_sig_bdd_1712 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_3398_pp0_it1));
end

/// ap_sig_bdd_2383 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_29_fu_1770_p2)
begin
    ap_sig_bdd_2383 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_29_fu_1770_p2));
end

/// ap_sig_bdd_2388 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 or ap_reg_ppstg_brmerge_reg_3444_pp0_it2 or or_cond3_reg_3357)
begin
    ap_sig_bdd_2388 = ((ap_ST_pp0_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_reg_ppstg_tmp_4_reg_3398_pp0_it2 == ap_const_lv1_0) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it2) & (ap_const_lv1_0 == or_cond3_reg_3357));
end

/// ap_sig_bdd_2389 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_29_reg_3472)
begin
    ap_sig_bdd_2389 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_29_reg_3472));
end

/// ap_sig_bdd_2394 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_29_fu_1770_p2 or or_cond5_fu_1791_p2 or or_cond6_fu_1802_p2)
begin
    ap_sig_bdd_2394 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_29_fu_1770_p2) & (ap_const_lv1_0 == or_cond5_fu_1791_p2) & ~(ap_const_lv1_0 == or_cond6_fu_1802_p2));
end

/// ap_sig_bdd_2396 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1)
begin
    ap_sig_bdd_2396 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1));
end

/// ap_sig_bdd_2398 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_1_fu_1863_p2)
begin
    ap_sig_bdd_2398 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_1_fu_1863_p2));
end

/// ap_sig_bdd_2400 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_1_reg_3558)
begin
    ap_sig_bdd_2400 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_1_reg_3558));
end

/// ap_sig_bdd_2404 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_1_fu_1863_p2 or or_cond5_1_fu_1884_p2 or or_cond6_1_fu_1895_p2)
begin
    ap_sig_bdd_2404 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_1_fu_1863_p2) & (ap_const_lv1_0 == or_cond5_1_fu_1884_p2) & ~(ap_const_lv1_0 == or_cond6_1_fu_1895_p2));
end

/// ap_sig_bdd_2406 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_2_fu_1956_p2)
begin
    ap_sig_bdd_2406 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & ~(ap_const_lv1_0 == tmp_183_2_fu_1956_p2));
end

/// ap_sig_bdd_2408 assign process. ///
always @ (ap_reg_ppstg_tmp_26_reg_3429_pp0_it2 or tmp_183_2_reg_3644)
begin
    ap_sig_bdd_2408 = ((ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it2) & ~(ap_const_lv1_0 == tmp_183_2_reg_3644));
end

/// ap_sig_bdd_2412 assign process. ///
always @ (or_cond3_reg_3357 or ap_reg_ppstg_tmp_26_reg_3429_pp0_it1 or ap_reg_ppstg_brmerge_reg_3444_pp0_it1 or tmp_183_2_fu_1956_p2 or or_cond5_2_fu_1977_p2 or or_cond6_2_fu_1988_p2)
begin
    ap_sig_bdd_2412 = ((ap_const_lv1_0 == or_cond3_reg_3357) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3444_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_26_reg_3429_pp0_it1) & (ap_const_lv1_0 == tmp_183_2_fu_1956_p2) & (ap_const_lv1_0 == or_cond5_2_fu_1977_p2) & ~(ap_const_lv1_0 == or_cond6_2_fu_1988_p2));
end
assign brmerge2_fu_1754_p2 = (tmp2_reg_3453 | tmp1_reg_3448);
assign brmerge31_2_fu_1522_p2 = (icmp1_reg_3217 | rev_fu_1512_p2);
assign brmerge_fu_1669_p2 = (or_cond_98_reg_3306 | or_cond29_2_reg_3352);
assign cols_cast1_fu_1021_p1 = $unsigned(cols);
assign cols_cast2_fu_1039_p1 = $unsigned(cols);
assign curp_y_assign_0_0_1_cast55_cast158_cast_fu_1365_p1 = $unsigned(ImagLoc_y_1_reg_3258);
assign curp_y_assign_0_0_2_cast52_cast161_cast_fu_1436_p1 = $unsigned(ImagLoc_y_2_reg_3277);
assign exitcond6_fu_996_p2 = (p_0210_rec_reg_698 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond7_fu_984_p2 = (p_0206_rec_reg_687 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_972_p2 = (p_0202_rec_reg_676 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast63_cast_fu_1017_p1 = $unsigned(heightloop_fu_1011_p2);
assign heightloop_fu_1011_p2 = (rows_cast1_fu_1008_p1 + ap_const_lv13_5);
assign i_V_fu_1122_p2 = (t_V_reg_709 + ap_const_lv12_1);
assign icmp1_fu_1153_p2 = ($signed(tr1_fu_1143_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp2_fu_2657_p2 = ($signed(tr2_fu_2647_p4) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp3_fu_2699_p2 = ($signed(tr3_fu_2689_p4) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp4_fu_2741_p2 = ($signed(tr4_fu_2731_p4) > $signed(3'b000)? 1'b1: 1'b0);
assign icmp_fu_1624_p2 = (tr_fu_1614_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1608_p2 = (t_V_1_reg_720 + ap_const_lv12_1);
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_2_reg_3516;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_1_reg_3502;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_2_reg_3602;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_1_reg_3588;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_2_reg_3688;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_1_reg_3674;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1538_p2 = (tmp_7_reg_3249 - tmp_20_reg_3311);
assign locy_0_1_t_fu_1565_p2 = (tmp_7_reg_3249 - tmp_22_fu_1561_p1);
assign locy_0_2_t_fu_1594_p2 = (tmp_7_reg_3249 - tmp_24_fu_1590_p1);
assign newSel13_cast_fu_1581_p1 = $unsigned(newSel2_reg_3332);
assign newSel1_fu_1555_p3 = ((or_cond8_reg_3322)? newSel7_cast_fu_1552_p1: newSel9_reg_3327);
assign newSel2_fu_1487_p3 = ((sel_tmp23_fu_1481_p2)? p_assign_10_reg_3289: ap_const_lv13_0);
assign newSel3_fu_1346_p3 = ((tmp_15_reg_3223)? ImagLoc_y_0_0_cast59_cast_cast3_cast_fu_1288_p1: p_assign_6_fu_1304_p2);
assign newSel4_fu_1500_p3 = ((tmp_182_0_2_reg_3282)? curp_y_assign_0_0_2_cast52_cast161_cast_fu_1436_p1: p_assign_11_fu_1456_p2);
assign newSel5_fu_1353_p3 = ((or_cond_fu_1340_p2)? newSel_cast_cast_fu_1336_p1: newSel3_fu_1346_p3);
assign newSel6_fu_1584_p3 = ((or_cond1_reg_3337)? newSel13_cast_fu_1581_p1: newSel4_reg_3342);
assign newSel7_cast_fu_1552_p1 = $unsigned(newSel7_reg_3317);
assign newSel7_fu_1416_p3 = ((sel_tmp16_fu_1410_p2)? p_assign_8_reg_3270: ap_const_lv13_0);
assign newSel9_fu_1429_p3 = ((tmp_182_0_1_reg_3263)? curp_y_assign_0_0_1_cast55_cast158_cast_fu_1365_p1: p_assign_9_fu_1385_p2);
assign newSel_cast_cast_fu_1336_p1 = $unsigned(newSel_fu_1329_p3);
assign newSel_fu_1329_p3 = ((sel_tmp9_fu_1324_p2)? p_assign_5_reg_3229: ap_const_lv13_0);
assign or_cond1_fu_1494_p2 = (sel_tmp23_fu_1481_p2 | sel_tmp21_fu_1466_p2);
assign or_cond29_2_fu_1517_p2 = (tmp_176_2_reg_3301 & rev_fu_1512_p2);
assign or_cond3_fu_1527_p2 = (brmerge31_2_fu_1522_p2 & tmp_170_not_fu_1291_p2);
assign or_cond5_1_fu_1884_p2 = (rev4_fu_1873_p2 & tmp_190_1_fu_1879_p2);
assign or_cond5_2_fu_1977_p2 = (rev5_fu_1966_p2 & tmp_190_2_fu_1972_p2);
assign or_cond5_fu_1791_p2 = (rev2_fu_1780_p2 & tmp_34_fu_1786_p2);
assign or_cond6_1_fu_1895_p2 = (rev4_fu_1873_p2 & tmp_192_1_fu_1890_p2);
assign or_cond6_2_fu_1988_p2 = (rev5_fu_1966_p2 & tmp_192_2_fu_1983_p2);
assign or_cond6_fu_1802_p2 = (rev2_fu_1780_p2 & tmp_36_fu_1797_p2);
assign or_cond8_fu_1423_p2 = (sel_tmp16_fu_1410_p2 | sel_tmp14_fu_1395_p2);
assign or_cond_98_fu_1296_p2 = (icmp1_reg_3217 & tmp_170_not_fu_1291_p2);
assign or_cond_fu_1340_p2 = (sel_tmp9_fu_1324_p2 | sel_tmp4_fu_1314_p2);
assign p_assign_10_fu_1270_p3 = ((tmp_23_fu_1262_p3)? p_assign_s_fu_1245_p2: ImagLoc_y_2_fu_1251_p2);
assign p_assign_11_fu_1456_p2 = (tmp_198_0_0_cast_cast_cast_reg_3172 + tmp_199_0_2_cast63_cast_fu_1452_p1);
assign p_assign_1_fu_1641_p2 = (ap_const_lv13_0 - tmp_155_cast1_fu_1599_p1);
assign p_assign_2_fu_1655_p3 = ((tmp_26_fu_1647_p3)? p_assign_1_fu_1641_p2: ImagLoc_x_fu_1630_p2);
assign p_assign_3_fu_1708_p1 = $signed(tmp_27_reg_3439);
assign p_assign_3_fu_1708_p2 = (tmp_164_0_cast_cast_reg_3157 + p_assign_3_fu_1708_p1);
assign p_assign_4_fu_1111_p2 = (ap_const_lv13_3 - tmp7_cast1_fu_1103_p1);
assign p_assign_5_fu_1177_p3 = ((tmp_16_fu_1169_p3)? p_assign_4_fu_1111_p2: ImagLoc_y_fu_1133_p2);
assign p_assign_6_fu_1304_p2 = (tmp_198_0_0_cast_cast_cast_reg_3172 + tmp_199_0_0_cast_cast61_cast_fu_1301_p1);
assign p_assign_7_fu_1212_p2 = (p_assign_4_fu_1111_p2 + ap_const_lv13_1);
assign p_assign_8_fu_1237_p3 = ((tmp_21_fu_1229_p3)? p_assign_7_fu_1212_p2: ImagLoc_y_1_fu_1218_p2);
assign p_assign_9_fu_1385_p2 = (tmp_198_0_0_cast_cast_cast_reg_3172 + tmp_199_0_1_cast62_cast_fu_1381_p1);
assign p_assign_s_fu_1245_p2 = (p_assign_4_fu_1111_p2 + ap_const_lv13_2);
assign p_dst_data_stream_0_V_din = ((tmp_40_reg_3861)? phitmp_reg_3866: ap_const_lv8_0);
assign p_dst_data_stream_1_V_din = ((tmp_221_1_reg_3871)? phitmp_1_reg_3876: ap_const_lv8_0);
assign p_dst_data_stream_2_V_din = ((tmp_221_2_reg_3881)? phitmp_2_reg_3886: ap_const_lv8_0);
assign p_rec5_fu_978_p2 = (p_0202_rec_reg_676 + ap_const_lv2_1);
assign p_rec6_fu_990_p2 = (p_0206_rec_reg_687 + ap_const_lv2_1);
assign p_rec_fu_1002_p2 = (p_0210_rec_reg_698 + ap_const_lv2_1);
assign p_shl1_fu_2398_p1 = $unsigned(tmp_44_fu_2390_p3);
assign p_shl2_fu_2455_p1 = $unsigned(tmp_48_fu_2447_p3);
assign p_shl_fu_2337_p1 = $unsigned(tmp_39_fu_2329_p3);
assign phitmp_1_fu_2709_p3 = ((icmp3_fu_2699_p2)? ap_const_lv8_FF: tmp_46_fu_2705_p1);
assign phitmp_2_fu_2751_p3 = ((icmp4_fu_2741_p2)? ap_const_lv8_FF: tmp_52_fu_2747_p1);
assign phitmp_fu_2667_p3 = ((icmp2_fu_2657_p2)? ap_const_lv8_FF: tmp_41_fu_2663_p1);
assign ref_fu_1033_p2 = (rows_cast1_fu_1008_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1533_p2 = (ult_reg_3205 ^ ap_const_lv1_1);
assign rev2_fu_1780_p2 = (slt1_fu_1775_p2 ^ ap_const_lv1_1);
assign rev3_fu_1678_p2 = (ult1_fu_1673_p2 ^ ap_const_lv1_1);
assign rev4_fu_1873_p2 = (slt2_fu_1868_p2 ^ ap_const_lv1_1);
assign rev5_fu_1966_p2 = (slt3_fu_1961_p2 ^ ap_const_lv1_1);
assign rev_fu_1512_p2 = (slt_reg_3296 ^ ap_const_lv1_1);
assign rows_cast1_fu_1008_p1 = $unsigned(rows);
assign rows_cast_fu_1030_p1 = $unsigned(rows);
assign sel_tmp10_demorgan_fu_1738_p2 = (tmp_6_reg_3422 | tmp_8_reg_3151);
assign sel_tmp10_fu_1542_p2 = (tmp_7_reg_3249 == tmp_20_reg_3311? 1'b1: 1'b0);
assign sel_tmp11_fu_2269_p3 = ((sel_tmp10_reg_3366)? reg_942: reg_936);
assign sel_tmp12_fu_1546_p2 = (locy_0_0_t_fu_1538_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp13_fu_1390_p2 = (tmp_182_0_1_reg_3263 ^ ap_const_lv1_1);
assign sel_tmp14_fu_1395_p2 = (tmp_10_reg_3162 & sel_tmp13_fu_1390_p2);
assign sel_tmp15_fu_1404_p2 = (sel_tmp32_demorgan_fu_1400_p2 ^ ap_const_lv1_1);
assign sel_tmp16_fu_1410_p2 = (tmp_194_0_1_fu_1371_p2 & sel_tmp15_fu_1404_p2);
assign sel_tmp17_fu_1570_p2 = (tmp_7_reg_3249 == tmp_22_fu_1561_p1? 1'b1: 1'b0);
assign sel_tmp18_fu_2284_p3 = ((sel_tmp17_reg_3380)? reg_942: reg_936);
assign sel_tmp19_demorgan_fu_1200_p2 = (tmp_15_fu_1164_p2 | tmp_10_reg_3162);
assign sel_tmp19_fu_1575_p2 = (locy_0_1_t_fu_1565_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_1742_p2 = (sel_tmp10_demorgan_fu_1738_p2 ^ ap_const_lv1_1);
assign sel_tmp20_fu_1461_p2 = (tmp_182_0_2_reg_3282 ^ ap_const_lv1_1);
assign sel_tmp21_fu_1466_p2 = (tmp_10_reg_3162 & sel_tmp20_fu_1461_p2);
assign sel_tmp22_fu_1475_p2 = (sel_tmp45_demorgan_fu_1471_p2 ^ ap_const_lv1_1);
assign sel_tmp23_fu_1481_p2 = (tmp_194_0_2_fu_1442_p2 & sel_tmp22_fu_1475_p2);
assign sel_tmp24_fu_2113_p3 = ((sel_tmp10_reg_3366)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp25_fu_2127_p3 = ((sel_tmp17_reg_3380)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp26_fu_2181_p3 = ((sel_tmp10_reg_3366)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp27_fu_2195_p3 = ((sel_tmp17_reg_3380)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp2_fu_1748_p2 = (tmp_18_fu_1700_p2 & sel_tmp1_fu_1742_p2);
assign sel_tmp32_demorgan_fu_1400_p2 = (tmp_182_0_1_reg_3263 | tmp_10_reg_3162);
assign sel_tmp3_fu_1309_p2 = (tmp_15_reg_3223 ^ ap_const_lv1_1);
assign sel_tmp45_demorgan_fu_1471_p2 = (tmp_182_0_2_reg_3282 | tmp_10_reg_3162);
assign sel_tmp4_fu_1314_p2 = (tmp_10_reg_3162 & sel_tmp3_fu_1309_p2);
assign sel_tmp5_fu_1720_p2 = (tmp_6_reg_3422 ^ ap_const_lv1_1);
assign sel_tmp6_fu_1725_p2 = (tmp_8_reg_3151 & sel_tmp5_fu_1720_p2);
assign sel_tmp7_fu_1730_p3 = ((sel_tmp6_fu_1725_p2)? ap_const_lv15_0: sel_tmp_fu_1713_p3);
assign sel_tmp8_fu_1319_p2 = (sel_tmp19_demorgan_reg_3244 ^ ap_const_lv1_1);
assign sel_tmp9_fu_1324_p2 = (tmp_17_reg_3234 & sel_tmp8_fu_1319_p2);
assign sel_tmp_fu_1713_p1 = $signed(ImagLoc_x_reg_3407);
assign sel_tmp_fu_1713_p3 = ((tmp_6_reg_3422)? sel_tmp_fu_1713_p1: p_assign_3_fu_1708_p2);
assign slt1_fu_1775_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign slt1_fu_1775_p2 = ($signed(slt1_fu_1775_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign slt2_fu_1868_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign slt2_fu_1868_p2 = ($signed(slt2_fu_1868_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign slt3_fu_1961_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign slt3_fu_1961_p2 = ($signed(slt3_fu_1961_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign slt_fu_1278_p2 = ($signed(ImagLoc_y_fu_1133_p2) < $signed(ref_reg_3117)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_2_fu_2276_p3 = ((sel_tmp12_reg_3373)? reg_930: sel_tmp11_fu_2269_p3);
assign src_kernel_win_0_val_1_0_2_fu_2291_p3 = ((sel_tmp19_reg_3387)? reg_930: sel_tmp18_fu_2284_p3);
assign src_kernel_win_1_val_0_0_2_fu_2120_p3 = ((sel_tmp12_reg_3373)? k_buf_1_val_1_q0: sel_tmp24_fu_2113_p3);
assign src_kernel_win_1_val_1_0_2_fu_2134_p3 = ((sel_tmp19_reg_3387)? k_buf_1_val_1_q0: sel_tmp25_fu_2127_p3);
assign src_kernel_win_2_val_0_0_2_fu_2188_p3 = ((sel_tmp12_reg_3373)? k_buf_2_val_1_q0: sel_tmp26_fu_2181_p3);
assign src_kernel_win_2_val_1_0_2_fu_2202_p3 = ((sel_tmp19_reg_3387)? k_buf_2_val_1_q0: sel_tmp27_fu_2195_p3);
assign sum_V_10_fu_2437_p2 = (tmp_230_2_0_2_cast_cast_fu_2433_p1 - tmp_229_2_0_0_cast_cast_fu_2429_p1);
assign sum_V_11_fu_2459_p0 = $signed(sum_V_10_fu_2437_p2);
assign sum_V_11_fu_2459_p2 = (sum_V_11_fu_2459_p0 - p_shl2_fu_2455_p1);
assign sum_V_12_fu_2609_p2 = (sum_V_11_reg_3826 + tmp_230_2_1_2_cast_cast_fu_2605_p1);
assign sum_V_13_fu_2627_p1 = $signed(tmp_230_2_2_fu_2617_p2);
assign sum_V_13_fu_2627_p2 = (sum_V_12_fu_2609_p2 + sum_V_13_fu_2627_p1);
assign sum_V_14_fu_2720_p2 = (sum_V_13_reg_3856 + tmp_230_2_2_2_cast_cast_fu_2717_p1);
assign sum_V_1_fu_2341_p0 = $signed(sum_V_fu_2319_p2);
assign sum_V_1_fu_2341_p2 = (sum_V_1_fu_2341_p0 - p_shl_fu_2337_p1);
assign sum_V_2_fu_2525_p2 = (sum_V_1_reg_3806 + tmp_230_0_1_2_cast_cast_fu_2521_p1);
assign sum_V_3_fu_2543_p1 = $signed(tmp_230_0_2_fu_2533_p2);
assign sum_V_3_fu_2543_p2 = (sum_V_2_fu_2525_p2 + sum_V_3_fu_2543_p1);
assign sum_V_4_fu_2636_p2 = (sum_V_3_reg_3836 + tmp_230_0_2_2_cast_cast_fu_2633_p1);
assign sum_V_5_fu_2380_p2 = (tmp_230_1_0_2_cast_cast_fu_2376_p1 - tmp_229_1_0_0_cast_cast_fu_2372_p1);
assign sum_V_6_fu_2402_p0 = $signed(sum_V_5_fu_2380_p2);
assign sum_V_6_fu_2402_p2 = (sum_V_6_fu_2402_p0 - p_shl1_fu_2398_p1);
assign sum_V_7_fu_2567_p2 = (sum_V_6_reg_3816 + tmp_230_1_1_2_cast_cast_fu_2563_p1);
assign sum_V_8_fu_2585_p1 = $signed(tmp_230_1_2_fu_2575_p2);
assign sum_V_8_fu_2585_p2 = (sum_V_7_fu_2567_p2 + sum_V_8_fu_2585_p1);
assign sum_V_9_fu_2678_p2 = (sum_V_8_reg_3846 + tmp_230_1_2_2_cast_cast_fu_2675_p1);
assign sum_V_fu_2319_p2 = (tmp_230_0_0_2_cast_cast_fu_2315_p1 - tmp_229_0_0_0_cast_cast_fu_2311_p1);
assign tmp1_fu_1684_p2 = (icmp_fu_1624_p2 | tmp_25_reg_3347);
assign tmp2_fu_1689_p2 = (rev1_reg_3361 | rev3_fu_1678_p2);
assign tmp7_cast1_fu_1103_p1 = $unsigned(t_V_reg_709);
assign tmp7_cast_fu_1107_p1 = $unsigned(t_V_reg_709);
assign tmp_10_fu_1077_p2 = (rows == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_11_fu_1082_p3 = {{rows}, {ap_const_lv1_0}};
assign tmp_12_fu_1093_p1 = ref_fu_1033_p2[1:0];
assign tmp_13_fu_1097_p2 = (tmp_fu_1052_p1 ^ ap_const_lv2_3);
assign tmp_14_fu_1159_p2 = ($signed(ImagLoc_y_fu_1133_p2) < $signed(ref_reg_3117)? 1'b1: 1'b0);
assign tmp_150_cast_cast_cast_fu_1048_p1 = $signed(tmp_s_fu_1042_p2);
assign tmp_155_cast1_fu_1599_p1 = $unsigned(t_V_1_reg_720);
assign tmp_15_fu_1164_p2 = (ImagLoc_y_fu_1133_p2 < rows_cast1_reg_3085? 1'b1: 1'b0);
assign tmp_164_0_cast_cast_fu_1073_p1 = $unsigned(tmp_9_fu_1066_p3);
assign tmp_16_fu_1169_p3 = ImagLoc_y_fu_1133_p2[ap_const_lv32_C];
assign tmp_170_not_fu_1291_p2 = ($signed(ImagLoc_y_reg_3210) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_176_2_fu_1283_p0 = $signed(ImagLoc_y_fu_1133_p2);
assign tmp_176_2_fu_1283_p2 = ($signed(tmp_176_2_fu_1283_p0) < $signed(heightloop_cast63_cast_reg_3092)? 1'b1: 1'b0);
assign tmp_177_1_fu_1949_p1 = $signed(x_fu_1764_p3);
assign tmp_177_2_fu_2042_p1 = $signed(x_fu_1764_p3);
assign tmp_17_fu_1189_p0 = $signed(p_assign_5_fu_1177_p3);
assign tmp_17_fu_1189_p2 = ($signed(tmp_17_fu_1189_p0) < $signed(rows_cast_reg_3110)? 1'b1: 1'b0);
assign tmp_182_0_1_fu_1224_p2 = (ImagLoc_y_1_fu_1218_p2 < rows_cast1_reg_3085? 1'b1: 1'b0);
assign tmp_182_0_2_fu_1257_p2 = (ImagLoc_y_2_fu_1251_p2 < rows_cast1_reg_3085? 1'b1: 1'b0);
assign tmp_183_1_fu_1863_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign tmp_183_1_fu_1863_p2 = ($signed(tmp_183_1_fu_1863_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign tmp_183_2_fu_1956_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign tmp_183_2_fu_1956_p2 = ($signed(tmp_183_2_fu_1956_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign tmp_184_1_fu_1925_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1);
assign tmp_184_2_fu_2018_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1);
assign tmp_185_1_fu_1931_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1) < $signed(tmp_1_reg_3144)? 1'b1: 1'b0);
assign tmp_185_2_fu_2024_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1) < $signed(tmp_1_reg_3144)? 1'b1: 1'b0);
assign tmp_187_0_t_fu_1845_p2 = (tmp_32_fu_1842_p1 + tmp_13_reg_3184);
assign tmp_187_1_t_fu_1938_p2 = (tmp_42_fu_1935_p1 + tmp_13_reg_3184);
assign tmp_187_2_t_fu_2031_p2 = (tmp_47_fu_2028_p1 + tmp_13_reg_3184);
assign tmp_189_1_fu_1943_p1 = $signed(x_fu_1764_p3);
assign tmp_189_2_fu_2036_p1 = $signed(x_fu_1764_p3);
assign tmp_18_fu_1700_p0 = $signed(p_assign_2_reg_3433);
assign tmp_18_fu_1700_p2 = ($signed(tmp_18_fu_1700_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign tmp_190_1_fu_1879_p2 = (tmp_150_cast_cast_cast_reg_3134 == x_fu_1764_p3? 1'b1: 1'b0);
assign tmp_190_2_fu_1972_p2 = (tmp_150_cast_cast_cast_reg_3134 == x_fu_1764_p3? 1'b1: 1'b0);
assign tmp_192_1_fu_1890_p2 = ($signed(tmp_150_cast_cast_cast_reg_3134) > $signed(x_fu_1764_p3)? 1'b1: 1'b0);
assign tmp_192_2_fu_1983_p2 = ($signed(tmp_150_cast_cast_cast_reg_3134) > $signed(x_fu_1764_p3)? 1'b1: 1'b0);
assign tmp_194_0_1_fu_1371_p0 = $signed(p_assign_8_reg_3270);
assign tmp_194_0_1_fu_1371_p2 = ($signed(tmp_194_0_1_fu_1371_p0) < $signed(rows_cast_reg_3110)? 1'b1: 1'b0);
assign tmp_194_0_2_fu_1442_p0 = $signed(p_assign_10_reg_3289);
assign tmp_194_0_2_fu_1442_p2 = ($signed(tmp_194_0_2_fu_1442_p0) < $signed(rows_cast_reg_3110)? 1'b1: 1'b0);
assign tmp_197_1_fu_1901_p1 = $signed(x_fu_1764_p3);
assign tmp_197_2_fu_1994_p1 = $signed(x_fu_1764_p3);
assign tmp_198_0_0_cast_cast_cast_fu_1089_p1 = $unsigned(tmp_11_fu_1082_p3);
assign tmp_199_0_0_cast_cast61_cast_fu_1301_p1 = $unsigned(tmp_19_reg_3239);
assign tmp_199_0_1_cast62_cast_fu_1381_p1 = $unsigned(tmp_199_0_1_fu_1376_p2);
assign tmp_199_0_1_fu_1376_p2 = (p_assign_8_reg_3270 ^ ap_const_lv13_3);
assign tmp_199_0_2_cast63_cast_fu_1452_p1 = $unsigned(tmp_199_0_2_fu_1447_p2);
assign tmp_199_0_2_fu_1447_p2 = (p_assign_10_reg_3289 ^ ap_const_lv13_3);
assign tmp_19_fu_1194_p2 = (p_assign_5_fu_1177_p3 ^ ap_const_lv13_1FFF);
assign tmp_1_fu_1055_p2 = (cols_cast1_fu_1021_p1 + ap_const_lv13_1FFD);
assign tmp_206_0_t_fu_1827_p2 = (tmp_35_fu_1823_p1 + tmp_13_reg_3184);
assign tmp_206_1_t_fu_1920_p2 = (tmp_43_fu_1916_p1 + tmp_13_reg_3184);
assign tmp_206_2_t_fu_2013_p2 = (tmp_49_fu_2009_p1 + tmp_13_reg_3184);
assign tmp_20_fu_1361_p1 = newSel5_fu_1353_p3[1:0];
assign tmp_211_0_t_fu_1818_p2 = (tmp_38_fu_1814_p1 + tmp_13_reg_3184);
assign tmp_211_1_t_fu_1911_p2 = (tmp_45_fu_1907_p1 + tmp_13_reg_3184);
assign tmp_211_2_t_fu_2004_p2 = (tmp_51_fu_2000_p1 + tmp_13_reg_3184);
assign tmp_21_fu_1229_p3 = ImagLoc_y_1_fu_1218_p2[ap_const_lv32_C];
assign tmp_221_1_fu_2683_p2 = ($signed(sum_V_9_fu_2678_p2) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_221_2_fu_2725_p2 = ($signed(sum_V_14_fu_2720_p2) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_229_0_0_0_cast_cast_fu_2311_p1 = $unsigned(src_kernel_win_0_val_2_1_fu_254);
assign tmp_229_0_2_0_cast_cast_fu_2530_p1 = $unsigned(src_kernel_win_0_val_0_1_load_reg_3801);
assign tmp_229_1_0_0_cast_cast_fu_2372_p1 = $unsigned(src_kernel_win_1_val_2_1_fu_290);
assign tmp_229_1_2_0_cast_cast_fu_2572_p1 = $unsigned(src_kernel_win_1_val_0_1_load_reg_3811);
assign tmp_229_2_0_0_cast_cast_fu_2429_p1 = $unsigned(src_kernel_win_2_val_2_1_fu_306);
assign tmp_229_2_2_0_cast_cast_fu_2614_p1 = $unsigned(src_kernel_win_2_val_0_1_load_reg_3821);
assign tmp_22_fu_1561_p1 = newSel1_fu_1555_p3[1:0];
assign tmp_230_0_0_2_cast_cast_fu_2315_p1 = $unsigned(src_kernel_win_0_val_2_0_fu_250);
assign tmp_230_0_1_2_cast_cast_fu_2521_p1 = $unsigned(tmp_230_0_1_2_fu_2513_p3);
assign tmp_230_0_1_2_fu_2513_p3 = {{src_kernel_win_0_val_1_0_fu_238}, {ap_const_lv1_0}};
assign tmp_230_0_2_2_cast_cast_fu_2633_p1 = $unsigned(src_kernel_win_0_val_0_0_load_reg_3831);
assign tmp_230_0_2_fu_2533_p2 = (ap_const_lv9_0 - tmp_229_0_2_0_cast_cast_fu_2530_p1);
assign tmp_230_1_0_2_cast_cast_fu_2376_p1 = $unsigned(src_kernel_win_1_val_2_0_fu_274);
assign tmp_230_1_1_2_cast_cast_fu_2563_p1 = $unsigned(tmp_230_1_1_2_fu_2555_p3);
assign tmp_230_1_1_2_fu_2555_p3 = {{src_kernel_win_1_val_1_0_fu_278}, {ap_const_lv1_0}};
assign tmp_230_1_2_2_cast_cast_fu_2675_p1 = $unsigned(src_kernel_win_1_val_0_0_load_reg_3841);
assign tmp_230_1_2_fu_2575_p2 = (ap_const_lv9_0 - tmp_229_1_2_0_cast_cast_fu_2572_p1);
assign tmp_230_2_0_2_cast_cast_fu_2433_p1 = $unsigned(src_kernel_win_2_val_2_0_fu_310);
assign tmp_230_2_1_2_cast_cast_fu_2605_p1 = $unsigned(tmp_230_2_1_2_fu_2597_p3);
assign tmp_230_2_1_2_fu_2597_p3 = {{src_kernel_win_2_val_1_0_fu_314}, {ap_const_lv1_0}};
assign tmp_230_2_2_2_cast_cast_fu_2717_p1 = $unsigned(src_kernel_win_2_val_0_0_load_reg_3851);
assign tmp_230_2_2_fu_2617_p2 = (ap_const_lv9_0 - tmp_229_2_2_0_cast_cast_fu_2614_p1);
assign tmp_23_fu_1262_p3 = ImagLoc_y_2_fu_1251_p2[ap_const_lv32_C];
assign tmp_24_fu_1590_p1 = newSel6_fu_1584_p3[1:0];
assign tmp_25_fu_1507_p2 = ($signed(ImagLoc_y_reg_3210) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_26_fu_1647_p3 = ImagLoc_x_fu_1630_p2[ap_const_lv32_C];
assign tmp_27_fu_1663_p2 = (p_assign_2_fu_1655_p3 ^ ap_const_lv13_1FFF);
assign tmp_28_fu_1856_p1 = $signed(x_fu_1764_p3);
assign tmp_29_fu_1770_p0 = ImagLoc_x_0_0_cast_cast_fu_1758_p1;
assign tmp_29_fu_1770_p2 = ($signed(tmp_29_fu_1770_p0) < $signed(cols_cast2_reg_3123)? 1'b1: 1'b0);
assign tmp_2_fu_1117_p2 = (tmp7_cast_fu_1107_p1 < heightloop_cast63_cast_reg_3092? 1'b1: 1'b0);
assign tmp_30_fu_1832_p1 = $signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1);
assign tmp_31_fu_1838_p2 = ($signed(ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1) < $signed(tmp_1_reg_3144)? 1'b1: 1'b0);
assign tmp_32_fu_1842_p1 = ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1[1:0];
assign tmp_33_fu_1850_p1 = $signed(x_fu_1764_p3);
assign tmp_34_fu_1786_p2 = (tmp_150_cast_cast_cast_reg_3134 == x_fu_1764_p3? 1'b1: 1'b0);
assign tmp_35_fu_1823_p1 = x_fu_1764_p3[1:0];
assign tmp_36_fu_1797_p2 = ($signed(tmp_150_cast_cast_cast_reg_3134) > $signed(x_fu_1764_p3)? 1'b1: 1'b0);
assign tmp_37_fu_1808_p1 = $signed(x_fu_1764_p3);
assign tmp_38_fu_1814_p1 = x_fu_1764_p3[1:0];
assign tmp_39_fu_2329_p3 = {{src_kernel_win_0_val_1_1_fu_242}, {ap_const_lv1_0}};
assign tmp_40_fu_2641_p2 = ($signed(sum_V_4_fu_2636_p2) > $signed(11'b00000000000)? 1'b1: 1'b0);
assign tmp_41_fu_2663_p1 = sum_V_4_fu_2636_p2[7:0];
assign tmp_42_fu_1935_p1 = ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1[1:0];
assign tmp_43_fu_1916_p1 = x_fu_1764_p3[1:0];
assign tmp_44_fu_2390_p3 = {{src_kernel_win_1_val_1_1_fu_282}, {ap_const_lv1_0}};
assign tmp_45_fu_1907_p1 = x_fu_1764_p3[1:0];
assign tmp_46_fu_2705_p1 = sum_V_9_fu_2678_p2[7:0];
assign tmp_47_fu_2028_p1 = ap_reg_ppstg_ImagLoc_x_reg_3407_pp0_it1[1:0];
assign tmp_48_fu_2447_p3 = {{src_kernel_win_2_val_1_1_fu_318}, {ap_const_lv1_0}};
assign tmp_49_fu_2009_p1 = x_fu_1764_p3[1:0];
assign tmp_4_fu_1603_p2 = (tmp_155_cast1_fu_1599_p1 < widthloop_reg_3104? 1'b1: 1'b0);
assign tmp_51_fu_2000_p1 = x_fu_1764_p3[1:0];
assign tmp_52_fu_2747_p1 = sum_V_14_fu_2720_p2[7:0];
assign tmp_6_fu_1636_p2 = (ImagLoc_x_fu_1630_p2 < cols_cast1_reg_3099? 1'b1: 1'b0);
assign tmp_7_fu_1205_p3 = ((tmp_14_fu_1159_p2)? ap_const_lv2_2: tmp_12_reg_3179);
assign tmp_8_fu_1061_p2 = (cols == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_9_fu_1066_p3 = {{cols}, {ap_const_lv1_0}};
assign tmp_fu_1052_p1 = cols[1:0];
assign tmp_s_fu_1042_p2 = (cols_cast1_fu_1021_p1 + ap_const_lv13_1FFF);
assign tr1_fu_1143_p4 = {{ImagLoc_y_fu_1133_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr2_fu_2647_p4 = {{sum_V_4_fu_2636_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tr3_fu_2689_p4 = {{sum_V_9_fu_2678_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tr4_fu_2731_p4 = {{sum_V_14_fu_2720_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tr_fu_1614_p4 = {{t_V_1_reg_720[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult1_fu_1673_p2 = (tmp_155_cast1_fu_1599_p1 < widthloop_reg_3104? 1'b1: 1'b0);
assign ult_fu_1128_p2 = (tmp7_cast_fu_1107_p1 < heightloop_cast63_cast_reg_3092? 1'b1: 1'b0);
assign widthloop_fu_1024_p2 = (cols_cast1_fu_1021_p1 + ap_const_lv13_2);
assign x_fu_1764_p1 = $signed(ap_reg_ppstg_p_assign_2_reg_3433_pp0_it1);
assign x_fu_1764_p3 = ((sel_tmp2_reg_3463)? x_fu_1764_p1: sel_tmp7_reg_3458);
always @ (posedge ap_clk)
begin
    rows_cast1_reg_3085[12] <= 1'b0;
    heightloop_cast63_cast_reg_3092[13] <= 1'b0;
    cols_cast1_reg_3099[12] <= 1'b0;
    rows_cast_reg_3110[13:12] <= 2'b00;
    cols_cast2_reg_3123[13:12] <= 2'b00;
    tmp_164_0_cast_cast_reg_3157[0] <= 1'b0;
    tmp_164_0_cast_cast_reg_3157[14:13] <= 2'b00;
    tmp_198_0_0_cast_cast_cast_reg_3172[0] <= 1'b0;
    tmp_198_0_0_cast_cast_cast_reg_3172[13] <= 1'b0;
end



endmodule //filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s

