

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sat Mar 23 20:26:42 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.76|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: currentState_load (36)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:15  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_5 (39)  [1/1] 0.00ns  loc: correlator.cpp:77
codeRepl:18  br i1 %currentState_load, label %._crit_edge140, label %0

ST_1: empty (45)  [2/2] 0.00ns
._crit_edge140:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_1: StgValue_7 (88)  [1/1] 0.00ns  loc: correlator.cpp:112
._crit_edge139:0  store i1 true, i1* @currentState, align 1


 <State 2>: 2.68ns
ST_2: phaseClass_V_load (38)  [1/1] 0.00ns  loc: correlator.cpp:94
codeRepl:17  %phaseClass_V_load = load i4* @phaseClass_V, align 1

ST_2: StgValue_9 (42)  [1/1] 1.03ns  loc: correlator.cpp:80
:1  store i4 0, i4* @phaseClass_V, align 1

ST_2: empty (45)  [1/2] 0.00ns
._crit_edge140:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: p_Val2_s (46)  [1/1] 0.00ns
._crit_edge140:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_2: i_data_last_V_tmp (47)  [1/1] 0.00ns
._crit_edge140:2  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_2: p_Val2_1 (48)  [1/1] 0.00ns  loc: correlator.cpp:87
._crit_edge140:3  %p_Val2_1 = trunc i32 %p_Val2_s to i16

ST_2: StgValue_14 (49)  [1/1] 0.00ns  loc: correlator.cpp:87
._crit_edge140:4  store i16 %p_Val2_1, i16* @unScalled_V, align 2

ST_2: op_V_read_assign (50)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge140:5  %op_V_read_assign = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)

ST_2: StgValue_16 (51)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge140:6  store i21 %op_V_read_assign, i21* @newVal_V, align 4

ST_2: cond_i (52)  [1/1] 1.97ns  loc: correlator.cpp:120->correlator.cpp:94
._crit_edge140:7  %cond_i = icmp eq i4 %phaseClass_V_load, 0

ST_2: StgValue_18 (53)  [1/1] 0.00ns  loc: correlator.cpp:120->correlator.cpp:94
._crit_edge140:8  br i1 %cond_i, label %.preheader.0.i, label %correlator.exit

ST_2: cor_phaseClass0_V_9_s (55)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:0  %cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4

ST_2: StgValue_20 (56)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:1  store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8

ST_2: cor_phaseClass0_V_8_s (57)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:2  %cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16

ST_2: StgValue_22 (58)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:3  store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4

ST_2: cor_phaseClass0_V_7_s (59)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:4  %cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4

ST_2: StgValue_24 (60)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:5  store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16

ST_2: cor_phaseClass0_V_6_s (61)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:6  %cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8

ST_2: StgValue_26 (62)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:7  store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4

ST_2: cor_phaseClass0_V_5_s (63)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:8  %cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4

ST_2: StgValue_28 (64)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:9  store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8

ST_2: cor_phaseClass0_V_4_s (65)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:10  %cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16

ST_2: StgValue_30 (66)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:11  store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4

ST_2: cor_phaseClass0_V_3_s (67)  [1/1] 0.00ns
.preheader.0.i:12  %cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4

ST_2: extLd3 (68)  [1/1] 0.00ns
.preheader.0.i:13  %extLd3 = sext i21 %cor_phaseClass0_V_3_s to i32

ST_2: StgValue_33 (69)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:14  store i32 %extLd3, i32* @cor_phaseClass0_V_4, align 16

ST_2: cor_phaseClass0_V_2_s (70)  [1/1] 0.00ns
.preheader.0.i:15  %cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4

ST_2: StgValue_35 (71)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:16  store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4

ST_2: cor_phaseClass0_V_1_s (72)  [1/1] 0.00ns
.preheader.0.i:17  %cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4

ST_2: StgValue_37 (73)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:18  store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4

ST_2: cor_phaseClass0_V_0_s (74)  [1/1] 0.00ns
.preheader.0.i:19  %cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4

ST_2: StgValue_39 (75)  [1/1] 0.00ns  loc: correlator.cpp:124->correlator.cpp:94
.preheader.0.i:20  store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4

ST_2: StgValue_40 (76)  [1/1] 0.00ns  loc: correlator.cpp:126->correlator.cpp:94
.preheader.0.i:21  store i21 %op_V_read_assign, i21* @cor_phaseClass0_V_0, align 4

ST_2: tmp_6 (82)  [1/1] 1.65ns  loc: correlator.cpp:102
correlator.exit:3  %tmp_6 = add i4 %phaseClass_V_load, 1

ST_2: StgValue_42 (83)  [1/1] 1.03ns  loc: correlator.cpp:100
correlator.exit:4  store i4 %tmp_6, i4* @phaseClass_V, align 1

ST_2: o_data_data_V_tmp (84)  [1/1] 0.00ns  loc: correlator.cpp:104
correlator.exit:5  %o_data_data_V_tmp = zext i4 %tmp_6 to i32

ST_2: StgValue_44 (85)  [2/2] 0.00ns  loc: correlator.cpp:104
correlator.exit:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)


 <State 3>: 2.76ns
ST_3: StgValue_45 (21)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !93

ST_3: StgValue_46 (22)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !97

ST_3: StgValue_47 (23)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !101

ST_3: StgValue_48 (24)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !105

ST_3: StgValue_49 (25)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_3: StgValue_50 (26)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_51 (27)  [1/1] 0.00ns  loc: correlator.cpp:17
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_52 (28)  [1/1] 0.00ns  loc: correlator.cpp:18
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_53 (29)  [1/1] 0.00ns  loc: correlator.cpp:20
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_54 (30)  [1/1] 0.00ns  loc: correlator.cpp:44
codeRepl:9  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_55 (31)  [1/1] 0.00ns  loc: correlator.cpp:47
codeRepl:10  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_56 (32)  [1/1] 0.00ns  loc: correlator.cpp:54
codeRepl:11  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_57 (33)  [1/1] 0.00ns  loc: correlator.cpp:59
codeRepl:12  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_58 (34)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_59 (35)  [1/1] 0.00ns  loc: correlator.cpp:65
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_60 (37)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_61 (41)  [1/1] 1.03ns  loc: correlator.cpp:79
:0  store i32 0, i32* @loadCount_V, align 4

ST_3: StgValue_62 (43)  [1/1] 0.00ns  loc: correlator.cpp:83
:2  br label %._crit_edge139

ST_3: StgValue_63 (77)  [1/1] 0.00ns
.preheader.0.i:22  br label %correlator.exit

ST_3: loadCount_V_load (79)  [1/1] 0.00ns  loc: correlator.cpp:98
correlator.exit:0  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_3: tmp_4 (80)  [1/1] 1.73ns  loc: correlator.cpp:98
correlator.exit:1  %tmp_4 = add i32 %loadCount_V_load, 1

ST_3: StgValue_66 (81)  [1/1] 1.03ns  loc: correlator.cpp:98
correlator.exit:2  store i32 %tmp_4, i32* @loadCount_V, align 4

ST_3: StgValue_67 (85)  [1/2] 0.00ns  loc: correlator.cpp:104
correlator.exit:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)

ST_3: StgValue_68 (86)  [1/1] 0.00ns  loc: correlator.cpp:114
correlator.exit:7  br label %._crit_edge139

ST_3: StgValue_69 (89)  [1/1] 0.00ns  loc: correlator.cpp:117
._crit_edge139:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'load' operation ('currentState_load', correlator.cpp:71) on static variable 'currentState' [36]  (0 ns)
	blocking operation 1.4 ns on control path)

 <State 2>: 2.68ns
The critical path consists of the following:
	'load' operation ('phaseClass_V_load', correlator.cpp:94) on static variable 'phaseClass_V' [38]  (0 ns)
	'add' operation ('tmp_6', correlator.cpp:102) [82]  (1.65 ns)
	'store' operation (correlator.cpp:100) of variable 'tmp_6', correlator.cpp:102 on static variable 'phaseClass_V' [83]  (1.03 ns)

 <State 3>: 2.76ns
The critical path consists of the following:
	'load' operation ('loadCount_V_load', correlator.cpp:98) on static variable 'loadCount_V' [79]  (0 ns)
	'add' operation ('tmp_4', correlator.cpp:98) [80]  (1.73 ns)
	'store' operation (correlator.cpp:98) of variable 'tmp_4', correlator.cpp:98 on static variable 'loadCount_V' [81]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
