{
  "design": {
    "design_info": {
      "boundary_crc": "0x625889331B80AEE6",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../Integration.gen/sources_1/bd/main",
      "name": "main",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "Pipelining_Controller_0": "",
      "ProgramCounter_0": "",
      "CU_Decoder_0": "",
      "Decoder_0": "",
      "RegFile_0": "",
      "Pipelining_Forwarder_0": "",
      "Pipelining_Execution_0": "",
      "CU_RAMAddressControl_0": "",
      "ALU_0": "",
      "CU_ImmediateManipula_0": "",
      "CU_JumpDestinationSe_0": "",
      "CU_JumpController_0": "",
      "CU_WriteSelector_0": "",
      "Pipelining_WriteBack_0": "",
      "ALU_FLAG_PACKER_0": "",
      "clockcontroller_0": "",
      "mmu_0": "",
      "mmio_0": "",
      "vram_bram": "",
      "clk_wiz_0": "",
      "Debugger_0": "",
      "RX_UART_0": "",
      "TX_UART_0": "",
      "VGA_CPU_Bridge_0": "",
      "GPU_0": "",
      "VGA_Controller_0": ""
    },
    "ports": {
      "Reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "led": {
        "direction": "O"
      },
      "clk100mhz_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_clk100mhz_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RX_UART_IN": {
        "direction": "I"
      },
      "TX_UART_OUT": {
        "direction": "O"
      },
      "r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ioe": {
        "direction": "O"
      },
      "h_sync": {
        "direction": "O"
      },
      "v_sync": {
        "direction": "O"
      },
      "fault_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "debug_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "debug_mock_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "main_debug_mock_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "Pipelining_Controller_0": {
        "vlnv": "xilinx.com:module_ref:Pipelining_Controller:1.0",
        "ip_revision": "1",
        "xci_name": "main_Pipelining_Controller_0_0",
        "xci_path": "ip\\main_Pipelining_Controller_0_0\\main_Pipelining_Controller_0_0.xci",
        "inst_hier_path": "Pipelining_Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pipelining_Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrLoad_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_load_clk",
                "value_src": "default_prop"
              }
            }
          },
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ResolveStall": {
            "direction": "I"
          },
          "Stalled": {
            "direction": "O"
          },
          "InstructionForwardConfiguration": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "InstructionToExecute": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ProgramCounter_0": {
        "vlnv": "xilinx.com:module_ref:ProgramCounter:1.0",
        "ip_revision": "1",
        "xci_name": "main_ProgramCounter_0_0",
        "xci_path": "ip\\main_ProgramCounter_0_0\\main_ProgramCounter_0_0.xci",
        "inst_hier_path": "ProgramCounter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ProgramCounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "InstrLoad_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_load_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Stalled": {
            "direction": "I"
          },
          "JMP": {
            "direction": "I"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CU_Decoder_0": {
        "vlnv": "xilinx.com:module_ref:CU_Decoder:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_Decoder_0_0",
        "xci_path": "ip\\main_CU_Decoder_0_0\\main_CU_Decoder_0_0.xci",
        "inst_hier_path": "CU_Decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_Decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg1Read": {
            "direction": "O"
          },
          "Reg2Read": {
            "direction": "O"
          },
          "RF_WHB": {
            "direction": "O"
          },
          "RF_WLB": {
            "direction": "O"
          },
          "Write_Data_Sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RAM_Address_Src": {
            "direction": "O"
          },
          "RAM_Read": {
            "direction": "O"
          },
          "RAM_Write": {
            "direction": "O"
          },
          "JMP": {
            "direction": "O"
          },
          "JMP_Conditional": {
            "direction": "O"
          },
          "JMP_Relative": {
            "direction": "O"
          },
          "JMP_DestinationSource": {
            "direction": "O"
          },
          "Is_ALU_OP": {
            "direction": "O"
          },
          "Is_RAM_OP": {
            "direction": "O"
          }
        }
      },
      "Decoder_0": {
        "vlnv": "xilinx.com:module_ref:Decoder:1.0",
        "ip_revision": "1",
        "xci_name": "main_Decoder_0_0",
        "xci_path": "ip\\main_Decoder_0_0\\main_Decoder_0_0.xci",
        "inst_hier_path": "Decoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Register1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Register2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WriteBackRegister": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Immediate": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "JMP_Condition": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "Use_MA": {
            "direction": "O"
          }
        }
      },
      "RegFile_0": {
        "vlnv": "xilinx.com:module_ref:RegFile:1.0",
        "ip_revision": "1",
        "xci_name": "main_RegFile_0_0",
        "xci_path": "ip\\main_RegFile_0_0\\main_RegFile_0_0.xci",
        "inst_hier_path": "RegFile_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RegFile",
          "boundary_crc": "0x0"
        },
        "ports": {
          "AddrReg1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AddrReg2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AddrWriteReg": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WriteData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Flags": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WE": {
            "direction": "I"
          },
          "OverwriteFl": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reg1_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Reg2_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RegMA_data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "BankID": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Pipelining_Forwarder_0": {
        "vlnv": "xilinx.com:module_ref:Pipelining_Forwarder:1.0",
        "ip_revision": "1",
        "xci_name": "main_Pipelining_Forwarder_0_0",
        "xci_path": "ip\\main_Pipelining_Forwarder_0_0\\main_Pipelining_Forwarder_0_0.xci",
        "inst_hier_path": "Pipelining_Forwarder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pipelining_Forwarder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CurrentOperand1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CurrentOperand2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CurrentMA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ExecutionWriteData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ExecutionFlags": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ForwardingConfiguration": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "ForwardedOperand1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ForwardedOperand2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ForwardedMA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Pipelining_Execution_0": {
        "vlnv": "xilinx.com:module_ref:Pipelining_ExecutionStage:1.0",
        "ip_revision": "1",
        "xci_name": "main_Pipelining_Execution_0_0",
        "xci_path": "ip\\main_Pipelining_Execution_0_0\\main_Pipelining_Execution_0_0.xci",
        "inst_hier_path": "Pipelining_Execution_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pipelining_ExecutionStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrLoad_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_load_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Operand1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Operand2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Immediate": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WriteAddress": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WHB": {
            "direction": "I"
          },
          "WLB": {
            "direction": "I"
          },
          "WriteDataSel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RAM_Src": {
            "direction": "I"
          },
          "RAM_Read": {
            "direction": "I"
          },
          "RAM_Write": {
            "direction": "I"
          },
          "RAM_BankID": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Use_MA": {
            "direction": "I"
          },
          "JMP": {
            "direction": "I"
          },
          "JMP_Conditional": {
            "direction": "I"
          },
          "JMP_Relative": {
            "direction": "I"
          },
          "JMP_DestinationSelect": {
            "direction": "I"
          },
          "JMP_Condition": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "Is_ALU_OP": {
            "direction": "I"
          },
          "Is_RAM_OP": {
            "direction": "I"
          },
          "Operand1_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Operand2_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Immediate_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "MA_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WriteAddress_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WHB_out": {
            "direction": "O"
          },
          "WLB_out": {
            "direction": "O"
          },
          "WriteDataSel_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RAM_Src_out": {
            "direction": "O"
          },
          "RAM_Read_out": {
            "direction": "O"
          },
          "RAM_Write_out": {
            "direction": "O"
          },
          "RAM_BankID_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Use_MA_out": {
            "direction": "O"
          },
          "JMP_out": {
            "direction": "O"
          },
          "JMP_Conditional_out": {
            "direction": "O"
          },
          "JMP_Relative_out": {
            "direction": "O"
          },
          "JMP_DestinationSelect_out": {
            "direction": "O"
          },
          "JMP_Condition_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "IS_ALU_OP_out": {
            "direction": "O"
          },
          "Is_RAM_OP_out": {
            "direction": "O"
          }
        }
      },
      "CU_RAMAddressControl_0": {
        "vlnv": "xilinx.com:module_ref:CU_RAMAddressController:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_RAMAddressControl_0_0",
        "xci_path": "ip\\main_CU_RAMAddressControl_0_0\\main_CU_RAMAddressControl_0_0.xci",
        "inst_hier_path": "CU_RAMAddressControl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_RAMAddressController",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Reg2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Immediate": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "MA": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RAM_Address_Src": {
            "direction": "I"
          },
          "Use_MA": {
            "direction": "I"
          },
          "RAM_Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "ip_revision": "1",
        "xci_name": "main_ALU_0_0",
        "xci_path": "ip\\main_ALU_0_0\\main_ALU_0_0.xci",
        "inst_hier_path": "ALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "D2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ALU_OPP": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RHO_PIN": {
            "direction": "I"
          },
          "ALU_OUT": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "CARRY_FLAG": {
            "direction": "O"
          },
          "ZERO_FLAG": {
            "direction": "O"
          },
          "SMALLER_ZERO_FLAG": {
            "direction": "O"
          },
          "BIGGER_ZERO_FLAG": {
            "direction": "O"
          },
          "OVERFLOW_FLAG": {
            "direction": "O"
          },
          "RHO_FLAG": {
            "direction": "O"
          },
          "NOT_ZERO_FLAG": {
            "direction": "O"
          }
        }
      },
      "CU_ImmediateManipula_0": {
        "vlnv": "xilinx.com:module_ref:CU_ImmediateManipulator:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_ImmediateManipula_0_0",
        "xci_path": "ip\\main_CU_ImmediateManipula_0_0\\main_CU_ImmediateManipula_0_0.xci",
        "inst_hier_path": "CU_ImmediateManipula_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_ImmediateManipulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Reg1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Immediate": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RF_WHB": {
            "direction": "I"
          },
          "RF_WLB": {
            "direction": "I"
          },
          "ManipulatedImmidiate": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CU_JumpDestinationSe_0": {
        "vlnv": "xilinx.com:module_ref:CU_JumpDestinationSelector:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_JumpDestinationSe_0_0",
        "xci_path": "ip\\main_CU_JumpDestinationSe_0_0\\main_CU_JumpDestinationSe_0_0.xci",
        "inst_hier_path": "CU_JumpDestinationSe_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_JumpDestinationSelector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Immediate": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Register1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "JMP_DestinationSelect": {
            "direction": "I"
          },
          "JMP_Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CU_JumpController_0": {
        "vlnv": "xilinx.com:module_ref:CU_JumpController:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_JumpController_0_0",
        "xci_path": "ip\\main_CU_JumpController_0_0\\main_CU_JumpController_0_0.xci",
        "inst_hier_path": "CU_JumpController_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_JumpController",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "JMP": {
            "direction": "I"
          },
          "JMP_Conditional": {
            "direction": "I"
          },
          "JMP_Relative": {
            "direction": "I"
          },
          "JMP_Condition": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "Flags": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "JMP_Address": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "PC_Current": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "PC_Load": {
            "direction": "O"
          },
          "PC_Next": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CU_WriteSelector_0": {
        "vlnv": "xilinx.com:module_ref:CU_WriteSelector:1.0",
        "ip_revision": "1",
        "xci_name": "main_CU_WriteSelector_0_0",
        "xci_path": "ip\\main_CU_WriteSelector_0_0\\main_CU_WriteSelector_0_0.xci",
        "inst_hier_path": "CU_WriteSelector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CU_WriteSelector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RAM_Out": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Manipulated_Immidiate": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ALU_Out": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Write_Sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Write_Data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Pipelining_WriteBack_0": {
        "vlnv": "xilinx.com:module_ref:Pipelining_WriteBackStage:1.0",
        "ip_revision": "1",
        "xci_name": "main_Pipelining_WriteBack_0_0",
        "xci_path": "ip\\main_Pipelining_WriteBack_0_0\\main_Pipelining_WriteBack_0_0.xci",
        "inst_hier_path": "Pipelining_WriteBack_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pipelining_WriteBackStage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrLoad_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_load_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "WriteAddress": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WriteData": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Flags": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WHB": {
            "direction": "I"
          },
          "WLB": {
            "direction": "I"
          },
          "Is_ALU_OP": {
            "direction": "I"
          },
          "JMP": {
            "direction": "I"
          },
          "WriteAddress_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WriteData_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Flags_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RF_WE_out": {
            "direction": "O"
          },
          "Is_ALU_OP_out": {
            "direction": "O"
          },
          "JMP_out": {
            "direction": "O"
          }
        }
      },
      "ALU_FLAG_PACKER_0": {
        "vlnv": "xilinx.com:module_ref:ALU_FLAG_PACKER:1.0",
        "ip_revision": "1",
        "xci_name": "main_ALU_FLAG_PACKER_0_1",
        "xci_path": "ip\\main_ALU_FLAG_PACKER_0_1\\main_ALU_FLAG_PACKER_0_1.xci",
        "inst_hier_path": "ALU_FLAG_PACKER_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU_FLAG_PACKER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CARRY_FLAG": {
            "direction": "I"
          },
          "ZERO_FLAG": {
            "direction": "I"
          },
          "SMALLER_ZERO_FLAG": {
            "direction": "I"
          },
          "BIGGER_ZERO_FLAG": {
            "direction": "I"
          },
          "OVERFLOW_FLAG": {
            "direction": "I"
          },
          "RHO_FLAG": {
            "direction": "I"
          },
          "NOT_ZERO_FLAG": {
            "direction": "I"
          },
          "ALU_FLAGS": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "clockcontroller_0": {
        "vlnv": "xilinx.com:module_ref:clockcontroller:1.0",
        "ip_revision": "1",
        "xci_name": "main_clockcontroller_0_0",
        "xci_path": "ip\\main_clockcontroller_0_0\\main_clockcontroller_0_0.xci",
        "inst_hier_path": "clockcontroller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockcontroller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk100mhz_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clk50mhz_in": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "debug_guard_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "90.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "wizard_locked": {
            "direction": "I"
          },
          "fault_reset": {
            "type": "rst",
            "direction": "I"
          },
          "debug_reset": {
            "type": "rst",
            "direction": "I"
          },
          "debug_enable": {
            "direction": "I"
          },
          "debug_mock_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_debug_mock_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load_clk": {
            "type": "clk",
            "direction": "O"
          },
          "exec_clk": {
            "type": "clk",
            "direction": "O"
          },
          "debug_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "debug_reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000"
              }
            }
          },
          "ck_stable": {
            "direction": "O"
          }
        }
      },
      "mmu_0": {
        "vlnv": "xilinx.com:module_ref:mmu:1.0",
        "ip_revision": "1",
        "xci_name": "main_mmu_0_0",
        "xci_path": "ip\\main_mmu_0_0\\main_mmu_0_0.xci",
        "inst_hier_path": "mmu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mmu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ck_stable": {
            "direction": "I"
          },
          "exec_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "gram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gram_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gram_bank": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "gram_we": {
            "direction": "I"
          },
          "gram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "iram_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iram_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "debug_enable": {
            "direction": "I"
          },
          "debug_override_enable": {
            "direction": "I"
          },
          "debug_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_debug_clk",
                "value_src": "default_prop"
              }
            }
          },
          "debug_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "debug_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "debug_bank": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "debug_we": {
            "direction": "I"
          },
          "debug_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "gpu_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_GPU_0_0_VRAM_CLK",
                "value_src": "default_prop"
              }
            }
          },
          "gpu_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "gpu_din": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "gpu_we": {
            "direction": "I"
          },
          "gpu_dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vga_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_VGA_Controller_0_0_VRAM_Clk",
                "value_src": "default_prop"
              }
            }
          },
          "vga_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "vga_dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vrama_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vrama_mem_ck": {
            "direction": "O"
          },
          "vrama_mem_din": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vrama_mem_we": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "vrama_mem_dout": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "vramb_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "vramb_mem_ck": {
            "direction": "O"
          },
          "vramb_mem_din": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vramb_mem_we": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "vramb_mem_dout": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "mmio_mem_ck": {
            "direction": "O"
          },
          "mmio_mem_we": {
            "direction": "O"
          },
          "mmio_mem_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmio_mem_din": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmio_mem_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "mmio_0": {
        "vlnv": "xilinx.com:module_ref:mmio:1.0",
        "ip_revision": "1",
        "xci_name": "main_mmio_0_0",
        "xci_path": "ip\\main_mmio_0_0\\main_mmio_0_0.xci",
        "inst_hier_path": "mmio_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mmio",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "we": {
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "led0": {
            "direction": "O"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          },
          "led3": {
            "direction": "O"
          },
          "btn0": {
            "direction": "I"
          },
          "btn1": {
            "direction": "I"
          },
          "btn2": {
            "direction": "I"
          },
          "btn3": {
            "direction": "I"
          },
          "rho": {
            "direction": "O"
          }
        }
      },
      "vram_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "main_blk_mem_gen_0_0",
        "xci_path": "ip\\main_blk_mem_gen_0_0\\main_blk_mem_gen_0_0.xci",
        "inst_hier_path": "vram_bram",
        "parameters": {
          "Algorithm": {
            "value": "Fixed_Primitives"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Primitive": {
            "value": "8kx2"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65535"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "main_clk_wiz_0_0",
        "xci_path": "ip\\main_clk_wiz_0_0\\main_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk100mhz"
          },
          "CLK_OUT2_PORT": {
            "value": "clk50mhz"
          },
          "CLK_OUT3_PORT": {
            "value": "debug_guard_clk"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "Debugger_0": {
        "vlnv": "xilinx.com:module_ref:Debugger:1.0",
        "ip_revision": "1",
        "xci_name": "main_Debugger_0_0",
        "xci_path": "ip\\main_Debugger_0_0\\main_Debugger_0_0.xci",
        "inst_hier_path": "Debugger_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Debugger",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_debug_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rx_data_valid": {
            "direction": "I"
          },
          "tx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "tx_data_valid": {
            "direction": "O"
          },
          "tx_data_sended": {
            "direction": "I"
          },
          "debug_enable": {
            "direction": "O"
          },
          "pipeline_stalled": {
            "direction": "I"
          },
          "pipeline_instruction_forwarding_config": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "pipeline_current_instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pipeline_operand_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pipeline_operand_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pipeline_memory_addr_reg": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pipeline_jmp": {
            "direction": "I"
          },
          "pc_din": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc_current_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_din1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_din2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_out": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_flags": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_op": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "regfile_addr_reg1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "regfile_addr_reg2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "regfile_addr_write_reg": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "regfile_write_enable": {
            "direction": "I"
          },
          "regfile_overwrite_flag": {
            "direction": "I"
          },
          "regfile_write_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "regfile_reg1_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "regfile_reg2_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "regfile_regma_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "regfile_bankid": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "mmu_debug_sys_clk200mhz": {
            "direction": "O"
          },
          "mmu_debug_sync_clk100mhz": {
            "direction": "O"
          },
          "mmu_debug_en": {
            "direction": "O"
          },
          "mmu_debug_override_en": {
            "direction": "O"
          },
          "mmu_debug_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmu_debug_din": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "mmu_debug_bank": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mmu_debug_we": {
            "direction": "O"
          },
          "mmu_debug_dout": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "RX_UART_0": {
        "vlnv": "xilinx.com:module_ref:RX_UART:1.0",
        "ip_revision": "1",
        "xci_name": "main_RX_UART_0_0",
        "xci_path": "ip\\main_RX_UART_0_0\\main_RX_UART_0_0.xci",
        "inst_hier_path": "RX_UART_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RX_UART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_debug_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rx_serial_input": {
            "direction": "I"
          },
          "data_output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_valid": {
            "direction": "O"
          }
        }
      },
      "TX_UART_0": {
        "vlnv": "xilinx.com:module_ref:TX_UART:1.0",
        "ip_revision": "1",
        "xci_name": "main_TX_UART_0_0",
        "xci_path": "ip\\main_TX_UART_0_0\\main_TX_UART_0_0.xci",
        "inst_hier_path": "TX_UART_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TX_UART",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_valid": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_debug_clk",
                "value_src": "default_prop"
              }
            }
          },
          "tx_output": {
            "direction": "O"
          },
          "send_valid": {
            "direction": "O"
          }
        }
      },
      "VGA_CPU_Bridge_0": {
        "vlnv": "xilinx.com:module_ref:VGA_CPU_Bridge:1.0",
        "ip_revision": "1",
        "xci_name": "main_VGA_CPU_Bridge_0_0",
        "xci_path": "ip\\main_VGA_CPU_Bridge_0_0\\main_VGA_CPU_Bridge_0_0.xci",
        "inst_hier_path": "VGA_CPU_Bridge_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_CPU_Bridge",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "IsGPU_OP": {
            "direction": "I"
          },
          "Immediate_In": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg1_In": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Reg2_In": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "IsGPU_OP_out": {
            "direction": "O"
          },
          "GPU_Command_out": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Arg1_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Arg2_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "GPU_0": {
        "vlnv": "xilinx.com:module_ref:GPU:1.0",
        "ip_revision": "1",
        "xci_name": "main_GPU_0_0",
        "xci_path": "ip\\main_GPU_0_0\\main_GPU_0_0.xci",
        "inst_hier_path": "GPU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GPU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrLoad_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_load_clk",
                "value_src": "default_prop"
              }
            }
          },
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Bridge_IsGPU_OP": {
            "direction": "I"
          },
          "Bridge_Command": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Bridge_Arg1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Bridge_Arg2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "VRAM_CLK": {
            "type": "clk",
            "direction": "O"
          },
          "VRAM_WE": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "VRAM_Addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VRAM_Dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "VGA_Controller_0": {
        "vlnv": "xilinx.com:module_ref:VGA_Controller:1.0",
        "ip_revision": "1",
        "xci_name": "main_VGA_Controller_0_0",
        "xci_path": "ip\\main_VGA_Controller_0_0\\main_VGA_Controller_0_0.xci",
        "inst_hier_path": "VGA_Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "InstrExec_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "main_clockcontroller_0_0_exec_clk",
                "value_src": "default_prop"
              }
            }
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ioe": {
            "direction": "O"
          },
          "h_sync": {
            "direction": "O"
          },
          "v_sync": {
            "direction": "O"
          },
          "VRAM_Addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "VRAM_Data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "VRAM_Clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_0_ALU_OUT": {
        "ports": [
          "ALU_0/ALU_OUT",
          "CU_WriteSelector_0/ALU_Out",
          "Debugger_0/alu_out"
        ]
      },
      "ALU_0_BIGGER_ZERO_FLAG": {
        "ports": [
          "ALU_0/BIGGER_ZERO_FLAG",
          "ALU_FLAG_PACKER_0/BIGGER_ZERO_FLAG"
        ]
      },
      "ALU_0_CARRY_FLAG": {
        "ports": [
          "ALU_0/CARRY_FLAG",
          "ALU_FLAG_PACKER_0/CARRY_FLAG"
        ]
      },
      "ALU_0_NOT_ZERO_FLAG": {
        "ports": [
          "ALU_0/NOT_ZERO_FLAG",
          "ALU_FLAG_PACKER_0/NOT_ZERO_FLAG"
        ]
      },
      "ALU_0_OVERFLOW_FLAG": {
        "ports": [
          "ALU_0/OVERFLOW_FLAG",
          "ALU_FLAG_PACKER_0/OVERFLOW_FLAG"
        ]
      },
      "ALU_0_RHO_FLAG": {
        "ports": [
          "ALU_0/RHO_FLAG",
          "ALU_FLAG_PACKER_0/RHO_FLAG"
        ]
      },
      "ALU_0_SMALLER_ZERO_FLAG": {
        "ports": [
          "ALU_0/SMALLER_ZERO_FLAG",
          "ALU_FLAG_PACKER_0/SMALLER_ZERO_FLAG"
        ]
      },
      "ALU_0_ZERO_FLAG": {
        "ports": [
          "ALU_0/ZERO_FLAG",
          "ALU_FLAG_PACKER_0/ZERO_FLAG"
        ]
      },
      "ALU_FLAG_PACKER_0_ALU_FLAGS": {
        "ports": [
          "ALU_FLAG_PACKER_0/ALU_FLAGS",
          "Pipelining_Forwarder_0/ExecutionFlags",
          "Pipelining_WriteBack_0/Flags",
          "Debugger_0/alu_flags"
        ]
      },
      "CU_Decoder_0_Is_ALU_OP": {
        "ports": [
          "CU_Decoder_0/Is_ALU_OP",
          "Pipelining_Execution_0/Is_ALU_OP"
        ]
      },
      "CU_Decoder_0_Is_RAM_OP": {
        "ports": [
          "CU_Decoder_0/Is_RAM_OP",
          "Pipelining_Execution_0/Is_RAM_OP"
        ]
      },
      "CU_Decoder_0_JMP": {
        "ports": [
          "CU_Decoder_0/JMP",
          "Pipelining_Execution_0/JMP",
          "Debugger_0/pipeline_jmp"
        ]
      },
      "CU_Decoder_0_JMP_Conditional": {
        "ports": [
          "CU_Decoder_0/JMP_Conditional",
          "Pipelining_Execution_0/JMP_Conditional"
        ]
      },
      "CU_Decoder_0_JMP_DestinationSource": {
        "ports": [
          "CU_Decoder_0/JMP_DestinationSource",
          "Pipelining_Execution_0/JMP_DestinationSelect"
        ]
      },
      "CU_Decoder_0_JMP_Relative": {
        "ports": [
          "CU_Decoder_0/JMP_Relative",
          "Pipelining_Execution_0/JMP_Relative"
        ]
      },
      "CU_Decoder_0_RAM_Address_Src": {
        "ports": [
          "CU_Decoder_0/RAM_Address_Src",
          "Pipelining_Execution_0/RAM_Src"
        ]
      },
      "CU_Decoder_0_RAM_Read": {
        "ports": [
          "CU_Decoder_0/RAM_Read",
          "Pipelining_Execution_0/RAM_Read"
        ]
      },
      "CU_Decoder_0_RAM_Write": {
        "ports": [
          "CU_Decoder_0/RAM_Write",
          "Pipelining_Execution_0/RAM_Write"
        ]
      },
      "CU_Decoder_0_RF_WHB": {
        "ports": [
          "CU_Decoder_0/RF_WHB",
          "Pipelining_Execution_0/WHB"
        ]
      },
      "CU_Decoder_0_RF_WLB": {
        "ports": [
          "CU_Decoder_0/RF_WLB",
          "Pipelining_Execution_0/WLB"
        ]
      },
      "CU_Decoder_0_Write_Data_Sel": {
        "ports": [
          "CU_Decoder_0/Write_Data_Sel",
          "Pipelining_Execution_0/WriteDataSel"
        ]
      },
      "CU_ImmediateManipula_0_ManipulatedImmidiate": {
        "ports": [
          "CU_ImmediateManipula_0/ManipulatedImmidiate",
          "CU_WriteSelector_0/Manipulated_Immidiate"
        ]
      },
      "CU_JumpController_0_PC_Load": {
        "ports": [
          "CU_JumpController_0/PC_Load",
          "ProgramCounter_0/JMP"
        ]
      },
      "CU_JumpController_0_PC_Next": {
        "ports": [
          "CU_JumpController_0/PC_Next",
          "ProgramCounter_0/Din",
          "Debugger_0/pc_din"
        ]
      },
      "CU_JumpDestinationSe_0_JMP_Address": {
        "ports": [
          "CU_JumpDestinationSe_0/JMP_Address",
          "CU_JumpController_0/JMP_Address"
        ]
      },
      "CU_RAMAddressControl_0_RAM_Address": {
        "ports": [
          "CU_RAMAddressControl_0/RAM_Address",
          "mmu_0/gram_addr"
        ]
      },
      "CU_WriteSelector_0_Write_Data": {
        "ports": [
          "CU_WriteSelector_0/Write_Data",
          "Pipelining_Forwarder_0/ExecutionWriteData",
          "Pipelining_WriteBack_0/WriteData"
        ]
      },
      "Debugger_0_debug_enable": {
        "ports": [
          "Debugger_0/debug_enable",
          "mmu_0/debug_enable",
          "clockcontroller_0/debug_enable"
        ]
      },
      "Debugger_0_mmu_debug_addr": {
        "ports": [
          "Debugger_0/mmu_debug_addr",
          "mmu_0/debug_addr"
        ]
      },
      "Debugger_0_mmu_debug_bank": {
        "ports": [
          "Debugger_0/mmu_debug_bank",
          "mmu_0/debug_bank"
        ]
      },
      "Debugger_0_mmu_debug_din": {
        "ports": [
          "Debugger_0/mmu_debug_din",
          "mmu_0/debug_din"
        ]
      },
      "Debugger_0_mmu_debug_override_en": {
        "ports": [
          "Debugger_0/mmu_debug_override_en",
          "mmu_0/debug_override_enable"
        ]
      },
      "Debugger_0_mmu_debug_sync_clk100mhz": {
        "ports": [
          "Debugger_0/mmu_debug_sync_clk100mhz",
          "mmu_0/debug_clk"
        ]
      },
      "Debugger_0_mmu_debug_we": {
        "ports": [
          "Debugger_0/mmu_debug_we",
          "mmu_0/debug_we"
        ]
      },
      "Debugger_0_tx_data": {
        "ports": [
          "Debugger_0/tx_data",
          "TX_UART_0/data_in"
        ]
      },
      "Debugger_0_tx_data_valid": {
        "ports": [
          "Debugger_0/tx_data_valid",
          "TX_UART_0/data_valid"
        ]
      },
      "Decoder_0_Immediate": {
        "ports": [
          "Decoder_0/Immediate",
          "Pipelining_Execution_0/Immediate"
        ]
      },
      "Decoder_0_JMP_Condition": {
        "ports": [
          "Decoder_0/JMP_Condition",
          "Pipelining_Execution_0/JMP_Condition"
        ]
      },
      "Decoder_0_Register1": {
        "ports": [
          "Decoder_0/Register1",
          "RegFile_0/AddrReg1",
          "Debugger_0/regfile_addr_reg1"
        ]
      },
      "Decoder_0_Register2": {
        "ports": [
          "Decoder_0/Register2",
          "RegFile_0/AddrReg2",
          "Debugger_0/regfile_addr_reg2"
        ]
      },
      "Decoder_0_Use_MA": {
        "ports": [
          "Decoder_0/Use_MA",
          "Pipelining_Execution_0/Use_MA"
        ]
      },
      "Decoder_0_WriteBackRegister": {
        "ports": [
          "Decoder_0/WriteBackRegister",
          "Pipelining_Execution_0/WriteAddress"
        ]
      },
      "GPU_0_VRAM_Addr": {
        "ports": [
          "GPU_0/VRAM_Addr",
          "mmu_0/gpu_addr"
        ]
      },
      "GPU_0_VRAM_CLK": {
        "ports": [
          "GPU_0/VRAM_CLK",
          "mmu_0/gpu_clk"
        ]
      },
      "GPU_0_VRAM_Dout": {
        "ports": [
          "GPU_0/VRAM_Dout",
          "mmu_0/gpu_din"
        ]
      },
      "GPU_0_VRAM_WE": {
        "ports": [
          "GPU_0/VRAM_WE",
          "mmu_0/gpu_we"
        ]
      },
      "InstrLoad_CLK_1": {
        "ports": [
          "clockcontroller_0/load_clk",
          "GPU_0/InstrLoad_CLK",
          "Pipelining_Controller_0/InstrLoad_CLK",
          "Pipelining_Execution_0/InstrLoad_CLK",
          "Pipelining_WriteBack_0/InstrLoad_CLK",
          "ProgramCounter_0/InstrLoad_CLK"
        ]
      },
      "Net": {
        "ports": [
          "clockcontroller_0/debug_clk",
          "RX_UART_0/clk",
          "TX_UART_0/clk",
          "Debugger_0/clk"
        ]
      },
      "Pipelining_Controller_0_InstructionForwardConfiguration": {
        "ports": [
          "Pipelining_Controller_0/InstructionForwardConfiguration",
          "Pipelining_Forwarder_0/ForwardingConfiguration",
          "Debugger_0/pipeline_instruction_forwarding_config"
        ]
      },
      "Pipelining_Controller_0_InstructionToExecute": {
        "ports": [
          "Pipelining_Controller_0/InstructionToExecute",
          "CU_Decoder_0/Instruction",
          "Decoder_0/Instruction",
          "Debugger_0/pipeline_current_instruction"
        ]
      },
      "Pipelining_Controller_0_Stalled": {
        "ports": [
          "Pipelining_Controller_0/Stalled",
          "ProgramCounter_0/Stalled",
          "Debugger_0/pipeline_stalled"
        ]
      },
      "Pipelining_Execution_0_IS_ALU_OP_out": {
        "ports": [
          "Pipelining_Execution_0/IS_ALU_OP_out",
          "Pipelining_WriteBack_0/Is_ALU_OP"
        ]
      },
      "Pipelining_Execution_0_Immediate_out": {
        "ports": [
          "Pipelining_Execution_0/Immediate_out",
          "ALU_0/ALU_OPP",
          "CU_ImmediateManipula_0/Immediate",
          "CU_JumpDestinationSe_0/Immediate",
          "CU_RAMAddressControl_0/Immediate",
          "Debugger_0/alu_op"
        ]
      },
      "Pipelining_Execution_0_JMP_Condition_out": {
        "ports": [
          "Pipelining_Execution_0/JMP_Condition_out",
          "CU_JumpController_0/JMP_Condition"
        ]
      },
      "Pipelining_Execution_0_JMP_Conditional_out": {
        "ports": [
          "Pipelining_Execution_0/JMP_Conditional_out",
          "CU_JumpController_0/JMP_Conditional"
        ]
      },
      "Pipelining_Execution_0_JMP_DestinationSelect_out": {
        "ports": [
          "Pipelining_Execution_0/JMP_DestinationSelect_out",
          "CU_JumpDestinationSe_0/JMP_DestinationSelect"
        ]
      },
      "Pipelining_Execution_0_JMP_Relative_out": {
        "ports": [
          "Pipelining_Execution_0/JMP_Relative_out",
          "CU_JumpController_0/JMP_Relative"
        ]
      },
      "Pipelining_Execution_0_JMP_out": {
        "ports": [
          "Pipelining_Execution_0/JMP_out",
          "CU_JumpController_0/JMP",
          "Pipelining_WriteBack_0/JMP"
        ]
      },
      "Pipelining_Execution_0_Operand1_out": {
        "ports": [
          "Pipelining_Execution_0/Operand1_out",
          "ALU_0/D1",
          "CU_ImmediateManipula_0/Reg1",
          "CU_JumpDestinationSe_0/Register1",
          "CU_WriteSelector_0/Reg1",
          "mmu_0/gram_din",
          "Debugger_0/alu_din1"
        ]
      },
      "Pipelining_Execution_0_Operand2_out": {
        "ports": [
          "Pipelining_Execution_0/Operand2_out",
          "ALU_0/D2",
          "CU_JumpController_0/Flags",
          "CU_RAMAddressControl_0/Reg2",
          "Debugger_0/alu_din2"
        ]
      },
      "Pipelining_Execution_0_RAM_BankID_out": {
        "ports": [
          "Pipelining_Execution_0/RAM_BankID_out",
          "mmu_0/gram_bank"
        ]
      },
      "Pipelining_Execution_0_RAM_Src_out": {
        "ports": [
          "Pipelining_Execution_0/RAM_Src_out",
          "CU_RAMAddressControl_0/RAM_Address_Src"
        ]
      },
      "Pipelining_Execution_0_RAM_Write_out": {
        "ports": [
          "Pipelining_Execution_0/RAM_Write_out",
          "mmu_0/gram_we"
        ]
      },
      "Pipelining_Execution_0_WHB_out": {
        "ports": [
          "Pipelining_Execution_0/WHB_out",
          "CU_ImmediateManipula_0/RF_WHB",
          "Pipelining_WriteBack_0/WHB"
        ]
      },
      "Pipelining_Execution_0_WLB_out": {
        "ports": [
          "Pipelining_Execution_0/WLB_out",
          "CU_ImmediateManipula_0/RF_WLB",
          "Pipelining_WriteBack_0/WLB"
        ]
      },
      "Pipelining_Execution_0_WriteAddress_out": {
        "ports": [
          "Pipelining_Execution_0/WriteAddress_out",
          "Pipelining_WriteBack_0/WriteAddress"
        ]
      },
      "Pipelining_Execution_0_WriteDataSel_out": {
        "ports": [
          "Pipelining_Execution_0/WriteDataSel_out",
          "CU_WriteSelector_0/Write_Sel"
        ]
      },
      "Pipelining_Forwarder_0_ForwardedMA": {
        "ports": [
          "Pipelining_Forwarder_0/ForwardedMA",
          "Pipelining_Execution_0/MA",
          "Debugger_0/pipeline_memory_addr_reg"
        ]
      },
      "Pipelining_Forwarder_0_ForwardedOperand1": {
        "ports": [
          "Pipelining_Forwarder_0/ForwardedOperand1",
          "Pipelining_Execution_0/Operand1",
          "Debugger_0/pipeline_operand_1"
        ]
      },
      "Pipelining_Forwarder_0_ForwardedOperand2": {
        "ports": [
          "Pipelining_Forwarder_0/ForwardedOperand2",
          "Pipelining_Execution_0/Operand2",
          "Debugger_0/pipeline_operand_2"
        ]
      },
      "Pipelining_WriteBack_0_Flags_out": {
        "ports": [
          "Pipelining_WriteBack_0/Flags_out",
          "RegFile_0/Flags"
        ]
      },
      "Pipelining_WriteBack_0_Is_ALU_OP_out": {
        "ports": [
          "Pipelining_WriteBack_0/Is_ALU_OP_out",
          "RegFile_0/OverwriteFl",
          "Debugger_0/regfile_overwrite_flag"
        ]
      },
      "Pipelining_WriteBack_0_JMP_out": {
        "ports": [
          "Pipelining_WriteBack_0/JMP_out",
          "led",
          "Pipelining_Controller_0/ResolveStall"
        ]
      },
      "Pipelining_WriteBack_0_RF_WE_out": {
        "ports": [
          "Pipelining_WriteBack_0/RF_WE_out",
          "RegFile_0/WE",
          "Debugger_0/regfile_write_enable"
        ]
      },
      "Pipelining_WriteBack_0_WriteAddress_out": {
        "ports": [
          "Pipelining_WriteBack_0/WriteAddress_out",
          "RegFile_0/AddrWriteReg",
          "Debugger_0/regfile_addr_write_reg"
        ]
      },
      "Pipelining_WriteBack_0_WriteData_out": {
        "ports": [
          "Pipelining_WriteBack_0/WriteData_out",
          "RegFile_0/WriteData",
          "Debugger_0/regfile_write_data"
        ]
      },
      "ProgramCounter_0_Dout": {
        "ports": [
          "ProgramCounter_0/Dout",
          "CU_JumpController_0/PC_Current",
          "mmu_0/iram_addr",
          "Debugger_0/pc_dout",
          "Debugger_0/pc_current_addr"
        ]
      },
      "RX_UART_0_data_output": {
        "ports": [
          "RX_UART_0/data_output",
          "Debugger_0/rx_data"
        ]
      },
      "RX_UART_0_data_valid": {
        "ports": [
          "RX_UART_0/data_valid",
          "Debugger_0/rx_data_valid"
        ]
      },
      "RX_UART_IN_1": {
        "ports": [
          "RX_UART_IN",
          "RX_UART_0/rx_serial_input"
        ]
      },
      "RegFile_0_BankID": {
        "ports": [
          "RegFile_0/BankID",
          "Pipelining_Execution_0/RAM_BankID",
          "Debugger_0/regfile_bankid"
        ]
      },
      "RegFile_0_Reg1_data": {
        "ports": [
          "RegFile_0/Reg1_data",
          "Pipelining_Forwarder_0/CurrentOperand1",
          "Debugger_0/regfile_reg1_data"
        ]
      },
      "RegFile_0_Reg2_data": {
        "ports": [
          "RegFile_0/Reg2_data",
          "Pipelining_Forwarder_0/CurrentOperand2",
          "Debugger_0/regfile_reg2_data"
        ]
      },
      "RegFile_0_RegMA_data": {
        "ports": [
          "RegFile_0/RegMA_data",
          "Pipelining_Forwarder_0/CurrentMA",
          "Debugger_0/regfile_regma_data"
        ]
      },
      "Reset_1": {
        "ports": [
          "Reset",
          "GPU_0/Reset",
          "Pipelining_Controller_0/Reset",
          "Pipelining_Execution_0/Reset",
          "Pipelining_WriteBack_0/Reset",
          "ProgramCounter_0/Reset",
          "VGA_CPU_Bridge_0/Reset"
        ]
      },
      "TX_UART_0_send_valid": {
        "ports": [
          "TX_UART_0/send_valid",
          "Debugger_0/tx_data_sended"
        ]
      },
      "TX_UART_0_tx_output": {
        "ports": [
          "TX_UART_0/tx_output",
          "TX_UART_OUT"
        ]
      },
      "VGA_CPU_Bridge_0_Arg1_out": {
        "ports": [
          "VGA_CPU_Bridge_0/Arg1_out",
          "GPU_0/Bridge_Arg1"
        ]
      },
      "VGA_CPU_Bridge_0_Arg2_out": {
        "ports": [
          "VGA_CPU_Bridge_0/Arg2_out",
          "GPU_0/Bridge_Arg2"
        ]
      },
      "VGA_CPU_Bridge_0_GPU_Command_out": {
        "ports": [
          "VGA_CPU_Bridge_0/GPU_Command_out",
          "GPU_0/Bridge_Command"
        ]
      },
      "VGA_CPU_Bridge_0_IsGPU_OP_out": {
        "ports": [
          "VGA_CPU_Bridge_0/IsGPU_OP_out",
          "GPU_0/Bridge_IsGPU_OP"
        ]
      },
      "VGA_Controller_0_VRAM_Addr": {
        "ports": [
          "VGA_Controller_0/VRAM_Addr",
          "mmu_0/vga_addr"
        ]
      },
      "VGA_Controller_0_VRAM_Clk": {
        "ports": [
          "VGA_Controller_0/VRAM_Clk",
          "mmu_0/vga_clk"
        ]
      },
      "VGA_Controller_0_b": {
        "ports": [
          "VGA_Controller_0/b",
          "b"
        ]
      },
      "VGA_Controller_0_g": {
        "ports": [
          "VGA_Controller_0/g",
          "g"
        ]
      },
      "VGA_Controller_0_h_sync": {
        "ports": [
          "VGA_Controller_0/h_sync",
          "h_sync"
        ]
      },
      "VGA_Controller_0_ioe": {
        "ports": [
          "VGA_Controller_0/ioe",
          "ioe"
        ]
      },
      "VGA_Controller_0_r": {
        "ports": [
          "VGA_Controller_0/r",
          "r"
        ]
      },
      "VGA_Controller_0_v_sync": {
        "ports": [
          "VGA_Controller_0/v_sync",
          "v_sync"
        ]
      },
      "clk100mhz_in_1": {
        "ports": [
          "clk100mhz_in",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk100mhz": {
        "ports": [
          "clk_wiz_0/clk100mhz",
          "clockcontroller_0/clk100mhz_in"
        ]
      },
      "clk_wiz_0_clk50mhz": {
        "ports": [
          "clk_wiz_0/clk50mhz",
          "clockcontroller_0/clk50mhz_in"
        ]
      },
      "clk_wiz_0_debug_guard_clk": {
        "ports": [
          "clk_wiz_0/debug_guard_clk",
          "clockcontroller_0/debug_guard_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "clockcontroller_0/wizard_locked"
        ]
      },
      "clockcontroller_0_ck_stable": {
        "ports": [
          "clockcontroller_0/ck_stable",
          "mmu_0/ck_stable"
        ]
      },
      "clockcontroller_0_exec_clk": {
        "ports": [
          "clockcontroller_0/exec_clk",
          "CU_JumpController_0/InstrExec_CLK",
          "GPU_0/InstrExec_CLK",
          "Pipelining_Controller_0/InstrExec_CLK",
          "ProgramCounter_0/InstrExec_CLK",
          "RegFile_0/clk",
          "VGA_CPU_Bridge_0/InstrExec_CLK",
          "VGA_Controller_0/InstrExec_CLK",
          "mmu_0/exec_clk"
        ]
      },
      "debug_mock_clk_1": {
        "ports": [
          "debug_mock_clk",
          "clockcontroller_0/debug_mock_clk"
        ]
      },
      "debug_reset_1": {
        "ports": [
          "debug_reset",
          "clockcontroller_0/debug_reset"
        ]
      },
      "fault_reset_1": {
        "ports": [
          "fault_reset",
          "clockcontroller_0/fault_reset"
        ]
      },
      "mmio_0_dout": {
        "ports": [
          "mmio_0/dout",
          "mmu_0/mmio_mem_dout"
        ]
      },
      "mmu_0_debug_dout": {
        "ports": [
          "mmu_0/debug_dout",
          "Debugger_0/mmu_debug_dout"
        ]
      },
      "mmu_0_gram_dout": {
        "ports": [
          "mmu_0/gram_dout",
          "CU_WriteSelector_0/RAM_Out"
        ]
      },
      "mmu_0_iram_dout": {
        "ports": [
          "mmu_0/iram_dout",
          "Pipelining_Controller_0/Instruction"
        ]
      },
      "mmu_0_mmio_mem_addr": {
        "ports": [
          "mmu_0/mmio_mem_addr",
          "mmio_0/addr"
        ]
      },
      "mmu_0_mmio_mem_ck": {
        "ports": [
          "mmu_0/mmio_mem_ck",
          "mmio_0/clk"
        ]
      },
      "mmu_0_mmio_mem_din": {
        "ports": [
          "mmu_0/mmio_mem_din",
          "mmio_0/din"
        ]
      },
      "mmu_0_mmio_mem_we": {
        "ports": [
          "mmu_0/mmio_mem_we",
          "mmio_0/we"
        ]
      },
      "mmu_0_vga_dout": {
        "ports": [
          "mmu_0/vga_dout",
          "VGA_Controller_0/VRAM_Data"
        ]
      },
      "mmu_0_vrama_mem_addr": {
        "ports": [
          "mmu_0/vrama_mem_addr",
          "vram_bram/addra"
        ]
      },
      "mmu_0_vrama_mem_ck": {
        "ports": [
          "mmu_0/vrama_mem_ck",
          "vram_bram/clka"
        ]
      },
      "mmu_0_vrama_mem_din": {
        "ports": [
          "mmu_0/vrama_mem_din",
          "vram_bram/dina"
        ]
      },
      "mmu_0_vrama_mem_we": {
        "ports": [
          "mmu_0/vrama_mem_we",
          "vram_bram/wea"
        ]
      },
      "mmu_0_vramb_mem_addr": {
        "ports": [
          "mmu_0/vramb_mem_addr",
          "vram_bram/addrb"
        ]
      },
      "mmu_0_vramb_mem_ck": {
        "ports": [
          "mmu_0/vramb_mem_ck",
          "vram_bram/clkb"
        ]
      },
      "mmu_0_vramb_mem_din": {
        "ports": [
          "mmu_0/vramb_mem_din",
          "vram_bram/dinb"
        ]
      },
      "mmu_0_vramb_mem_we": {
        "ports": [
          "mmu_0/vramb_mem_we",
          "vram_bram/web"
        ]
      },
      "vram_bram_douta": {
        "ports": [
          "vram_bram/douta",
          "mmu_0/vrama_mem_dout"
        ]
      },
      "vram_bram_doutb": {
        "ports": [
          "vram_bram/doutb",
          "mmu_0/vramb_mem_dout"
        ]
      }
    }
  }
}