Samar Abdi , Daniel Gajski, A formalism for functionality preserving system level transformations, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120791]
Syed Saif Abrar , Aravinda Thimmapuram, Functional Refinement: A Generic Methodology for Managing ESL Abstractions, Proceedings of the 2010 23rd International Conference on VLSI Design, p.122-127, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.26]
Paul E. Ammann , Paul E. Black , William Majurski, Using Model Checking to Generate Tests from Specifications, Proceedings of the Second IEEE International Conference on Formal Engineering Methods, p.46, December 09-11, 1998
Koji Ara , Kei Suzuki, A Proposal for Transaction-Level Verification with Component Wrapper Language, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20082, March 03-07, 2003
Dirk Beyer , Adam J. Chlipala , Thomas A. Henzinger , Ranjit Jhala , Rupak Majumdar, Generating Tests from Counterexamples, Proceedings of the 26th International Conference on Software Engineering, p.326-335, May 23-28, 2004
Nicola Bombieri , Franco Fummi , Graziano Pravadelli, On the evaluation of transactor-based verification for reusing TLM assertions and testbenches at RTL, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Nicola Bombieri , Franco Fummi , Graziano Pravadelli, Incremental ABV for functional validation of TL-to-RTL design refinement, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Nicola Bombieri , Franco Fummi , Graziano Pravadelli , Joao Marques-Silva, Towards Equivalence Checking Between TLM and RTL Models, Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign, p.113-122, May 30-June 02, 2007[doi>10.1109/MEMCOD.2007.371236]
Alistair Bruce , M. M. Kamal Hashmi , Andrew Nightingale , Steve Beavis , Nizar Romdhane , Christopher Lennard, Maintaining consistency between systemC and RTL system designs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146936]
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
Mingsong Chen , Prabhat Mishra, Functional test generation using efficient property clustering and learning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.396-404, March 2010[doi>10.1109/TCAD.2010.2041846]
Chen, M. and Mishra, P.2011. Decision ordering based property decomposition for functional test generation. InProceedings of the Design, Automation and Test in Europe Conference (DATE). 167--172.
Mingsong Chen , Prabhat Mishra, Property Learning Techniques for Efficient Generation of Directed Tests, IEEE Transactions on Computers, v.60 n.6, p.852-864, June 2011[doi>10.1109/TC.2011.49]
Mingsong Chen , Prabhat Mishra , Dhrubajyoti Kalita, Towards RTL test generation from SystemC TLM specifications, Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop, p.91-96, November 07-09, 2007[doi>10.1109/HLDVT.2007.4392793]
Mingsong Chen , Xiaoke Qin , Prabhat Mishra, Efficient decision ordering techniques for SAT-based test generation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Andrea Fedeli , Franco Fummi , Graziano Pravadelli, Properties Incompleteness Evaluation by Functional Verification, IEEE Transactions on Computers, v.56 n.4, p.528-544, April 2007[doi>10.1109/TC.2007.1012]
Fabrizio Ferrandi , Franco Fummi , Luca Gerli , Donatella Sciuto, Symbolic functional vector generation for VHDL specifications, Proceedings of the conference on Design, automation and test in Europe, p.93-es, January 1999, Munich, Germany[doi>10.1145/307418.307541]
Fin, A., Fummi, F., Poncino, M., and Pravadelli, G.2003. A SystemC-based framework for properties incompleteness evaluation. InProceedings of the International Workshop on Microprocessor Test and Verification (MTV). 89--94.
Frank Ghenassia, Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Habibi, A. and Tahar, S.2004. Partial order reduction for scalable testing of SystemC TLM designs. InProceedings of the International High-Level Design Validation and Test Workshop (HLDVT). 19--22.
Ali Habibi , SofiÃ¨ne Tahar, Design and verification of systemc transaction-level models, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.1, p.57-68, January 2006[doi>10.1109/TVLSI.2005.863187]
Kurt Jensen, A Brief Introduction to Coloured Petri Nets, Proceedings of the Third International Workshop on Tools and Algorithms for Construction and Analysis of Systems, p.203-208, April 02-04, 1997
Rohit Jindal , Kshitiz Jain, Verification of Transaction-Level SystemC models using RTL Testbenches, Proceedings of the First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, p.199, June 24-26, 2003
Daniel Karlsson , Petru Eles , Zebo Peng, Formal verification of systemc designs using a petri-net based representation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Heon-Mo Koo , Prabhat Mishra, Functional test generation using design and property decomposition techniques, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-33, July 2009[doi>10.1145/1550987.1550995]
D. Kroening , N. Sharygina, Formal verification of SystemC by automatic hardware/software partitioning, Proceedings of the 2nd ACM/IEEE International Conference on Formal Methods and Models for Co-Design, p.101-110, July 11-14, 2005[doi>10.1109/MEMCOD.2005.1487900]
Orna Kupferman , Moshe Y. Vardi, Vacuity Detection in Temporal Model Checking, Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.82-96, September 27-29, 1999
Younes Lahbib , Romain Kamdem , Mohamed-lyes Benalycherif , Rached Tourki, An automatic ABV methodology enabling PSL assertions across SLD flow for SOCs modeled in SystemC, Computers and Electrical Engineering, v.31 n.4-5, p.282-302, June, 2005[doi>10.1016/j.compeleceng.2005.04.001]
Larsen, K., Pettersson, P., and Wang, Y.1997. UPPAAL in a nutshell.Int. J. Softw. Tools Technol. Transfer 1, 1--2, 134--152.
Prabhat Mishra , Nikil Dutt, Specification-driven directed test generation for validation of pipelined processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-36, July 2008[doi>10.1145/1367045.1367051]
Moy , Maraninchi , Maillet-Contoz, LusSy: A Toolbox for the Analysis of Systems-on-a-Chip at the Transactional Level, Proceedings of the Fifth International Conference on Application of Concurrency to System Design, p.26-35, June 07-09, 2005[doi>10.1109/ACSD.2005.23]
Rose, A., Swan, S., Pierce, J., and Fernandez, J. M.2005. Transaction level modeling with SystemC. http://systemc.org.
Ofer Shtrichman, Pruning Techniques for the SAT-Based Bounded Model Checking Problem, Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.58-70, September 04-07, 2001
Wang, Z. and Ye, Y.2005. The improvement for transaction level verification functional coverage. InProceedings of the International Symposium on Circuits and Systems (ISCAS). 5850--5853.
