Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Sep 10 21:38:30 2023
| Host         : ROG-115-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_hex_display_mux_timing_summary_routed.rpt -pb top_hex_display_mux_timing_summary_routed.pb -rpx top_hex_display_mux_timing_summary_routed.rpx -warn_on_violation
| Design       : top_hex_display_mux
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.295        0.000                      0                   26        0.233        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.295        0.000                      0                   26        0.233        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 2.034ns (75.180%)  route 0.672ns (24.820%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  hexmux/counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    hexmux/counter/counter_reg[20]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  hexmux/counter/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.018    hexmux/counter/counter_reg[24]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.923ns (74.118%)  route 0.672ns (25.882%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  hexmux/counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    hexmux/counter/counter_reg[20]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.907 r  hexmux/counter/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.907    hexmux/counter/counter_reg[24]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 1.920ns (74.088%)  route 0.672ns (25.912%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.904 r  hexmux/counter/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.904    hexmux/counter/counter_reg[20]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[21]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.899ns (73.876%)  route 0.672ns (26.124%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.883 r  hexmux/counter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.883    hexmux/counter/counter_reg[20]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.825ns (73.102%)  route 0.672ns (26.898%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.809 r  hexmux/counter/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.809    hexmux/counter/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.928%)  route 0.672ns (27.072%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.793 r  hexmux/counter/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.793    hexmux/counter/counter_reg[20]_i_1_n_7
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[20]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.896%)  route 0.672ns (27.104%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.790 r  hexmux/counter/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.790    hexmux/counter/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.664%)  route 0.672ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.769 r  hexmux/counter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.769    hexmux/counter/counter_reg[16]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.815%)  route 0.672ns (28.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.695 r  hexmux/counter/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.695    hexmux/counter/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 hexmux/counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 1.695ns (71.624%)  route 0.672ns (28.376%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  hexmux/counter/counter_reg[1]/Q
                         net (fo=2, routed)           0.672     6.440    hexmux/counter/counter_reg_n_0_[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.124     6.564 r  hexmux/counter/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.564    hexmux/counter/counter[0]_i_5_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.114 r  hexmux/counter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    hexmux/counter/counter_reg[0]_i_2_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  hexmux/counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    hexmux/counter/counter_reg[4]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  hexmux/counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    hexmux/counter/counter_reg[8]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.679 r  hexmux/counter/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.679    hexmux/counter/counter_reg[16]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    hexmux/counter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  7.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  hexmux/counter/counter_reg[10]/Q
                         net (fo=2, routed)           0.070     1.729    hexmux/counter/counter_reg_n_0_[10]
    SLICE_X0Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.856 r  hexmux/counter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    hexmux/counter/counter_reg[8]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[11]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    hexmux/counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  hexmux/counter/counter_reg[2]/Q
                         net (fo=2, routed)           0.070     1.729    hexmux/counter/counter_reg_n_0_[2]
    SLICE_X0Y100         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.856 r  hexmux/counter/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.856    hexmux/counter/counter_reg[0]_i_2_n_4
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.623    hexmux/counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  hexmux/counter/counter_reg[6]/Q
                         net (fo=2, routed)           0.070     1.729    hexmux/counter/counter_reg_n_0_[6]
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.856 r  hexmux/counter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    hexmux/counter/counter_reg[4]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    hexmux/counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[14]/Q
                         net (fo=2, routed)           0.070     1.728    hexmux/counter/counter_reg_n_0_[14]
    SLICE_X0Y103         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.855 r  hexmux/counter/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    hexmux/counter/counter_reg[12]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    hexmux/counter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[18]/Q
                         net (fo=2, routed)           0.070     1.728    hexmux/counter/counter_reg_n_0_[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.855 r  hexmux/counter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    hexmux/counter/counter_reg[16]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    hexmux/counter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[22]/Q
                         net (fo=2, routed)           0.070     1.728    hexmux/counter/counter_reg_n_0_[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.855 r  hexmux/counter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    hexmux/counter/counter_reg[20]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    hexmux/counter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  hexmux/counter/counter_reg[4]/Q
                         net (fo=2, routed)           0.076     1.736    hexmux/counter/counter_reg_n_0_[4]
    SLICE_X0Y101         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.860 r  hexmux/counter/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.860    hexmux/counter/counter_reg[4]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[5]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    hexmux/counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  hexmux/counter/counter_reg[8]/Q
                         net (fo=2, routed)           0.076     1.736    hexmux/counter/counter_reg_n_0_[8]
    SLICE_X0Y102         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.860 r  hexmux/counter/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.860    hexmux/counter/counter_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[9]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    hexmux/counter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[12]/Q
                         net (fo=2, routed)           0.076     1.735    hexmux/counter/counter_reg_n_0_[12]
    SLICE_X0Y103         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  hexmux/counter/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    hexmux/counter/counter_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  hexmux/counter/counter_reg[13]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    hexmux/counter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hexmux/counter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexmux/counter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[16]/Q
                         net (fo=2, routed)           0.076     1.735    hexmux/counter/counter_reg_n_0_[16]
    SLICE_X0Y104         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.859 r  hexmux/counter/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.859    hexmux/counter/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    hexmux/counter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    hexmux/counter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    hexmux/counter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    hexmux/counter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    hexmux/counter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    hexmux/counter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    hexmux/counter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    hexmux/counter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    hexmux/counter/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    hexmux/counter/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    hexmux/counter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    hexmux/counter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    hexmux/counter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    hexmux/counter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    hexmux/counter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    hexmux/counter/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.135ns (45.725%)  route 4.909ns (54.275%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           2.272     8.040    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.124     8.164 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.636    10.800    sseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.355 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.355    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 4.157ns (46.574%)  route 4.769ns (53.426%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           2.272     8.040    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.124     8.164 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.496    10.660    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.237 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.237    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.154ns (48.715%)  route 4.373ns (51.285%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.991     6.758    hexmux/sseg_OBUF[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     6.882 r  hexmux/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.382    10.265    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.839 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.839    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.504ns  (logic 4.141ns (48.692%)  route 4.363ns (51.308%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           2.272     8.040    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.124     8.164 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.091    10.254    sseg_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.815 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.815    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 4.368ns (58.789%)  route 3.062ns (41.211%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.991     6.758    hexmux/sseg_OBUF[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.152     6.910 r  hexmux/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.071     8.981    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    12.741 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.741    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.346ns (61.747%)  route 2.692ns (38.253%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.992     6.759    hexmux/sseg_OBUF[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.152     6.911 r  hexmux/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     8.611    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.349 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.349    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.761ns  (logic 3.990ns (59.010%)  route 2.771ns (40.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           2.771     8.539    sseg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.072 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.072    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 4.116ns (62.015%)  route 2.521ns (37.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.992     6.759    hexmux/sseg_OBUF[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     6.883 r  hexmux/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     8.412    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.948 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.948    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 4.006ns (65.622%)  route 2.099ns (34.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           2.099     7.866    sseg_OBUF[2]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.416 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.416    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.717ns  (logic 3.949ns (69.072%)  route 1.768ns (30.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.709     5.311    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           1.768     7.536    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.029 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.029    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.335ns (76.279%)  route 0.415ns (23.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.415     2.074    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.268 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.268    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.392ns (72.167%)  route 0.537ns (27.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.537     2.195    sseg_OBUF[2]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.446 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.446    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.422ns (73.500%)  route 0.513ns (26.500%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[23]/Q
                         net (fo=6, routed)           0.231     1.890    hexmux/count[23]
    SLICE_X1Y103         LUT3 (Prop_lut3_I2_O)        0.045     1.935 r  hexmux/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.216    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.453 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.453    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.487ns (71.976%)  route 0.579ns (28.024%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[23]/Q
                         net (fo=6, routed)           0.231     1.890    hexmux/count[23]
    SLICE_X1Y103         LUT3 (Prop_lut3_I2_O)        0.048     1.938 r  hexmux/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.286    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.584 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.584    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.375ns (61.576%)  route 0.858ns (38.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.858     2.517    sseg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.751 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.751    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.510ns (67.168%)  route 0.738ns (32.832%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[24]/Q
                         net (fo=6, routed)           0.232     1.891    hexmux/count[24]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.049     1.940 r  hexmux/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.445    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.765 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.765    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.461ns (52.771%)  route 1.307ns (47.229%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  hexmux/counter/counter_reg[24]/Q
                         net (fo=6, routed)           0.232     1.891    hexmux/count[24]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.045     1.936 r  hexmux/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.075     3.011    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.286 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.286    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.447ns (48.187%)  route 1.556ns (51.813%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           1.044     2.703    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.748 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.512     3.260    sseg_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.521 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.521    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.463ns (45.689%)  route 1.740ns (54.311%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           1.044     2.703    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.748 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.695     3.443    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.721 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.721    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexmux/counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.235ns  (logic 1.442ns (44.581%)  route 1.793ns (55.419%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  hexmux/counter/counter_reg[25]/Q
                         net (fo=9, routed)           1.044     2.703    hexmux/counter/counter_reg[25]_0
    SLICE_X0Y72          LUT1 (Prop_lut1_I0_O)        0.045     2.748 r  hexmux/counter/sseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.748     3.496    sseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.752 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.752    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 2.339ns (48.181%)  route 2.515ns (51.819%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.515     3.995    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.124     4.119 r  hexmux/counter/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     4.119    hexmux/counter/counter[20]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  hexmux/counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    hexmux/counter/counter_reg[20]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.854 r  hexmux/counter/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.854    hexmux/counter/counter_reg[24]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[25]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 2.228ns (46.968%)  route 2.515ns (53.032%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.515     3.995    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.124     4.119 r  hexmux/counter/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     4.119    hexmux/counter/counter[20]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.520 r  hexmux/counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.520    hexmux/counter/counter_reg[20]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.743 r  hexmux/counter/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.743    hexmux/counter/counter_reg[24]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  hexmux/counter/counter_reg[24]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 2.339ns (50.015%)  route 2.337ns (49.985%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.337     3.817    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     3.941 r  hexmux/counter/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.941    hexmux/counter/counter[16]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.342 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.676 r  hexmux/counter/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.676    hexmux/counter/counter_reg[20]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.655ns  (logic 2.318ns (49.790%)  route 2.337ns (50.210%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.337     3.817    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     3.941 r  hexmux/counter/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.941    hexmux/counter/counter[16]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.342 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.655 r  hexmux/counter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.655    hexmux/counter/counter_reg[20]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[23]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 2.244ns (48.979%)  route 2.337ns (51.021%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.337     3.817    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     3.941 r  hexmux/counter/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.941    hexmux/counter/counter[16]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.342 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.581 r  hexmux/counter/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.581    hexmux/counter/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[22]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.565ns  (logic 2.228ns (48.800%)  route 2.337ns (51.200%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.337     3.817    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     3.941 r  hexmux/counter/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.941    hexmux/counter/counter[16]_i_2_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.342 r  hexmux/counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    hexmux/counter/counter_reg[16]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.565 r  hexmux/counter/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.565    hexmux/counter/counter_reg[20]_i_1_n_7
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  hexmux/counter/counter_reg[20]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 2.339ns (51.995%)  route 2.159ns (48.005%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.159     3.639    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.124     3.763 r  hexmux/counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     3.763    hexmux/counter/counter[12]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.164 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.164    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.498 r  hexmux/counter/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.498    hexmux/counter/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[17]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 2.318ns (51.770%)  route 2.159ns (48.230%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.159     3.639    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.124     3.763 r  hexmux/counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     3.763    hexmux/counter/counter[12]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.164 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.164    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.477 r  hexmux/counter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.477    hexmux/counter/counter_reg[16]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[19]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 2.244ns (50.959%)  route 2.159ns (49.041%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.159     3.639    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.124     3.763 r  hexmux/counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     3.763    hexmux/counter/counter[12]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.164 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.164    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.403 r  hexmux/counter/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.403    hexmux/counter/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[18]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hexmux/counter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 2.228ns (50.780%)  route 2.159ns (49.220%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  counter_reg[0]_i_6/O
                         net (fo=25, routed)          2.159     3.639    hexmux/counter/counter_reg[25]_2
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.124     3.763 r  hexmux/counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     3.763    hexmux/counter/counter[12]_i_2_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.164 r  hexmux/counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.164    hexmux/counter/counter_reg[12]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.387 r  hexmux/counter/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.387    hexmux/counter/counter_reg[16]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589     5.011    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  hexmux/counter/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.245ns (38.661%)  route 0.389ns (61.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.389     0.635    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.245ns (38.661%)  route 0.389ns (61.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.389     0.635    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.245ns (38.661%)  route 0.389ns (61.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.389     0.635    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.245ns (38.661%)  route 0.389ns (61.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.389     0.635    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  hexmux/counter/counter_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.245ns (36.383%)  route 0.429ns (63.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.429     0.675    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.245ns (36.383%)  route 0.429ns (63.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.429     0.675    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.245ns (36.383%)  route 0.429ns (63.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.429     0.675    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.245ns (36.383%)  route 0.429ns (63.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.429     0.675    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  hexmux/counter/counter_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.245ns (31.833%)  route 0.526ns (68.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.526     0.771    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[10]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            hexmux/counter/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.245ns (31.833%)  route 0.526ns (68.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.526     0.771    hexmux/counter/counter_reg[25]_1
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    hexmux/counter/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  hexmux/counter/counter_reg[11]/C





