read    reg     0
load    const   1
store   reg     1
store   reg     3
mul     const   -1
add     reg     0
jump    zero    20
load    reg     1
add     const   1
store   reg     1
load    reg     2
add     reg     3
store   reg     4
load    reg     2
store   reg     3
load    reg     4
store   reg     2
store   indmem  1
load    reg     1
jump    pos     4
load    reg     0
jump    zero    100
print   indmem  0
add     const   -1
store   reg     0
jump    pos     22
