// Seed: 3195614423
module module_0 (
    input id_0,
    input id_1
    , id_15,
    output id_2,
    input logic id_3,
    output id_4,
    output wire id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    output logic id_13,
    input logic id_14
);
  assign id_5[1] = 1'b0 ? 1'b0 : 1 ? id_3 : id_15;
endmodule
