
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    DESKTOP-NUARQ15
Date:        Tue Nov 27 13:45:34 2018
Version:     L-2016.09M-2

Arguments:   -product synplify_pro simple_dip_switch_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "simple_dip_switch_syn.tcl"
New HDL Analyst: enabled
log file: "W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr"
Running: synthesis in foreground

Running simple_dip_switch_syn|synthesis

Running: compile (Compile) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:45 2018

Running: compile_flow (Compile Process) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:45 2018

Running: compiler (Compile Input) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:45 2018

compiler completed
# Tue Nov 27 13:45:45 2018

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:45 2018
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on simple_dip_switch_syn|synthesis

Running: premap (Pre-mapping) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:46 2018

premap completed
# Tue Nov 27 13:45:46 2018

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on simple_dip_switch_syn|synthesis

Running: map (Map) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:46 2018

Running: fpga_mapper (Map & Optimize) on simple_dip_switch_syn|synthesis
# Tue Nov 27 13:45:46 2018
Copied W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\synwork\simple_dip_switch_m.srm to W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srm

fpga_mapper completed
# Tue Nov 27 13:45:47 2018

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on simple_dip_switch_syn|synthesis
Complete: Logic Synthesis on simple_dip_switch_syn|synthesis
exit status=0
License checkin: synplifypro_actel
