\hypertarget{structDmaPort_1_1DmaReqState}{
\section{構造体 DmaReqState}
\label{structDmaPort_1_1DmaReqState}\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}}
}
DmaReqStateに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{structDmaPort_1_1DmaReqState}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structDmaPort_1_1DmaReqState_a78244c7f4503a134344a6d078ab5a441}{DmaReqState} (\hyperlink{classEvent}{Event} $\ast$ce, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} tb, \hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \_\-delay)
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classEvent}{Event} $\ast$ \hyperlink{structDmaPort_1_1DmaReqState_a196ad739a618f4f20e34e1291bc5852b}{completionEvent}
\item 
const \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{structDmaPort_1_1DmaReqState_a578847bbd8b059f5f2d9a51b4fb6ce6a}{totBytes}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{structDmaPort_1_1DmaReqState_a959b63fa4a0b167ff8e0709cb82b4556}{numBytes}
\item 
const \hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{structDmaPort_1_1DmaReqState_ad3d3f34195349b5efe722fcacfb348ab}{delay}
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{structDmaPort_1_1DmaReqState_a78244c7f4503a134344a6d078ab5a441}{
\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}!DmaReqState@{DmaReqState}}
\index{DmaReqState@{DmaReqState}!DmaPort::DmaReqState@{DmaPort::DmaReqState}}
\subsubsection[{DmaReqState}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DmaReqState} ({\bf Event} $\ast$ {\em ce}, \/  {\bf Addr} {\em tb}, \/  {\bf Tick} {\em \_\-delay})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{structDmaPort_1_1DmaReqState_a78244c7f4503a134344a6d078ab5a441}



\begin{DoxyCode}
103             : completionEvent(ce), totBytes(tb), numBytes(0), delay(_delay)
104         {}
\end{DoxyCode}


\subsection{変数}
\hypertarget{structDmaPort_1_1DmaReqState_a196ad739a618f4f20e34e1291bc5852b}{
\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}!completionEvent@{completionEvent}}
\index{completionEvent@{completionEvent}!DmaPort::DmaReqState@{DmaPort::DmaReqState}}
\subsubsection[{completionEvent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Event}$\ast$ {\bf completionEvent}}}
\label{structDmaPort_1_1DmaReqState_a196ad739a618f4f20e34e1291bc5852b}
\hyperlink{classEvent}{Event} to call on the device when this transaction (all packets) complete. \hypertarget{structDmaPort_1_1DmaReqState_ad3d3f34195349b5efe722fcacfb348ab}{
\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}!delay@{delay}}
\index{delay@{delay}!DmaPort::DmaReqState@{DmaPort::DmaReqState}}
\subsubsection[{delay}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Tick} {\bf delay}}}
\label{structDmaPort_1_1DmaReqState_ad3d3f34195349b5efe722fcacfb348ab}
Amount to delay completion of dma by \hypertarget{structDmaPort_1_1DmaReqState_a959b63fa4a0b167ff8e0709cb82b4556}{
\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}!numBytes@{numBytes}}
\index{numBytes@{numBytes}!DmaPort::DmaReqState@{DmaPort::DmaReqState}}
\subsubsection[{numBytes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf numBytes}}}
\label{structDmaPort_1_1DmaReqState_a959b63fa4a0b167ff8e0709cb82b4556}
Number of bytes that have been acked for this transaction. \hypertarget{structDmaPort_1_1DmaReqState_a578847bbd8b059f5f2d9a51b4fb6ce6a}{
\index{DmaPort::DmaReqState@{DmaPort::DmaReqState}!totBytes@{totBytes}}
\index{totBytes@{totBytes}!DmaPort::DmaReqState@{DmaPort::DmaReqState}}
\subsubsection[{totBytes}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf Addr} {\bf totBytes}}}
\label{structDmaPort_1_1DmaReqState_a578847bbd8b059f5f2d9a51b4fb6ce6a}
Total number of bytes that this transaction involves. 

この構造体の説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
dev/\hyperlink{dma__device_8hh}{dma\_\-device.hh}\end{DoxyCompactItemize}
