
Hung_DTG01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fdc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800509c  0800509c  0001509c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054f4  080054f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080054f4  080054f4  000154f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054fc  080054fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054fc  080054fc  000154fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005500  08005500  00015500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  20000070  08005574  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08005574  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fab  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d9f  00000000  00000000  00033043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  00035de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  00036808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014729  00000000  00000000  00037108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd74  00000000  00000000  0004b831  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00072d22  00000000  00000000  0005b5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ce2c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023b4  00000000  00000000  000ce31c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005084 	.word	0x08005084

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005084 	.word	0x08005084

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	1c08      	adds	r0, r1, #0
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f82e 	bl	8000494 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_lmul>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	0415      	lsls	r5, r2, #16
 8000448:	0c2d      	lsrs	r5, r5, #16
 800044a:	000f      	movs	r7, r1
 800044c:	0001      	movs	r1, r0
 800044e:	002e      	movs	r6, r5
 8000450:	46c6      	mov	lr, r8
 8000452:	4684      	mov	ip, r0
 8000454:	0400      	lsls	r0, r0, #16
 8000456:	0c14      	lsrs	r4, r2, #16
 8000458:	0c00      	lsrs	r0, r0, #16
 800045a:	0c09      	lsrs	r1, r1, #16
 800045c:	4346      	muls	r6, r0
 800045e:	434d      	muls	r5, r1
 8000460:	4360      	muls	r0, r4
 8000462:	4361      	muls	r1, r4
 8000464:	1940      	adds	r0, r0, r5
 8000466:	0c34      	lsrs	r4, r6, #16
 8000468:	1824      	adds	r4, r4, r0
 800046a:	b500      	push	{lr}
 800046c:	42a5      	cmp	r5, r4
 800046e:	d903      	bls.n	8000478 <__aeabi_lmul+0x34>
 8000470:	2080      	movs	r0, #128	; 0x80
 8000472:	0240      	lsls	r0, r0, #9
 8000474:	4680      	mov	r8, r0
 8000476:	4441      	add	r1, r8
 8000478:	0c25      	lsrs	r5, r4, #16
 800047a:	186d      	adds	r5, r5, r1
 800047c:	4661      	mov	r1, ip
 800047e:	4359      	muls	r1, r3
 8000480:	437a      	muls	r2, r7
 8000482:	0430      	lsls	r0, r6, #16
 8000484:	1949      	adds	r1, r1, r5
 8000486:	0424      	lsls	r4, r4, #16
 8000488:	0c00      	lsrs	r0, r0, #16
 800048a:	1820      	adds	r0, r4, r0
 800048c:	1889      	adds	r1, r1, r2
 800048e:	bc80      	pop	{r7}
 8000490:	46b8      	mov	r8, r7
 8000492:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000494 <__udivmoddi4>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	4657      	mov	r7, sl
 8000498:	464e      	mov	r6, r9
 800049a:	4645      	mov	r5, r8
 800049c:	46de      	mov	lr, fp
 800049e:	b5e0      	push	{r5, r6, r7, lr}
 80004a0:	0004      	movs	r4, r0
 80004a2:	000d      	movs	r5, r1
 80004a4:	4692      	mov	sl, r2
 80004a6:	4699      	mov	r9, r3
 80004a8:	b083      	sub	sp, #12
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d830      	bhi.n	8000510 <__udivmoddi4+0x7c>
 80004ae:	d02d      	beq.n	800050c <__udivmoddi4+0x78>
 80004b0:	4649      	mov	r1, r9
 80004b2:	4650      	mov	r0, sl
 80004b4:	f000 f8ba 	bl	800062c <__clzdi2>
 80004b8:	0029      	movs	r1, r5
 80004ba:	0006      	movs	r6, r0
 80004bc:	0020      	movs	r0, r4
 80004be:	f000 f8b5 	bl	800062c <__clzdi2>
 80004c2:	1a33      	subs	r3, r6, r0
 80004c4:	4698      	mov	r8, r3
 80004c6:	3b20      	subs	r3, #32
 80004c8:	469b      	mov	fp, r3
 80004ca:	d433      	bmi.n	8000534 <__udivmoddi4+0xa0>
 80004cc:	465a      	mov	r2, fp
 80004ce:	4653      	mov	r3, sl
 80004d0:	4093      	lsls	r3, r2
 80004d2:	4642      	mov	r2, r8
 80004d4:	001f      	movs	r7, r3
 80004d6:	4653      	mov	r3, sl
 80004d8:	4093      	lsls	r3, r2
 80004da:	001e      	movs	r6, r3
 80004dc:	42af      	cmp	r7, r5
 80004de:	d83a      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80004e0:	42af      	cmp	r7, r5
 80004e2:	d100      	bne.n	80004e6 <__udivmoddi4+0x52>
 80004e4:	e078      	b.n	80005d8 <__udivmoddi4+0x144>
 80004e6:	465b      	mov	r3, fp
 80004e8:	1ba4      	subs	r4, r4, r6
 80004ea:	41bd      	sbcs	r5, r7
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	da00      	bge.n	80004f2 <__udivmoddi4+0x5e>
 80004f0:	e075      	b.n	80005de <__udivmoddi4+0x14a>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	2301      	movs	r3, #1
 80004fc:	465a      	mov	r2, fp
 80004fe:	4093      	lsls	r3, r2
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	2301      	movs	r3, #1
 8000504:	4642      	mov	r2, r8
 8000506:	4093      	lsls	r3, r2
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	e028      	b.n	800055e <__udivmoddi4+0xca>
 800050c:	4282      	cmp	r2, r0
 800050e:	d9cf      	bls.n	80004b0 <__udivmoddi4+0x1c>
 8000510:	2200      	movs	r2, #0
 8000512:	2300      	movs	r3, #0
 8000514:	9200      	str	r2, [sp, #0]
 8000516:	9301      	str	r3, [sp, #4]
 8000518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <__udivmoddi4+0x8e>
 800051e:	601c      	str	r4, [r3, #0]
 8000520:	605d      	str	r5, [r3, #4]
 8000522:	9800      	ldr	r0, [sp, #0]
 8000524:	9901      	ldr	r1, [sp, #4]
 8000526:	b003      	add	sp, #12
 8000528:	bcf0      	pop	{r4, r5, r6, r7}
 800052a:	46bb      	mov	fp, r7
 800052c:	46b2      	mov	sl, r6
 800052e:	46a9      	mov	r9, r5
 8000530:	46a0      	mov	r8, r4
 8000532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000534:	4642      	mov	r2, r8
 8000536:	2320      	movs	r3, #32
 8000538:	1a9b      	subs	r3, r3, r2
 800053a:	4652      	mov	r2, sl
 800053c:	40da      	lsrs	r2, r3
 800053e:	4641      	mov	r1, r8
 8000540:	0013      	movs	r3, r2
 8000542:	464a      	mov	r2, r9
 8000544:	408a      	lsls	r2, r1
 8000546:	0017      	movs	r7, r2
 8000548:	4642      	mov	r2, r8
 800054a:	431f      	orrs	r7, r3
 800054c:	4653      	mov	r3, sl
 800054e:	4093      	lsls	r3, r2
 8000550:	001e      	movs	r6, r3
 8000552:	42af      	cmp	r7, r5
 8000554:	d9c4      	bls.n	80004e0 <__udivmoddi4+0x4c>
 8000556:	2200      	movs	r2, #0
 8000558:	2300      	movs	r3, #0
 800055a:	9200      	str	r2, [sp, #0]
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	4643      	mov	r3, r8
 8000560:	2b00      	cmp	r3, #0
 8000562:	d0d9      	beq.n	8000518 <__udivmoddi4+0x84>
 8000564:	07fb      	lsls	r3, r7, #31
 8000566:	0872      	lsrs	r2, r6, #1
 8000568:	431a      	orrs	r2, r3
 800056a:	4646      	mov	r6, r8
 800056c:	087b      	lsrs	r3, r7, #1
 800056e:	e00e      	b.n	800058e <__udivmoddi4+0xfa>
 8000570:	42ab      	cmp	r3, r5
 8000572:	d101      	bne.n	8000578 <__udivmoddi4+0xe4>
 8000574:	42a2      	cmp	r2, r4
 8000576:	d80c      	bhi.n	8000592 <__udivmoddi4+0xfe>
 8000578:	1aa4      	subs	r4, r4, r2
 800057a:	419d      	sbcs	r5, r3
 800057c:	2001      	movs	r0, #1
 800057e:	1924      	adds	r4, r4, r4
 8000580:	416d      	adcs	r5, r5
 8000582:	2100      	movs	r1, #0
 8000584:	3e01      	subs	r6, #1
 8000586:	1824      	adds	r4, r4, r0
 8000588:	414d      	adcs	r5, r1
 800058a:	2e00      	cmp	r6, #0
 800058c:	d006      	beq.n	800059c <__udivmoddi4+0x108>
 800058e:	42ab      	cmp	r3, r5
 8000590:	d9ee      	bls.n	8000570 <__udivmoddi4+0xdc>
 8000592:	3e01      	subs	r6, #1
 8000594:	1924      	adds	r4, r4, r4
 8000596:	416d      	adcs	r5, r5
 8000598:	2e00      	cmp	r6, #0
 800059a:	d1f8      	bne.n	800058e <__udivmoddi4+0xfa>
 800059c:	9800      	ldr	r0, [sp, #0]
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	465b      	mov	r3, fp
 80005a2:	1900      	adds	r0, r0, r4
 80005a4:	4169      	adcs	r1, r5
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	db24      	blt.n	80005f4 <__udivmoddi4+0x160>
 80005aa:	002b      	movs	r3, r5
 80005ac:	465a      	mov	r2, fp
 80005ae:	4644      	mov	r4, r8
 80005b0:	40d3      	lsrs	r3, r2
 80005b2:	002a      	movs	r2, r5
 80005b4:	40e2      	lsrs	r2, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	465b      	mov	r3, fp
 80005ba:	0015      	movs	r5, r2
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db2a      	blt.n	8000616 <__udivmoddi4+0x182>
 80005c0:	0026      	movs	r6, r4
 80005c2:	409e      	lsls	r6, r3
 80005c4:	0033      	movs	r3, r6
 80005c6:	0026      	movs	r6, r4
 80005c8:	4647      	mov	r7, r8
 80005ca:	40be      	lsls	r6, r7
 80005cc:	0032      	movs	r2, r6
 80005ce:	1a80      	subs	r0, r0, r2
 80005d0:	4199      	sbcs	r1, r3
 80005d2:	9000      	str	r0, [sp, #0]
 80005d4:	9101      	str	r1, [sp, #4]
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x84>
 80005d8:	42a3      	cmp	r3, r4
 80005da:	d8bc      	bhi.n	8000556 <__udivmoddi4+0xc2>
 80005dc:	e783      	b.n	80004e6 <__udivmoddi4+0x52>
 80005de:	4642      	mov	r2, r8
 80005e0:	2320      	movs	r3, #32
 80005e2:	2100      	movs	r1, #0
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	2200      	movs	r2, #0
 80005e8:	9100      	str	r1, [sp, #0]
 80005ea:	9201      	str	r2, [sp, #4]
 80005ec:	2201      	movs	r2, #1
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	9201      	str	r2, [sp, #4]
 80005f2:	e786      	b.n	8000502 <__udivmoddi4+0x6e>
 80005f4:	4642      	mov	r2, r8
 80005f6:	2320      	movs	r3, #32
 80005f8:	1a9b      	subs	r3, r3, r2
 80005fa:	002a      	movs	r2, r5
 80005fc:	4646      	mov	r6, r8
 80005fe:	409a      	lsls	r2, r3
 8000600:	0023      	movs	r3, r4
 8000602:	40f3      	lsrs	r3, r6
 8000604:	4644      	mov	r4, r8
 8000606:	4313      	orrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	dad4      	bge.n	80005c0 <__udivmoddi4+0x12c>
 8000616:	4642      	mov	r2, r8
 8000618:	002f      	movs	r7, r5
 800061a:	2320      	movs	r3, #32
 800061c:	0026      	movs	r6, r4
 800061e:	4097      	lsls	r7, r2
 8000620:	1a9b      	subs	r3, r3, r2
 8000622:	40de      	lsrs	r6, r3
 8000624:	003b      	movs	r3, r7
 8000626:	4333      	orrs	r3, r6
 8000628:	e7cd      	b.n	80005c6 <__udivmoddi4+0x132>
 800062a:	46c0      	nop			; (mov r8, r8)

0800062c <__clzdi2>:
 800062c:	b510      	push	{r4, lr}
 800062e:	2900      	cmp	r1, #0
 8000630:	d103      	bne.n	800063a <__clzdi2+0xe>
 8000632:	f000 f807 	bl	8000644 <__clzsi2>
 8000636:	3020      	adds	r0, #32
 8000638:	e002      	b.n	8000640 <__clzdi2+0x14>
 800063a:	1c08      	adds	r0, r1, #0
 800063c:	f000 f802 	bl	8000644 <__clzsi2>
 8000640:	bd10      	pop	{r4, pc}
 8000642:	46c0      	nop			; (mov r8, r8)

08000644 <__clzsi2>:
 8000644:	211c      	movs	r1, #28
 8000646:	2301      	movs	r3, #1
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	4298      	cmp	r0, r3
 800064c:	d301      	bcc.n	8000652 <__clzsi2+0xe>
 800064e:	0c00      	lsrs	r0, r0, #16
 8000650:	3910      	subs	r1, #16
 8000652:	0a1b      	lsrs	r3, r3, #8
 8000654:	4298      	cmp	r0, r3
 8000656:	d301      	bcc.n	800065c <__clzsi2+0x18>
 8000658:	0a00      	lsrs	r0, r0, #8
 800065a:	3908      	subs	r1, #8
 800065c:	091b      	lsrs	r3, r3, #4
 800065e:	4298      	cmp	r0, r3
 8000660:	d301      	bcc.n	8000666 <__clzsi2+0x22>
 8000662:	0900      	lsrs	r0, r0, #4
 8000664:	3904      	subs	r1, #4
 8000666:	a202      	add	r2, pc, #8	; (adr r2, 8000670 <__clzsi2+0x2c>)
 8000668:	5c10      	ldrb	r0, [r2, r0]
 800066a:	1840      	adds	r0, r0, r1
 800066c:	4770      	bx	lr
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	02020304 	.word	0x02020304
 8000674:	01010101 	.word	0x01010101
	...

08000680 <HAL_UART_RxCpltCallback>:
extern UART_HandleTypeDef huart1;
uint8_t data = 0;
extern RingBuffer_Types Rx_Buffer;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
//	m_rx_buff.data[m_rx_buff.index] = data ;
//	m_rx_buff.index++;

	RingBuffer_Push(&Rx_Buffer, data);
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <HAL_UART_RxCpltCallback+0x2c>)
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <HAL_UART_RxCpltCallback+0x30>)
 800068e:	0011      	movs	r1, r2
 8000690:	0018      	movs	r0, r3
 8000692:	f001 fd4e 	bl	8002132 <RingBuffer_Push>
	HAL_UART_Receive_IT(&huart1, &data, 1);
 8000696:	4905      	ldr	r1, [pc, #20]	; (80006ac <HAL_UART_RxCpltCallback+0x2c>)
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <HAL_UART_RxCpltCallback+0x34>)
 800069a:	2201      	movs	r2, #1
 800069c:	0018      	movs	r0, r3
 800069e:	f003 f965 	bl	800396c <HAL_UART_Receive_IT>
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b002      	add	sp, #8
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	2000008c 	.word	0x2000008c
 80006b0:	200003a4 	.word	0x200003a4
 80006b4:	2000030c 	.word	0x2000030c

080006b8 <App_Main>:


void App_Main ()
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	// Note: Sửa NOPULL -> PULLUP:  GPIO_InitStruct.Pull = GPIO_PULLUP; de tranh loi nhan NULL truoc khi Power on EC200
	HAL_UART_Receive_IT(&huart1, &data, 1);
 80006bc:	4905      	ldr	r1, [pc, #20]	; (80006d4 <App_Main+0x1c>)
 80006be:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <App_Main+0x20>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	0018      	movs	r0, r3
 80006c4:	f003 f952 	bl	800396c <HAL_UART_Receive_IT>

	GMS_Hardware_Init();
 80006c8:	f000 fccc 	bl	8001064 <GMS_Hardware_Init>
	//UART_SendData(USART1, bf_send, sizeof(bf_send));
	while(1)
	{
		GSM_mnr_task();
 80006cc:	f000 fc5a 	bl	8000f84 <GSM_mnr_task>
 80006d0:	e7fc      	b.n	80006cc <App_Main+0x14>
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	2000008c 	.word	0x2000008c
 80006d8:	2000030c 	.word	0x2000030c

080006dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006dc:	b590      	push	{r4, r7, lr}
 80006de:	b08b      	sub	sp, #44	; 0x2c
 80006e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e2:	2414      	movs	r4, #20
 80006e4:	193b      	adds	r3, r7, r4
 80006e6:	0018      	movs	r0, r3
 80006e8:	2314      	movs	r3, #20
 80006ea:	001a      	movs	r2, r3
 80006ec:	2100      	movs	r1, #0
 80006ee:	f004 fc28 	bl	8004f42 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006f2:	4b42      	ldr	r3, [pc, #264]	; (80007fc <MX_GPIO_Init+0x120>)
 80006f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006f6:	4b41      	ldr	r3, [pc, #260]	; (80007fc <MX_GPIO_Init+0x120>)
 80006f8:	2180      	movs	r1, #128	; 0x80
 80006fa:	430a      	orrs	r2, r1
 80006fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80006fe:	4b3f      	ldr	r3, [pc, #252]	; (80007fc <MX_GPIO_Init+0x120>)
 8000700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000702:	2280      	movs	r2, #128	; 0x80
 8000704:	4013      	ands	r3, r2
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b3c      	ldr	r3, [pc, #240]	; (80007fc <MX_GPIO_Init+0x120>)
 800070c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800070e:	4b3b      	ldr	r3, [pc, #236]	; (80007fc <MX_GPIO_Init+0x120>)
 8000710:	2104      	movs	r1, #4
 8000712:	430a      	orrs	r2, r1
 8000714:	62da      	str	r2, [r3, #44]	; 0x2c
 8000716:	4b39      	ldr	r3, [pc, #228]	; (80007fc <MX_GPIO_Init+0x120>)
 8000718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800071a:	2204      	movs	r2, #4
 800071c:	4013      	ands	r3, r2
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b36      	ldr	r3, [pc, #216]	; (80007fc <MX_GPIO_Init+0x120>)
 8000724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000726:	4b35      	ldr	r3, [pc, #212]	; (80007fc <MX_GPIO_Init+0x120>)
 8000728:	2101      	movs	r1, #1
 800072a:	430a      	orrs	r2, r1
 800072c:	62da      	str	r2, [r3, #44]	; 0x2c
 800072e:	4b33      	ldr	r3, [pc, #204]	; (80007fc <MX_GPIO_Init+0x120>)
 8000730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000732:	2201      	movs	r2, #1
 8000734:	4013      	ands	r3, r2
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	4b30      	ldr	r3, [pc, #192]	; (80007fc <MX_GPIO_Init+0x120>)
 800073c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800073e:	4b2f      	ldr	r3, [pc, #188]	; (80007fc <MX_GPIO_Init+0x120>)
 8000740:	2102      	movs	r1, #2
 8000742:	430a      	orrs	r2, r1
 8000744:	62da      	str	r2, [r3, #44]	; 0x2c
 8000746:	4b2d      	ldr	r3, [pc, #180]	; (80007fc <MX_GPIO_Init+0x120>)
 8000748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800074a:	2202      	movs	r2, #2
 800074c:	4013      	ands	r3, r2
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GSM_GPIO_Port, EN_GSM_Pin, GPIO_PIN_RESET);
 8000752:	4b2b      	ldr	r3, [pc, #172]	; (8000800 <MX_GPIO_Init+0x124>)
 8000754:	2200      	movs	r2, #0
 8000756:	2140      	movs	r1, #64	; 0x40
 8000758:	0018      	movs	r0, r3
 800075a:	f002 f907 	bl	800296c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GSM_PWKEY_Pin|GSM_EN_Pin, GPIO_PIN_RESET);
 800075e:	2381      	movs	r3, #129	; 0x81
 8000760:	0219      	lsls	r1, r3, #8
 8000762:	23a0      	movs	r3, #160	; 0xa0
 8000764:	05db      	lsls	r3, r3, #23
 8000766:	2200      	movs	r2, #0
 8000768:	0018      	movs	r0, r3
 800076a:	f002 f8ff 	bl	800296c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_RESET_GPIO_Port, GSM_RESET_Pin, GPIO_PIN_RESET);
 800076e:	2380      	movs	r3, #128	; 0x80
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4824      	ldr	r0, [pc, #144]	; (8000804 <MX_GPIO_Init+0x128>)
 8000774:	2200      	movs	r2, #0
 8000776:	0019      	movs	r1, r3
 8000778:	f002 f8f8 	bl	800296c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_GSM_Pin;
 800077c:	193b      	adds	r3, r7, r4
 800077e:	2240      	movs	r2, #64	; 0x40
 8000780:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000782:	193b      	adds	r3, r7, r4
 8000784:	2201      	movs	r2, #1
 8000786:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	193b      	adds	r3, r7, r4
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2200      	movs	r2, #0
 8000792:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EN_GSM_GPIO_Port, &GPIO_InitStruct);
 8000794:	193b      	adds	r3, r7, r4
 8000796:	4a1a      	ldr	r2, [pc, #104]	; (8000800 <MX_GPIO_Init+0x124>)
 8000798:	0019      	movs	r1, r3
 800079a:	0010      	movs	r0, r2
 800079c:	f001 ff68 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GSM_PWKEY_Pin|GSM_EN_Pin;
 80007a0:	0021      	movs	r1, r4
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2281      	movs	r2, #129	; 0x81
 80007a6:	0212      	lsls	r2, r2, #8
 80007a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007aa:	000c      	movs	r4, r1
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2201      	movs	r2, #1
 80007b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007be:	193a      	adds	r2, r7, r4
 80007c0:	23a0      	movs	r3, #160	; 0xa0
 80007c2:	05db      	lsls	r3, r3, #23
 80007c4:	0011      	movs	r1, r2
 80007c6:	0018      	movs	r0, r3
 80007c8:	f001 ff52 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GSM_RESET_Pin;
 80007cc:	0021      	movs	r1, r4
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2280      	movs	r2, #128	; 0x80
 80007d2:	0092      	lsls	r2, r2, #2
 80007d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2201      	movs	r2, #1
 80007da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GSM_RESET_GPIO_Port, &GPIO_InitStruct);
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	4a06      	ldr	r2, [pc, #24]	; (8000804 <MX_GPIO_Init+0x128>)
 80007ec:	0019      	movs	r1, r3
 80007ee:	0010      	movs	r0, r2
 80007f0:	f001 ff3e 	bl	8002670 <HAL_GPIO_Init>

}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b00b      	add	sp, #44	; 0x2c
 80007fa:	bd90      	pop	{r4, r7, pc}
 80007fc:	40021000 	.word	0x40021000
 8000800:	50000800 	.word	0x50000800
 8000804:	50000400 	.word	0x50000400

08000808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080c:	f001 fd5a 	bl	80022c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000810:	f000 f808 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000814:	f7ff ff62 	bl	80006dc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000818:	f000 f8f0 	bl	80009fc <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  App_Main();
 800081c:	f7ff ff4c 	bl	80006b8 <App_Main>
 8000820:	e7fc      	b.n	800081c <main+0x14>
	...

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b09b      	sub	sp, #108	; 0x6c
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	2434      	movs	r4, #52	; 0x34
 800082c:	193b      	adds	r3, r7, r4
 800082e:	0018      	movs	r0, r3
 8000830:	2334      	movs	r3, #52	; 0x34
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f004 fb84 	bl	8004f42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800083a:	2320      	movs	r3, #32
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	0018      	movs	r0, r3
 8000840:	2314      	movs	r3, #20
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f004 fb7c 	bl	8004f42 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800084a:	003b      	movs	r3, r7
 800084c:	0018      	movs	r0, r3
 800084e:	2320      	movs	r3, #32
 8000850:	001a      	movs	r2, r3
 8000852:	2100      	movs	r1, #0
 8000854:	f004 fb75 	bl	8004f42 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000858:	4b29      	ldr	r3, [pc, #164]	; (8000900 <SystemClock_Config+0xdc>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a29      	ldr	r2, [pc, #164]	; (8000904 <SystemClock_Config+0xe0>)
 800085e:	401a      	ands	r2, r3
 8000860:	4b27      	ldr	r3, [pc, #156]	; (8000900 <SystemClock_Config+0xdc>)
 8000862:	2180      	movs	r1, #128	; 0x80
 8000864:	0109      	lsls	r1, r1, #4
 8000866:	430a      	orrs	r2, r1
 8000868:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800086a:	0021      	movs	r1, r4
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2202      	movs	r2, #2
 8000870:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2201      	movs	r2, #1
 8000876:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2210      	movs	r2, #16
 800087c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2202      	movs	r2, #2
 8000882:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2200      	movs	r2, #0
 800088e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	0412      	lsls	r2, r2, #16
 8000896:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000898:	187b      	adds	r3, r7, r1
 800089a:	0018      	movs	r0, r3
 800089c:	f002 f884 	bl	80029a8 <HAL_RCC_OscConfig>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80008a4:	f000 f830 	bl	8000908 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a8:	2120      	movs	r1, #32
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	220f      	movs	r2, #15
 80008ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2203      	movs	r2, #3
 80008b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2100      	movs	r1, #0
 80008cc:	0018      	movs	r0, r3
 80008ce:	f002 fbe7 	bl	80030a0 <HAL_RCC_ClockConfig>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008d6:	f000 f817 	bl	8000908 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008da:	003b      	movs	r3, r7
 80008dc:	2201      	movs	r2, #1
 80008de:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008e0:	003b      	movs	r3, r7
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008e6:	003b      	movs	r3, r7
 80008e8:	0018      	movs	r0, r3
 80008ea:	f002 fdfd 	bl	80034e8 <HAL_RCCEx_PeriphCLKConfig>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80008f2:	f000 f809 	bl	8000908 <Error_Handler>
  }
}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b01b      	add	sp, #108	; 0x6c
 80008fc:	bd90      	pop	{r4, r7, pc}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	40007000 	.word	0x40007000
 8000904:	ffffe7ff 	.word	0xffffe7ff

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800090c:	b672      	cpsid	i
}
 800090e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000910:	e7fe      	b.n	8000910 <Error_Handler+0x8>
	...

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000918:	4b07      	ldr	r3, [pc, #28]	; (8000938 <HAL_MspInit+0x24>)
 800091a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800091c:	4b06      	ldr	r3, [pc, #24]	; (8000938 <HAL_MspInit+0x24>)
 800091e:	2101      	movs	r1, #1
 8000920:	430a      	orrs	r2, r1
 8000922:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000924:	4b04      	ldr	r3, [pc, #16]	; (8000938 <HAL_MspInit+0x24>)
 8000926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000928:	4b03      	ldr	r3, [pc, #12]	; (8000938 <HAL_MspInit+0x24>)
 800092a:	2180      	movs	r1, #128	; 0x80
 800092c:	0549      	lsls	r1, r1, #21
 800092e:	430a      	orrs	r2, r1
 8000930:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000932:	46c0      	nop			; (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40021000 	.word	0x40021000

0800093c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <NMI_Handler+0x4>

08000942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000946:	e7fe      	b.n	8000946 <HardFault_Handler+0x4>

08000948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800094c:	46c0      	nop			; (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000956:	46c0      	nop			; (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000960:	f001 fd04 	bl	800236c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
	...

0800096c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	/* Check RXNE flag value in ISR register */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000970:	4b03      	ldr	r3, [pc, #12]	; (8000980 <USART1_IRQHandler+0x14>)
 8000972:	0018      	movs	r0, r3
 8000974:	f003 f862 	bl	8003a3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	2000030c 	.word	0x2000030c

08000984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800098c:	4a14      	ldr	r2, [pc, #80]	; (80009e0 <_sbrk+0x5c>)
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <_sbrk+0x60>)
 8000990:	1ad3      	subs	r3, r2, r3
 8000992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000998:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <_sbrk+0x64>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d102      	bne.n	80009a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <_sbrk+0x64>)
 80009a2:	4a12      	ldr	r2, [pc, #72]	; (80009ec <_sbrk+0x68>)
 80009a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <_sbrk+0x64>)
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	18d3      	adds	r3, r2, r3
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d207      	bcs.n	80009c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b4:	f004 fa7a 	bl	8004eac <__errno>
 80009b8:	0003      	movs	r3, r0
 80009ba:	220c      	movs	r2, #12
 80009bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009be:	2301      	movs	r3, #1
 80009c0:	425b      	negs	r3, r3
 80009c2:	e009      	b.n	80009d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c4:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <_sbrk+0x64>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ca:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <_sbrk+0x64>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	18d2      	adds	r2, r2, r3
 80009d2:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <_sbrk+0x64>)
 80009d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009d6:	68fb      	ldr	r3, [r7, #12]
}
 80009d8:	0018      	movs	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	b006      	add	sp, #24
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20005000 	.word	0x20005000
 80009e4:	00000400 	.word	0x00000400
 80009e8:	20000090 	.word	0x20000090
 80009ec:	20000418 	.word	0x20000418

080009f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f4:	46c0      	nop			; (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a02:	4a15      	ldr	r2, [pc, #84]	; (8000a58 <MX_USART1_UART_Init+0x5c>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a06:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a08:	22e1      	movs	r2, #225	; 0xe1
 8000a0a:	0252      	lsls	r2, r2, #9
 8000a0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0f      	ldr	r3, [pc, #60]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b0b      	ldr	r3, [pc, #44]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a32:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a38:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <MX_USART1_UART_Init+0x58>)
 8000a40:	0018      	movs	r0, r3
 8000a42:	f002 fe97 	bl	8003774 <HAL_UART_Init>
 8000a46:	1e03      	subs	r3, r0, #0
 8000a48:	d001      	beq.n	8000a4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a4a:	f7ff ff5d 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	2000030c 	.word	0x2000030c
 8000a58:	40013800 	.word	0x40013800

08000a5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b089      	sub	sp, #36	; 0x24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	240c      	movs	r4, #12
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2314      	movs	r3, #20
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f004 fa67 	bl	8004f42 <memset>
  if(uartHandle->Instance==USART1)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a1c      	ldr	r2, [pc, #112]	; (8000aec <HAL_UART_MspInit+0x90>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d132      	bne.n	8000ae4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a7e:	4b1c      	ldr	r3, [pc, #112]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a82:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	01c9      	lsls	r1, r1, #7
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a90:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a92:	2101      	movs	r1, #1
 8000a94:	430a      	orrs	r2, r1
 8000a96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <HAL_UART_MspInit+0x94>)
 8000a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = MCU_TX0_Pin|MCU_RX0_Pin;
 8000aa4:	193b      	adds	r3, r7, r4
 8000aa6:	22c0      	movs	r2, #192	; 0xc0
 8000aa8:	00d2      	lsls	r2, r2, #3
 8000aaa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	0021      	movs	r1, r4
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2203      	movs	r2, #3
 8000abe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	187a      	adds	r2, r7, r1
 8000ac8:	23a0      	movs	r3, #160	; 0xa0
 8000aca:	05db      	lsls	r3, r3, #23
 8000acc:	0011      	movs	r1, r2
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f001 fdce 	bl	8002670 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	201b      	movs	r0, #27
 8000ada:	f001 fd0f 	bl	80024fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ade:	201b      	movs	r0, #27
 8000ae0:	f001 fd21 	bl	8002526 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b009      	add	sp, #36	; 0x24
 8000aea:	bd90      	pop	{r4, r7, pc}
 8000aec:	40013800 	.word	0x40013800
 8000af0:	40021000 	.word	0x40021000

08000af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000af4:	480d      	ldr	r0, [pc, #52]	; (8000b2c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000af6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af8:	480d      	ldr	r0, [pc, #52]	; (8000b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000afa:	490e      	ldr	r1, [pc, #56]	; (8000b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000afc:	4a0e      	ldr	r2, [pc, #56]	; (8000b38 <LoopForever+0xe>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b00:	e002      	b.n	8000b08 <LoopCopyDataInit>

08000b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b06:	3304      	adds	r3, #4

08000b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b0c:	d3f9      	bcc.n	8000b02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0e:	4a0b      	ldr	r2, [pc, #44]	; (8000b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b10:	4c0b      	ldr	r4, [pc, #44]	; (8000b40 <LoopForever+0x16>)
  movs r3, #0
 8000b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b14:	e001      	b.n	8000b1a <LoopFillZerobss>

08000b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b18:	3204      	adds	r2, #4

08000b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b1c:	d3fb      	bcc.n	8000b16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b1e:	f7ff ff67 	bl	80009f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b22:	f004 f9c9 	bl	8004eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b26:	f7ff fe6f 	bl	8000808 <main>

08000b2a <LoopForever>:

LoopForever:
    b LoopForever
 8000b2a:	e7fe      	b.n	8000b2a <LoopForever>
   ldr   r0, =_estack
 8000b2c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b34:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b38:	08005504 	.word	0x08005504
  ldr r2, =_sbss
 8000b3c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b40:	20000418 	.word	0x20000418

08000b44 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC1_COMP_IRQHandler>
	...

08000b48 <GSM_Config_Module>:
# include "gsm.h"

Gsm_Manager_TypDef GSM_Manager;

void GSM_Config_Module (GSM_Response_Event_TypDef event, void *Resp_Buffer)
{
 8000b48:	b5b0      	push	{r4, r5, r7, lr}
 8000b4a:	b08a      	sub	sp, #40	; 0x28
 8000b4c:	af04      	add	r7, sp, #16
 8000b4e:	0002      	movs	r2, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	701a      	strb	r2, [r3, #0]
    switch (GSM_Manager.step)
 8000b56:	4bdc      	ldr	r3, [pc, #880]	; (8000ec8 <GSM_Config_Module+0x380>)
 8000b58:	785b      	ldrb	r3, [r3, #1]
 8000b5a:	2b0e      	cmp	r3, #14
 8000b5c:	d900      	bls.n	8000b60 <GSM_Config_Module+0x18>
 8000b5e:	e205      	b.n	8000f6c <GSM_Config_Module+0x424>
 8000b60:	009a      	lsls	r2, r3, #2
 8000b62:	4bda      	ldr	r3, [pc, #872]	; (8000ecc <GSM_Config_Module+0x384>)
 8000b64:	18d3      	adds	r3, r2, r3
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	469f      	mov	pc, r3
    {
        case 1:
            if(event != GSM_EVENT_OK)
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d008      	beq.n	8000b84 <GSM_Config_Module+0x3c>
            {
                SEGGER_RTT_printf(0,"Connect Module ERROR.\r\n");
 8000b72:	4bd7      	ldr	r3, [pc, #860]	; (8000ed0 <GSM_Config_Module+0x388>)
 8000b74:	0019      	movs	r1, r3
 8000b76:	2000      	movs	r0, #0
 8000b78:	f001 faa8 	bl	80020cc <SEGGER_RTT_printf>
                GSM_Manager_ChangeState(GSM_STATE_RESET);
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f000 fa5d 	bl	800103c <GSM_Manager_ChangeState>
            }
            else
            {
                GSM_SendCommand_AT("ATE0\r\n", "OK\r\n","","ERROR","",3000,3,GSM_Config_Module);
            }
            break;
 8000b82:	e1f4      	b.n	8000f6e <GSM_Config_Module+0x426>
                GSM_SendCommand_AT("ATE0\r\n", "OK\r\n","","ERROR","",3000,3,GSM_Config_Module);
 8000b84:	4cd3      	ldr	r4, [pc, #844]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000b86:	4ad4      	ldr	r2, [pc, #848]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000b88:	49d4      	ldr	r1, [pc, #848]	; (8000edc <GSM_Config_Module+0x394>)
 8000b8a:	48d5      	ldr	r0, [pc, #852]	; (8000ee0 <GSM_Config_Module+0x398>)
 8000b8c:	4bd5      	ldr	r3, [pc, #852]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000b8e:	9303      	str	r3, [sp, #12]
 8000b90:	2303      	movs	r3, #3
 8000b92:	9302      	str	r3, [sp, #8]
 8000b94:	4bd4      	ldr	r3, [pc, #848]	; (8000ee8 <GSM_Config_Module+0x3a0>)
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	4bcf      	ldr	r3, [pc, #828]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	0023      	movs	r3, r4
 8000b9e:	f000 fca1 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000ba2:	e1e4      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 2:
            SEGGER_RTT_printf(0,"Disable ECHO: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000ba4:	1dfb      	adds	r3, r7, #7
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d101      	bne.n	8000bb0 <GSM_Config_Module+0x68>
 8000bac:	4bcf      	ldr	r3, [pc, #828]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000bae:	e000      	b.n	8000bb2 <GSM_Config_Module+0x6a>
 8000bb0:	4bcf      	ldr	r3, [pc, #828]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000bb2:	49d0      	ldr	r1, [pc, #832]	; (8000ef4 <GSM_Config_Module+0x3ac>)
 8000bb4:	001a      	movs	r2, r3
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	f001 fa88 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+CMEE=2\r\n", "OK\r\n","","ERROR","",6000,5,GSM_Config_Module);
 8000bbc:	4cc5      	ldr	r4, [pc, #788]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000bbe:	4ac6      	ldr	r2, [pc, #792]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000bc0:	49c6      	ldr	r1, [pc, #792]	; (8000edc <GSM_Config_Module+0x394>)
 8000bc2:	48cd      	ldr	r0, [pc, #820]	; (8000ef8 <GSM_Config_Module+0x3b0>)
 8000bc4:	4bc7      	ldr	r3, [pc, #796]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000bc6:	9303      	str	r3, [sp, #12]
 8000bc8:	2305      	movs	r3, #5
 8000bca:	9302      	str	r3, [sp, #8]
 8000bcc:	4bcb      	ldr	r3, [pc, #812]	; (8000efc <GSM_Config_Module+0x3b4>)
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	4bc1      	ldr	r3, [pc, #772]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	0023      	movs	r3, r4
 8000bd6:	f000 fc85 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000bda:	e1c8      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 3:
            SEGGER_RTT_printf(0,"Set up ERROR Message Format: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000bdc:	1dfb      	adds	r3, r7, #7
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d101      	bne.n	8000be8 <GSM_Config_Module+0xa0>
 8000be4:	4bc1      	ldr	r3, [pc, #772]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000be6:	e000      	b.n	8000bea <GSM_Config_Module+0xa2>
 8000be8:	4bc1      	ldr	r3, [pc, #772]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000bea:	49c5      	ldr	r1, [pc, #788]	; (8000f00 <GSM_Config_Module+0x3b8>)
 8000bec:	001a      	movs	r2, r3
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f001 fa6c 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("ATI\r\n", "OK\r\n","","ERROR","",6000,5,GSM_Config_Module);
 8000bf4:	4cb7      	ldr	r4, [pc, #732]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000bf6:	4ab8      	ldr	r2, [pc, #736]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000bf8:	49b8      	ldr	r1, [pc, #736]	; (8000edc <GSM_Config_Module+0x394>)
 8000bfa:	48c2      	ldr	r0, [pc, #776]	; (8000f04 <GSM_Config_Module+0x3bc>)
 8000bfc:	4bb9      	ldr	r3, [pc, #740]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000bfe:	9303      	str	r3, [sp, #12]
 8000c00:	2305      	movs	r3, #5
 8000c02:	9302      	str	r3, [sp, #8]
 8000c04:	4bbd      	ldr	r3, [pc, #756]	; (8000efc <GSM_Config_Module+0x3b4>)
 8000c06:	9301      	str	r3, [sp, #4]
 8000c08:	4bb3      	ldr	r3, [pc, #716]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	0023      	movs	r3, r4
 8000c0e:	f000 fc69 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000c12:	e1ac      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 4:
            SEGGER_RTT_printf(0,"Get Info Module: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d101      	bne.n	8000c20 <GSM_Config_Module+0xd8>
 8000c1c:	4bb3      	ldr	r3, [pc, #716]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000c1e:	e000      	b.n	8000c22 <GSM_Config_Module+0xda>
 8000c20:	4bb3      	ldr	r3, [pc, #716]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000c22:	49b9      	ldr	r1, [pc, #740]	; (8000f08 <GSM_Config_Module+0x3c0>)
 8000c24:	001a      	movs	r2, r3
 8000c26:	2000      	movs	r0, #0
 8000c28:	f001 fa50 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT\r\n", "OK\r\n","","ERROR","",6000,5,GSM_Config_Module);
 8000c2c:	4ca9      	ldr	r4, [pc, #676]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000c2e:	4aaa      	ldr	r2, [pc, #680]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000c30:	49aa      	ldr	r1, [pc, #680]	; (8000edc <GSM_Config_Module+0x394>)
 8000c32:	48b6      	ldr	r0, [pc, #728]	; (8000f0c <GSM_Config_Module+0x3c4>)
 8000c34:	4bab      	ldr	r3, [pc, #684]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000c36:	9303      	str	r3, [sp, #12]
 8000c38:	2305      	movs	r3, #5
 8000c3a:	9302      	str	r3, [sp, #8]
 8000c3c:	4baf      	ldr	r3, [pc, #700]	; (8000efc <GSM_Config_Module+0x3b4>)
 8000c3e:	9301      	str	r3, [sp, #4]
 8000c40:	4ba5      	ldr	r3, [pc, #660]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	0023      	movs	r3, r4
 8000c46:	f000 fc4d 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000c4a:	e190      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 5:
            SEGGER_RTT_printf(0,"AT Test 1: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d101      	bne.n	8000c58 <GSM_Config_Module+0x110>
 8000c54:	4ba5      	ldr	r3, [pc, #660]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000c56:	e000      	b.n	8000c5a <GSM_Config_Module+0x112>
 8000c58:	4ba5      	ldr	r3, [pc, #660]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000c5a:	49ad      	ldr	r1, [pc, #692]	; (8000f10 <GSM_Config_Module+0x3c8>)
 8000c5c:	001a      	movs	r2, r3
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f001 fa34 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT\r\n", "OK\r\n","","ERROR","",3000,5,GSM_Config_Module);
 8000c64:	4c9b      	ldr	r4, [pc, #620]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000c66:	4a9c      	ldr	r2, [pc, #624]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000c68:	499c      	ldr	r1, [pc, #624]	; (8000edc <GSM_Config_Module+0x394>)
 8000c6a:	48a8      	ldr	r0, [pc, #672]	; (8000f0c <GSM_Config_Module+0x3c4>)
 8000c6c:	4b9d      	ldr	r3, [pc, #628]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000c6e:	9303      	str	r3, [sp, #12]
 8000c70:	2305      	movs	r3, #5
 8000c72:	9302      	str	r3, [sp, #8]
 8000c74:	4b9c      	ldr	r3, [pc, #624]	; (8000ee8 <GSM_Config_Module+0x3a0>)
 8000c76:	9301      	str	r3, [sp, #4]
 8000c78:	4b97      	ldr	r3, [pc, #604]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	0023      	movs	r3, r4
 8000c7e:	f000 fc31 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000c82:	e174      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 6:
            SEGGER_RTT_printf(0,"AT Test 2: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000c84:	1dfb      	adds	r3, r7, #7
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d101      	bne.n	8000c90 <GSM_Config_Module+0x148>
 8000c8c:	4b97      	ldr	r3, [pc, #604]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000c8e:	e000      	b.n	8000c92 <GSM_Config_Module+0x14a>
 8000c90:	4b97      	ldr	r3, [pc, #604]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000c92:	49a0      	ldr	r1, [pc, #640]	; (8000f14 <GSM_Config_Module+0x3cc>)
 8000c94:	001a      	movs	r2, r3
 8000c96:	2000      	movs	r0, #0
 8000c98:	f001 fa18 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+QCFG=\"urc/ri/smsincoming\",\"pulse\",2000\r\n", "OK\r\n","","ERROR","",10000,2,GSM_Config_Module);
 8000c9c:	4c8d      	ldr	r4, [pc, #564]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000c9e:	4a8e      	ldr	r2, [pc, #568]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000ca0:	498e      	ldr	r1, [pc, #568]	; (8000edc <GSM_Config_Module+0x394>)
 8000ca2:	489d      	ldr	r0, [pc, #628]	; (8000f18 <GSM_Config_Module+0x3d0>)
 8000ca4:	4b8f      	ldr	r3, [pc, #572]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000ca6:	9303      	str	r3, [sp, #12]
 8000ca8:	2302      	movs	r3, #2
 8000caa:	9302      	str	r3, [sp, #8]
 8000cac:	4b9b      	ldr	r3, [pc, #620]	; (8000f1c <GSM_Config_Module+0x3d4>)
 8000cae:	9301      	str	r3, [sp, #4]
 8000cb0:	4b89      	ldr	r3, [pc, #548]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	0023      	movs	r3, r4
 8000cb6:	f000 fc15 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000cba:	e158      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 7:
            SEGGER_RTT_printf(0,"Set URC Ringtype: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000cbc:	1dfb      	adds	r3, r7, #7
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d101      	bne.n	8000cc8 <GSM_Config_Module+0x180>
 8000cc4:	4b89      	ldr	r3, [pc, #548]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000cc6:	e000      	b.n	8000cca <GSM_Config_Module+0x182>
 8000cc8:	4b89      	ldr	r3, [pc, #548]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000cca:	4995      	ldr	r1, [pc, #596]	; (8000f20 <GSM_Config_Module+0x3d8>)
 8000ccc:	001a      	movs	r2, r3
 8000cce:	2000      	movs	r0, #0
 8000cd0:	f001 f9fc 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+CNMI=2,1,0,0,0\r\n", "OK\r\n","","ERROR","",10000,3,GSM_Config_Module);
 8000cd4:	4c7f      	ldr	r4, [pc, #508]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000cd6:	4a80      	ldr	r2, [pc, #512]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000cd8:	4980      	ldr	r1, [pc, #512]	; (8000edc <GSM_Config_Module+0x394>)
 8000cda:	4892      	ldr	r0, [pc, #584]	; (8000f24 <GSM_Config_Module+0x3dc>)
 8000cdc:	4b81      	ldr	r3, [pc, #516]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000cde:	9303      	str	r3, [sp, #12]
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	9302      	str	r3, [sp, #8]
 8000ce4:	4b8d      	ldr	r3, [pc, #564]	; (8000f1c <GSM_Config_Module+0x3d4>)
 8000ce6:	9301      	str	r3, [sp, #4]
 8000ce8:	4b7b      	ldr	r3, [pc, #492]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	0023      	movs	r3, r4
 8000cee:	f000 fbf9 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000cf2:	e13c      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 8:
            SEGGER_RTT_printf(0,"Config SMS event report: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000cf4:	1dfb      	adds	r3, r7, #7
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d101      	bne.n	8000d00 <GSM_Config_Module+0x1b8>
 8000cfc:	4b7b      	ldr	r3, [pc, #492]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000cfe:	e000      	b.n	8000d02 <GSM_Config_Module+0x1ba>
 8000d00:	4b7b      	ldr	r3, [pc, #492]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000d02:	4989      	ldr	r1, [pc, #548]	; (8000f28 <GSM_Config_Module+0x3e0>)
 8000d04:	001a      	movs	r2, r3
 8000d06:	2000      	movs	r0, #0
 8000d08:	f001 f9e0 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+CMGF=1\r\n", "OK\r\n","","ERROR","",5000,5,GSM_Config_Module);
 8000d0c:	4c71      	ldr	r4, [pc, #452]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000d0e:	4a72      	ldr	r2, [pc, #456]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d10:	4972      	ldr	r1, [pc, #456]	; (8000edc <GSM_Config_Module+0x394>)
 8000d12:	4886      	ldr	r0, [pc, #536]	; (8000f2c <GSM_Config_Module+0x3e4>)
 8000d14:	4b73      	ldr	r3, [pc, #460]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000d16:	9303      	str	r3, [sp, #12]
 8000d18:	2305      	movs	r3, #5
 8000d1a:	9302      	str	r3, [sp, #8]
 8000d1c:	4b84      	ldr	r3, [pc, #528]	; (8000f30 <GSM_Config_Module+0x3e8>)
 8000d1e:	9301      	str	r3, [sp, #4]
 8000d20:	4b6d      	ldr	r3, [pc, #436]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d22:	9300      	str	r3, [sp, #0]
 8000d24:	0023      	movs	r3, r4
 8000d26:	f000 fbdd 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000d2a:	e120      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 9:
            SEGGER_RTT_printf(0,"Set SMS Format to Text mode: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000d2c:	1dfb      	adds	r3, r7, #7
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <GSM_Config_Module+0x1f0>
 8000d34:	4b6d      	ldr	r3, [pc, #436]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000d36:	e000      	b.n	8000d3a <GSM_Config_Module+0x1f2>
 8000d38:	4b6d      	ldr	r3, [pc, #436]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000d3a:	497e      	ldr	r1, [pc, #504]	; (8000f34 <GSM_Config_Module+0x3ec>)
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2000      	movs	r0, #0
 8000d40:	f001 f9c4 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT\r\n", "OK\r\n","","ERROR","",3000,5,GSM_Config_Module);
 8000d44:	4c63      	ldr	r4, [pc, #396]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000d46:	4a64      	ldr	r2, [pc, #400]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d48:	4964      	ldr	r1, [pc, #400]	; (8000edc <GSM_Config_Module+0x394>)
 8000d4a:	4870      	ldr	r0, [pc, #448]	; (8000f0c <GSM_Config_Module+0x3c4>)
 8000d4c:	4b65      	ldr	r3, [pc, #404]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000d4e:	9303      	str	r3, [sp, #12]
 8000d50:	2305      	movs	r3, #5
 8000d52:	9302      	str	r3, [sp, #8]
 8000d54:	4b64      	ldr	r3, [pc, #400]	; (8000ee8 <GSM_Config_Module+0x3a0>)
 8000d56:	9301      	str	r3, [sp, #4]
 8000d58:	4b5f      	ldr	r3, [pc, #380]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	0023      	movs	r3, r4
 8000d5e:	f000 fbc1 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000d62:	e104      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 10:
            SEGGER_RTT_printf(0,"AT Test: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000d64:	1dfb      	adds	r3, r7, #7
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <GSM_Config_Module+0x228>
 8000d6c:	4b5f      	ldr	r3, [pc, #380]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000d6e:	e000      	b.n	8000d72 <GSM_Config_Module+0x22a>
 8000d70:	4b5f      	ldr	r3, [pc, #380]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000d72:	4971      	ldr	r1, [pc, #452]	; (8000f38 <GSM_Config_Module+0x3f0>)
 8000d74:	001a      	movs	r2, r3
 8000d76:	2000      	movs	r0, #0
 8000d78:	f001 f9a8 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+CGSN\r\n", "OK\r\n","","ERROR","",8000,5,GSM_Config_Module);
 8000d7c:	4c55      	ldr	r4, [pc, #340]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000d7e:	4a56      	ldr	r2, [pc, #344]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d80:	4956      	ldr	r1, [pc, #344]	; (8000edc <GSM_Config_Module+0x394>)
 8000d82:	486e      	ldr	r0, [pc, #440]	; (8000f3c <GSM_Config_Module+0x3f4>)
 8000d84:	4b57      	ldr	r3, [pc, #348]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000d86:	9303      	str	r3, [sp, #12]
 8000d88:	2305      	movs	r3, #5
 8000d8a:	9302      	str	r3, [sp, #8]
 8000d8c:	23fa      	movs	r3, #250	; 0xfa
 8000d8e:	015b      	lsls	r3, r3, #5
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	4b51      	ldr	r3, [pc, #324]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	0023      	movs	r3, r4
 8000d98:	f000 fba4 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000d9c:	e0e7      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 11:
        	// IMEI: International Mobile Equipment Identity
            SEGGER_RTT_printf(0,"Get IMEI: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d101      	bne.n	8000daa <GSM_Config_Module+0x262>
 8000da6:	4b51      	ldr	r3, [pc, #324]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000da8:	e000      	b.n	8000dac <GSM_Config_Module+0x264>
 8000daa:	4b51      	ldr	r3, [pc, #324]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000dac:	4964      	ldr	r1, [pc, #400]	; (8000f40 <GSM_Config_Module+0x3f8>)
 8000dae:	001a      	movs	r2, r3
 8000db0:	2000      	movs	r0, #0
 8000db2:	f001 f98b 	bl	80020cc <SEGGER_RTT_printf>
            uint8_t Max_IMEI_Length = 16;
 8000db6:	2517      	movs	r5, #23
 8000db8:	197b      	adds	r3, r7, r5
 8000dba:	2210      	movs	r2, #16
 8000dbc:	701a      	strb	r2, [r3, #0]
            uint8_t IMEI_Buffer[15] = {0};
 8000dbe:	2408      	movs	r4, #8
 8000dc0:	193b      	adds	r3, r7, r4
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	220b      	movs	r2, #11
 8000dca:	2100      	movs	r1, #0
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f004 f8b8 	bl	8004f42 <memset>
            if(event == GSM_EVENT_OK)
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d120      	bne.n	8000e1c <GSM_Config_Module+0x2d4>
            {
            	GSM_Utilities_Get_IMEI( Resp_Buffer, IMEI_Buffer, Max_IMEI_Length);
 8000dda:	197b      	adds	r3, r7, r5
 8000ddc:	781a      	ldrb	r2, [r3, #0]
 8000dde:	1939      	adds	r1, r7, r4
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	0018      	movs	r0, r3
 8000de4:	f000 fbe6 	bl	80015b4 <GSM_Utilities_Get_IMEI>
            	SEGGER_RTT_printf(0,"IMEI code: ");
 8000de8:	4b56      	ldr	r3, [pc, #344]	; (8000f44 <GSM_Config_Module+0x3fc>)
 8000dea:	0019      	movs	r1, r3
 8000dec:	2000      	movs	r0, #0
 8000dee:	f001 f96d 	bl	80020cc <SEGGER_RTT_printf>
                SEGGER_RTT_PrintBuffer(IMEI_Buffer,sizeof(IMEI_Buffer));
 8000df2:	193b      	adds	r3, r7, r4
 8000df4:	210f      	movs	r1, #15
 8000df6:	0018      	movs	r0, r3
 8000df8:	f000 fc20 	bl	800163c <SEGGER_RTT_PrintBuffer>
                if(strlen((char*)IMEI_Buffer) < 15)
 8000dfc:	193b      	adds	r3, r7, r4
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f7ff f982 	bl	8000108 <strlen>
 8000e04:	0003      	movs	r3, r0
 8000e06:	2b0e      	cmp	r3, #14
 8000e08:	d808      	bhi.n	8000e1c <GSM_Config_Module+0x2d4>
                {
                    SEGGER_RTT_printf(0,"IMEI Invalid!\r\n");
 8000e0a:	4b4f      	ldr	r3, [pc, #316]	; (8000f48 <GSM_Config_Module+0x400>)
 8000e0c:	0019      	movs	r1, r3
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f001 f95c 	bl	80020cc <SEGGER_RTT_printf>
                    GSM_Manager_ChangeState(GSM_STATE_RESET); 
 8000e14:	2001      	movs	r0, #1
 8000e16:	f000 f911 	bl	800103c <GSM_Manager_ChangeState>
 8000e1a:	e0ae      	b.n	8000f7a <GSM_Config_Module+0x432>
                    return;
                }
            }
            GSM_SendCommand_AT("AT+CIMI\r\n", "OK\r\n","","ERROR","",1000,5,GSM_Config_Module);
 8000e1c:	4c2d      	ldr	r4, [pc, #180]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000e1e:	4a2e      	ldr	r2, [pc, #184]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000e20:	492e      	ldr	r1, [pc, #184]	; (8000edc <GSM_Config_Module+0x394>)
 8000e22:	484a      	ldr	r0, [pc, #296]	; (8000f4c <GSM_Config_Module+0x404>)
 8000e24:	4b2f      	ldr	r3, [pc, #188]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000e26:	9303      	str	r3, [sp, #12]
 8000e28:	2305      	movs	r3, #5
 8000e2a:	9302      	str	r3, [sp, #8]
 8000e2c:	23fa      	movs	r3, #250	; 0xfa
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	9301      	str	r3, [sp, #4]
 8000e32:	4b29      	ldr	r3, [pc, #164]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	0023      	movs	r3, r4
 8000e38:	f000 fb54 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000e3c:	e097      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 12:
        	// IMSI: International Mobile Subscriber Identity
            SEGGER_RTT_printf(0,"Get SIM IMSI: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000e3e:	1dfb      	adds	r3, r7, #7
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d101      	bne.n	8000e4a <GSM_Config_Module+0x302>
 8000e46:	4b29      	ldr	r3, [pc, #164]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000e48:	e000      	b.n	8000e4c <GSM_Config_Module+0x304>
 8000e4a:	4b29      	ldr	r3, [pc, #164]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000e4c:	4940      	ldr	r1, [pc, #256]	; (8000f50 <GSM_Config_Module+0x408>)
 8000e4e:	001a      	movs	r2, r3
 8000e50:	2000      	movs	r0, #0
 8000e52:	f001 f93b 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+QCCID\r\n", "QCCID","OK\r\n","ERROR","",3000,3,GSM_Config_Module);
 8000e56:	4c1f      	ldr	r4, [pc, #124]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000e58:	4a20      	ldr	r2, [pc, #128]	; (8000edc <GSM_Config_Module+0x394>)
 8000e5a:	493e      	ldr	r1, [pc, #248]	; (8000f54 <GSM_Config_Module+0x40c>)
 8000e5c:	483e      	ldr	r0, [pc, #248]	; (8000f58 <GSM_Config_Module+0x410>)
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000e60:	9303      	str	r3, [sp, #12]
 8000e62:	2303      	movs	r3, #3
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	4b20      	ldr	r3, [pc, #128]	; (8000ee8 <GSM_Config_Module+0x3a0>)
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	0023      	movs	r3, r4
 8000e70:	f000 fb38 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000e74:	e07b      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 13:
            //ICCID: Integrated Circuit Card Identifier
            SEGGER_RTT_printf(0,"Get ICCID: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000e76:	1dfb      	adds	r3, r7, #7
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d101      	bne.n	8000e82 <GSM_Config_Module+0x33a>
 8000e7e:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000e80:	e000      	b.n	8000e84 <GSM_Config_Module+0x33c>
 8000e82:	4b1b      	ldr	r3, [pc, #108]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000e84:	4935      	ldr	r1, [pc, #212]	; (8000f5c <GSM_Config_Module+0x414>)
 8000e86:	001a      	movs	r2, r3
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f001 f91f 	bl	80020cc <SEGGER_RTT_printf>
            GSM_SendCommand_AT("AT+CPIN?\r\n","+CPIN: READY\r\n","OK\r\n","ERROR","",3000,3,GSM_Config_Module);
 8000e8e:	4c11      	ldr	r4, [pc, #68]	; (8000ed4 <GSM_Config_Module+0x38c>)
 8000e90:	4a12      	ldr	r2, [pc, #72]	; (8000edc <GSM_Config_Module+0x394>)
 8000e92:	4933      	ldr	r1, [pc, #204]	; (8000f60 <GSM_Config_Module+0x418>)
 8000e94:	4833      	ldr	r0, [pc, #204]	; (8000f64 <GSM_Config_Module+0x41c>)
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <GSM_Config_Module+0x39c>)
 8000e98:	9303      	str	r3, [sp, #12]
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	9302      	str	r3, [sp, #8]
 8000e9e:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <GSM_Config_Module+0x3a0>)
 8000ea0:	9301      	str	r3, [sp, #4]
 8000ea2:	4b0d      	ldr	r3, [pc, #52]	; (8000ed8 <GSM_Config_Module+0x390>)
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	0023      	movs	r3, r4
 8000ea8:	f000 fb1c 	bl	80014e4 <GSM_SendCommand_AT>
            break;
 8000eac:	e05f      	b.n	8000f6e <GSM_Config_Module+0x426>
        case 14:
            //CPIN: SIM card pin state
            SEGGER_RTT_printf(0,"CPIN READY: %s.\r\n",(event == GSM_EVENT_OK)?"OK":"FAIL");
 8000eae:	1dfb      	adds	r3, r7, #7
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <GSM_Config_Module+0x372>
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <GSM_Config_Module+0x3a4>)
 8000eb8:	e000      	b.n	8000ebc <GSM_Config_Module+0x374>
 8000eba:	4b0d      	ldr	r3, [pc, #52]	; (8000ef0 <GSM_Config_Module+0x3a8>)
 8000ebc:	492a      	ldr	r1, [pc, #168]	; (8000f68 <GSM_Config_Module+0x420>)
 8000ebe:	001a      	movs	r2, r3
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f001 f903 	bl	80020cc <SEGGER_RTT_printf>
            //GSM_SendCommand_AT("AT+CPIN\r\n","+CPIN: READY\r\n","OK\r\n","ERROR","",3000,3,GSM_Config_Module);


            break;
 8000ec6:	e052      	b.n	8000f6e <GSM_Config_Module+0x426>
 8000ec8:	20000390 	.word	0x20000390
 8000ecc:	080053bc 	.word	0x080053bc
 8000ed0:	0800509c 	.word	0x0800509c
 8000ed4:	080050b4 	.word	0x080050b4
 8000ed8:	080050bc 	.word	0x080050bc
 8000edc:	080050c0 	.word	0x080050c0
 8000ee0:	080050c8 	.word	0x080050c8
 8000ee4:	08000b49 	.word	0x08000b49
 8000ee8:	00000bb8 	.word	0x00000bb8
 8000eec:	080050d0 	.word	0x080050d0
 8000ef0:	080050d4 	.word	0x080050d4
 8000ef4:	080050dc 	.word	0x080050dc
 8000ef8:	080050f0 	.word	0x080050f0
 8000efc:	00001770 	.word	0x00001770
 8000f00:	080050fc 	.word	0x080050fc
 8000f04:	08005120 	.word	0x08005120
 8000f08:	08005128 	.word	0x08005128
 8000f0c:	08005140 	.word	0x08005140
 8000f10:	08005148 	.word	0x08005148
 8000f14:	0800515c 	.word	0x0800515c
 8000f18:	08005170 	.word	0x08005170
 8000f1c:	00002710 	.word	0x00002710
 8000f20:	0800519c 	.word	0x0800519c
 8000f24:	080051b4 	.word	0x080051b4
 8000f28:	080051c8 	.word	0x080051c8
 8000f2c:	080051e8 	.word	0x080051e8
 8000f30:	00001388 	.word	0x00001388
 8000f34:	080051f4 	.word	0x080051f4
 8000f38:	08005218 	.word	0x08005218
 8000f3c:	08005228 	.word	0x08005228
 8000f40:	08005234 	.word	0x08005234
 8000f44:	08005244 	.word	0x08005244
 8000f48:	08005250 	.word	0x08005250
 8000f4c:	08005260 	.word	0x08005260
 8000f50:	0800526c 	.word	0x0800526c
 8000f54:	08005280 	.word	0x08005280
 8000f58:	08005288 	.word	0x08005288
 8000f5c:	08005294 	.word	0x08005294
 8000f60:	080052a8 	.word	0x080052a8
 8000f64:	080052b8 	.word	0x080052b8
 8000f68:	080052c4 	.word	0x080052c4
    default:

        break;
 8000f6c:	46c0      	nop			; (mov r8, r8)
    }
    GSM_Manager.step++;
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <GSM_Config_Module+0x438>)
 8000f70:	785b      	ldrb	r3, [r3, #1]
 8000f72:	3301      	adds	r3, #1
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4b02      	ldr	r3, [pc, #8]	; (8000f80 <GSM_Config_Module+0x438>)
 8000f78:	705a      	strb	r2, [r3, #1]
}
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b006      	add	sp, #24
 8000f7e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f80:	20000390 	.word	0x20000390

08000f84 <GSM_mnr_task>:
void GSM_mnr_task(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    GSM_Hardware_Layer_Run();
 8000f88:	f000 f87e 	bl	8001088 <GSM_Hardware_Layer_Run>
    Polling_GSM_StateMachine();
 8000f8c:	f000 f804 	bl	8000f98 <Polling_GSM_StateMachine>
}
 8000f90:	46c0      	nop			; (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <Polling_GSM_StateMachine>:
void Polling_GSM_StateMachine (void)
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b087      	sub	sp, #28
 8000f9c:	af04      	add	r7, sp, #16
    static uint32_t last_tick = 0;
    uint32_t current_tick = sys_get_tick_ms();
 8000f9e:	f000 fb01 	bl	80015a4 <sys_get_tick_ms>
 8000fa2:	0003      	movs	r3, r0
 8000fa4:	607b      	str	r3, [r7, #4]
    if(current_tick - last_tick >= (uint32_t)1000)
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <Polling_GSM_StateMachine+0x84>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	1ad2      	subs	r2, r2, r3
 8000fae:	23fa      	movs	r3, #250	; 0xfa
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d32b      	bcc.n	800100e <Polling_GSM_StateMachine+0x76>
    {
        last_tick = current_tick;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <Polling_GSM_StateMachine+0x84>)
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	601a      	str	r2, [r3, #0]
        switch (GSM_Manager.state)
 8000fbc:	4b18      	ldr	r3, [pc, #96]	; (8001020 <Polling_GSM_StateMachine+0x88>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d004      	beq.n	8000fce <Polling_GSM_StateMachine+0x36>
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d119      	bne.n	8000ffc <Polling_GSM_StateMachine+0x64>
        {
            case GSM_STATE_RESET:
                GSM_Turn_on_Power();
 8000fc8:	f000 f9e2 	bl	8001390 <GSM_Turn_on_Power>
                break;
 8000fcc:	e022      	b.n	8001014 <Polling_GSM_StateMachine+0x7c>
            case GSM_STATE_POWER_ON:
                if(GSM_Manager.step == 0)
 8000fce:	4b14      	ldr	r3, [pc, #80]	; (8001020 <Polling_GSM_StateMachine+0x88>)
 8000fd0:	785b      	ldrb	r3, [r3, #1]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d11d      	bne.n	8001012 <Polling_GSM_StateMachine+0x7a>
                {
                    GSM_Manager.step = 1;
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <Polling_GSM_StateMachine+0x88>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	705a      	strb	r2, [r3, #1]
                    GSM_SendCommand_AT("ATV1\r\n", "OK\r\n","","","",3000,5,GSM_Config_Module);
 8000fdc:	4c11      	ldr	r4, [pc, #68]	; (8001024 <Polling_GSM_StateMachine+0x8c>)
 8000fde:	4a11      	ldr	r2, [pc, #68]	; (8001024 <Polling_GSM_StateMachine+0x8c>)
 8000fe0:	4911      	ldr	r1, [pc, #68]	; (8001028 <Polling_GSM_StateMachine+0x90>)
 8000fe2:	4812      	ldr	r0, [pc, #72]	; (800102c <Polling_GSM_StateMachine+0x94>)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <Polling_GSM_StateMachine+0x98>)
 8000fe6:	9303      	str	r3, [sp, #12]
 8000fe8:	2305      	movs	r3, #5
 8000fea:	9302      	str	r3, [sp, #8]
 8000fec:	4b11      	ldr	r3, [pc, #68]	; (8001034 <Polling_GSM_StateMachine+0x9c>)
 8000fee:	9301      	str	r3, [sp, #4]
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <Polling_GSM_StateMachine+0x8c>)
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	0023      	movs	r3, r4
 8000ff6:	f000 fa75 	bl	80014e4 <GSM_SendCommand_AT>
                }
                break;
 8000ffa:	e00a      	b.n	8001012 <Polling_GSM_StateMachine+0x7a>

            default:
                SEGGER_RTT_printf(0,"Unhandled state %d.\r\n", GSM_Manager.state);
 8000ffc:	4b08      	ldr	r3, [pc, #32]	; (8001020 <Polling_GSM_StateMachine+0x88>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	001a      	movs	r2, r3
 8001002:	4b0d      	ldr	r3, [pc, #52]	; (8001038 <Polling_GSM_StateMachine+0xa0>)
 8001004:	0019      	movs	r1, r3
 8001006:	2000      	movs	r0, #0
 8001008:	f001 f860 	bl	80020cc <SEGGER_RTT_printf>
                break;
 800100c:	e002      	b.n	8001014 <Polling_GSM_StateMachine+0x7c>
        }
    }
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	e000      	b.n	8001014 <Polling_GSM_StateMachine+0x7c>
                break;
 8001012:	46c0      	nop			; (mov r8, r8)
}
 8001014:	46c0      	nop			; (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b003      	add	sp, #12
 800101a:	bd90      	pop	{r4, r7, pc}
 800101c:	20000094 	.word	0x20000094
 8001020:	20000390 	.word	0x20000390
 8001024:	080050bc 	.word	0x080050bc
 8001028:	080050c0 	.word	0x080050c0
 800102c:	080052d8 	.word	0x080052d8
 8001030:	08000b49 	.word	0x08000b49
 8001034:	00000bb8 	.word	0x00000bb8
 8001038:	080052e0 	.word	0x080052e0

0800103c <GSM_Manager_ChangeState>:
void GSM_Manager_ChangeState(uint8_t state)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	0002      	movs	r2, r0
 8001044:	1dfb      	adds	r3, r7, #7
 8001046:	701a      	strb	r2, [r3, #0]
    GSM_Manager.state = state;
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <GSM_Manager_ChangeState+0x24>)
 800104a:	1dfa      	adds	r2, r7, #7
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	701a      	strb	r2, [r3, #0]
    GSM_Manager.step = 0;
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <GSM_Manager_ChangeState+0x24>)
 8001052:	2200      	movs	r2, #0
 8001054:	705a      	strb	r2, [r3, #1]
}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	20000390 	.word	0x20000390

08001064 <GMS_Hardware_Init>:
uint8_t *p_compare_end_str_error_handle;

static GSM_Hardware_atc_TypDef m_gsm_atc;

void GMS_Hardware_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	//Init SEGGER RTT Debug
	SEGGER_RTT_Init();
 8001068:	f000 fca6 	bl	80019b8 <SEGGER_RTT_Init>
	// Cap phat bo nho cho RxRingBuffer
	RingBuffer_Init(&Rx_Buffer, 100);
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <GMS_Hardware_Init+0x20>)
 800106e:	2164      	movs	r1, #100	; 0x64
 8001070:	0018      	movs	r0, r3
 8001072:	f001 f844 	bl	80020fe <RingBuffer_Init>
	// Set default GMS State to GMS_STATE_RESET
	GSM_Manager_ChangeState(GSM_STATE_RESET);
 8001076:	2001      	movs	r0, #1
 8001078:	f7ff ffe0 	bl	800103c <GSM_Manager_ChangeState>
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	200003a4 	.word	0x200003a4

08001088 <GSM_Hardware_Layer_Run>:
void GSM_Hardware_Layer_Run(void)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
	static uint32_t LastTick = 0;
	uint32_t Current_Tick = sys_get_tick_ms();
 800108e:	f000 fa89 	bl	80015a4 <sys_get_tick_ms>
 8001092:	0003      	movs	r3, r0
 8001094:	60bb      	str	r3, [r7, #8]

	if(Current_Tick - LastTick < (uint32_t)5)
 8001096:	4bb1      	ldr	r3, [pc, #708]	; (800135c <GSM_Hardware_Layer_Run+0x2d4>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d800      	bhi.n	80010a4 <GSM_Hardware_Layer_Run+0x1c>
 80010a2:	e156      	b.n	8001352 <GSM_Hardware_Layer_Run+0x2ca>
	{
		return;
	}
	uint32_t diff = sys_get_tick_ms() - m_gsm_atc.atc.Last_time_send_atc_ms;
 80010a4:	f000 fa7e 	bl	80015a4 <sys_get_tick_ms>
 80010a8:	0002      	movs	r2, r0
 80010aa:	4bad      	ldr	r3, [pc, #692]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	607b      	str	r3, [r7, #4]
	if(m_gsm_atc.atc.Timeout_atc_ms && diff >= m_gsm_atc.atc.Timeout_atc_ms)
 80010b2:	4bab      	ldr	r3, [pc, #684]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d05c      	beq.n	8001174 <GSM_Hardware_Layer_Run+0xec>
 80010ba:	4ba9      	ldr	r3, [pc, #676]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010bc:	695b      	ldr	r3, [r3, #20]
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d357      	bcc.n	8001174 <GSM_Hardware_Layer_Run+0xec>
	{
		if(--m_gsm_atc.atc.Retry_Count_atc <= 0)
 80010c4:	4ba6      	ldr	r3, [pc, #664]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010c6:	7f1b      	ldrb	r3, [r3, #28]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4ba4      	ldr	r3, [pc, #656]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010ce:	771a      	strb	r2, [r3, #28]
 80010d0:	4ba3      	ldr	r3, [pc, #652]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010d2:	7f1b      	ldrb	r3, [r3, #28]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d117      	bne.n	8001108 <GSM_Hardware_Layer_Run+0x80>
		{
			m_gsm_atc.atc.Timeout_atc_ms = 0;
 80010d8:	4ba1      	ldr	r3, [pc, #644]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
			if(m_gsm_atc.atc.Send_at_Callback != NULL)
 80010de:	4aa0      	ldr	r2, [pc, #640]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010e0:	2390      	movs	r3, #144	; 0x90
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	58d3      	ldr	r3, [r2, r3]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d006      	beq.n	80010f8 <GSM_Hardware_Layer_Run+0x70>
			{
				m_gsm_atc.atc.Send_at_Callback(GSM_EVENT_TIMEOUT,NULL);
 80010ea:	4a9d      	ldr	r2, [pc, #628]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80010ec:	2390      	movs	r3, #144	; 0x90
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	58d3      	ldr	r3, [r2, r3]
 80010f2:	2100      	movs	r1, #0
 80010f4:	2001      	movs	r0, #1
 80010f6:	4798      	blx	r3
			}
			memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 80010f8:	2381      	movs	r3, #129	; 0x81
 80010fa:	005a      	lsls	r2, r3, #1
 80010fc:	4b99      	ldr	r3, [pc, #612]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 80010fe:	2100      	movs	r1, #0
 8001100:	0018      	movs	r0, r3
 8001102:	f003 ff1e 	bl	8004f42 <memset>
 8001106:	e035      	b.n	8001174 <GSM_Hardware_Layer_Run+0xec>
		}
		else
		{
			SEGGER_RTT_printf(0,"Retry send ATC %d.\r\n",m_gsm_atc.atc.Retry_Count_atc);
 8001108:	4b95      	ldr	r3, [pc, #596]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800110a:	7f1b      	ldrb	r3, [r3, #28]
 800110c:	001a      	movs	r2, r3
 800110e:	4b96      	ldr	r3, [pc, #600]	; (8001368 <GSM_Hardware_Layer_Run+0x2e0>)
 8001110:	0019      	movs	r1, r3
 8001112:	2000      	movs	r0, #0
 8001114:	f000 ffda 	bl	80020cc <SEGGER_RTT_printf>
			SEGGER_RTT_printf(0,"%d\r\n",m_gsm_atc.atc.Recv_Buffer.index);
 8001118:	4a91      	ldr	r2, [pc, #580]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800111a:	238f      	movs	r3, #143	; 0x8f
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	5ad3      	ldrh	r3, [r2, r3]
 8001120:	001a      	movs	r2, r3
 8001122:	4b92      	ldr	r3, [pc, #584]	; (800136c <GSM_Hardware_Layer_Run+0x2e4>)
 8001124:	0019      	movs	r1, r3
 8001126:	2000      	movs	r0, #0
 8001128:	f000 ffd0 	bl	80020cc <SEGGER_RTT_printf>
			SEGGER_RTT_PrintBuffer(m_gsm_atc.atc.Recv_Buffer.u8Buffer,m_gsm_atc.atc.Recv_Buffer.index);
 800112c:	4a8c      	ldr	r2, [pc, #560]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800112e:	238f      	movs	r3, #143	; 0x8f
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	5ad3      	ldrh	r3, [r2, r3]
 8001134:	001a      	movs	r2, r3
 8001136:	4b8b      	ldr	r3, [pc, #556]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001138:	0011      	movs	r1, r2
 800113a:	0018      	movs	r0, r3
 800113c:	f000 fa7e 	bl	800163c <SEGGER_RTT_PrintBuffer>
			m_gsm_atc.atc.Last_time_send_atc_ms = sys_get_tick_ms();
 8001140:	f000 fa30 	bl	80015a4 <sys_get_tick_ms>
 8001144:	0002      	movs	r2, r0
 8001146:	4b86      	ldr	r3, [pc, #536]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001148:	619a      	str	r2, [r3, #24]
			memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 800114a:	2381      	movs	r3, #129	; 0x81
 800114c:	005a      	lsls	r2, r3, #1
 800114e:	4b85      	ldr	r3, [pc, #532]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001150:	2100      	movs	r1, #0
 8001152:	0018      	movs	r0, r3
 8001154:	f003 fef5 	bl	8004f42 <memset>
			HAL_UART_Transmit(&huart1, (uint8_t*) m_gsm_atc.atc.cmd, strlen(m_gsm_atc.atc.cmd), 200);
 8001158:	4b81      	ldr	r3, [pc, #516]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800115a:	681c      	ldr	r4, [r3, #0]
 800115c:	4b80      	ldr	r3, [pc, #512]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	0018      	movs	r0, r3
 8001162:	f7fe ffd1 	bl	8000108 <strlen>
 8001166:	0003      	movs	r3, r0
 8001168:	b29a      	uxth	r2, r3
 800116a:	4881      	ldr	r0, [pc, #516]	; (8001370 <GSM_Hardware_Layer_Run+0x2e8>)
 800116c:	23c8      	movs	r3, #200	; 0xc8
 800116e:	0021      	movs	r1, r4
 8001170:	f002 fb54 	bl	800381c <HAL_UART_Transmit>
		}
	}
	RingBuffer_GetBuffer(&m_gsm_atc.atc.Recv_Buffer,&Rx_Buffer);
 8001174:	4a7f      	ldr	r2, [pc, #508]	; (8001374 <GSM_Hardware_Layer_Run+0x2ec>)
 8001176:	4b7b      	ldr	r3, [pc, #492]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001178:	0011      	movs	r1, r2
 800117a:	0018      	movs	r0, r3
 800117c:	f001 f844 	bl	8002208 <RingBuffer_GetBuffer>
	if(strlen(m_gsm_atc.atc.expect_resp) && strstr((char*)m_gsm_atc.atc.Recv_Buffer.u8Buffer, m_gsm_atc.atc.expect_resp))
 8001180:	4b77      	ldr	r3, [pc, #476]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d06a      	beq.n	8001260 <GSM_Hardware_Layer_Run+0x1d8>
 800118a:	4b75      	ldr	r3, [pc, #468]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	4b75      	ldr	r3, [pc, #468]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001190:	0011      	movs	r1, r2
 8001192:	0018      	movs	r0, r3
 8001194:	f003 ff4e 	bl	8005034 <strstr>
 8001198:	1e03      	subs	r3, r0, #0
 800119a:	d061      	beq.n	8001260 <GSM_Hardware_Layer_Run+0x1d8>
	{
		bool do_callback = true;
 800119c:	240f      	movs	r4, #15
 800119e:	193b      	adds	r3, r7, r4
 80011a0:	2201      	movs	r2, #1
 80011a2:	701a      	strb	r2, [r3, #0]
		if(m_gsm_atc.atc.expected_response_at_the_end && strlen(m_gsm_atc.atc.expected_response_at_the_end))
 80011a4:	4b6e      	ldr	r3, [pc, #440]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d03d      	beq.n	8001228 <GSM_Hardware_Layer_Run+0x1a0>
 80011ac:	4b6c      	ldr	r3, [pc, #432]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d038      	beq.n	8001228 <GSM_Hardware_Layer_Run+0x1a0>
		{
			Expect_len_compare = strlen(m_gsm_atc.atc.expected_response_at_the_end);
 80011b6:	4b6a      	ldr	r3, [pc, #424]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	0018      	movs	r0, r3
 80011bc:	f7fe ffa4 	bl	8000108 <strlen>
 80011c0:	0002      	movs	r2, r0
 80011c2:	4b6d      	ldr	r3, [pc, #436]	; (8001378 <GSM_Hardware_Layer_Run+0x2f0>)
 80011c4:	601a      	str	r2, [r3, #0]
			Current_Response_len = strlen((char*)m_gsm_atc.atc.Recv_Buffer.u8Buffer);
 80011c6:	4b67      	ldr	r3, [pc, #412]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 80011c8:	0018      	movs	r0, r3
 80011ca:	f7fe ff9d 	bl	8000108 <strlen>
 80011ce:	0002      	movs	r2, r0
 80011d0:	4b6a      	ldr	r3, [pc, #424]	; (800137c <GSM_Hardware_Layer_Run+0x2f4>)
 80011d2:	601a      	str	r2, [r3, #0]
			if(Expect_len_compare < Current_Response_len)
 80011d4:	4b68      	ldr	r3, [pc, #416]	; (8001378 <GSM_Hardware_Layer_Run+0x2f0>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b68      	ldr	r3, [pc, #416]	; (800137c <GSM_Hardware_Layer_Run+0x2f4>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d21f      	bcs.n	8001220 <GSM_Hardware_Layer_Run+0x198>
			{
				p_compare_end_str = &m_gsm_atc.atc.Recv_Buffer.u8Buffer[Current_Response_len - Expect_len_compare];
 80011e0:	4b66      	ldr	r3, [pc, #408]	; (800137c <GSM_Hardware_Layer_Run+0x2f4>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b64      	ldr	r3, [pc, #400]	; (8001378 <GSM_Hardware_Layer_Run+0x2f0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	3318      	adds	r3, #24
 80011ec:	001a      	movs	r2, r3
 80011ee:	4b5c      	ldr	r3, [pc, #368]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80011f0:	18d3      	adds	r3, r2, r3
 80011f2:	1d9a      	adds	r2, r3, #6
 80011f4:	4b62      	ldr	r3, [pc, #392]	; (8001380 <GSM_Hardware_Layer_Run+0x2f8>)
 80011f6:	601a      	str	r2, [r3, #0]
				if(memcmp(p_compare_end_str,m_gsm_atc.atc.expected_response_at_the_end,Expect_len_compare) == 0)
 80011f8:	4b61      	ldr	r3, [pc, #388]	; (8001380 <GSM_Hardware_Layer_Run+0x2f8>)
 80011fa:	6818      	ldr	r0, [r3, #0]
 80011fc:	4b58      	ldr	r3, [pc, #352]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80011fe:	6899      	ldr	r1, [r3, #8]
 8001200:	4b5d      	ldr	r3, [pc, #372]	; (8001378 <GSM_Hardware_Layer_Run+0x2f0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	001a      	movs	r2, r3
 8001206:	f003 fe85 	bl	8004f14 <memcmp>
 800120a:	1e03      	subs	r3, r0, #0
 800120c:	d103      	bne.n	8001216 <GSM_Hardware_Layer_Run+0x18e>
				{
					// Compare thành công đuôi Response
					do_callback = true;
 800120e:	193b      	adds	r3, r7, r4
 8001210:	2201      	movs	r2, #1
 8001212:	701a      	strb	r2, [r3, #0]
 8001214:	e008      	b.n	8001228 <GSM_Hardware_Layer_Run+0x1a0>
				}
				else
				{
					do_callback = false;
 8001216:	230f      	movs	r3, #15
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
 800121e:	e003      	b.n	8001228 <GSM_Hardware_Layer_Run+0x1a0>
				}
			}
			else
			{
				do_callback = false;
 8001220:	230f      	movs	r3, #15
 8001222:	18fb      	adds	r3, r7, r3
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
			}
		}
		if(do_callback == true)
 8001228:	230f      	movs	r3, #15
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d100      	bne.n	8001234 <GSM_Hardware_Layer_Run+0x1ac>
 8001232:	e087      	b.n	8001344 <GSM_Hardware_Layer_Run+0x2bc>
		{
			//m_gsm_atc.atc.Last_time_send_atc_ms = 0;
			m_gsm_atc.atc.Timeout_atc_ms = 0;
 8001234:	4b4a      	ldr	r3, [pc, #296]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001236:	2200      	movs	r2, #0
 8001238:	615a      	str	r2, [r3, #20]
			m_gsm_atc.atc.Retry_Count_atc = 0;
 800123a:	4b49      	ldr	r3, [pc, #292]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800123c:	2200      	movs	r2, #0
 800123e:	771a      	strb	r2, [r3, #28]
            //SEGGER_RTT_PrintBuffer(m_gsm_atc.atc.Recv_Buffer.u8Buffer, m_gsm_atc.atc.Recv_Buffer.index);
			m_gsm_atc.atc.Send_at_Callback(GSM_EVENT_OK,m_gsm_atc.atc.Recv_Buffer.u8Buffer);
 8001240:	4a47      	ldr	r2, [pc, #284]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001242:	2390      	movs	r3, #144	; 0x90
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	58d3      	ldr	r3, [r2, r3]
 8001248:	4a46      	ldr	r2, [pc, #280]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 800124a:	0011      	movs	r1, r2
 800124c:	2000      	movs	r0, #0
 800124e:	4798      	blx	r3
			memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 8001250:	2381      	movs	r3, #129	; 0x81
 8001252:	005a      	lsls	r2, r3, #1
 8001254:	4b43      	ldr	r3, [pc, #268]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001256:	2100      	movs	r1, #0
 8001258:	0018      	movs	r0, r3
 800125a:	f003 fe72 	bl	8004f42 <memset>
	{
 800125e:	e071      	b.n	8001344 <GSM_Hardware_Layer_Run+0x2bc>
		}

	}
	else if(strlen(m_gsm_atc.atc.expect_error) && strstr((char*)m_gsm_atc.atc.Recv_Buffer.u8Buffer, m_gsm_atc.atc.expect_error))
 8001260:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d06d      	beq.n	8001346 <GSM_Hardware_Layer_Run+0x2be>
 800126a:	4b3d      	ldr	r3, [pc, #244]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800126c:	68da      	ldr	r2, [r3, #12]
 800126e:	4b3d      	ldr	r3, [pc, #244]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 8001270:	0011      	movs	r1, r2
 8001272:	0018      	movs	r0, r3
 8001274:	f003 fede 	bl	8005034 <strstr>
 8001278:	1e03      	subs	r3, r0, #0
 800127a:	d064      	beq.n	8001346 <GSM_Hardware_Layer_Run+0x2be>
	{
		bool do_callback = true;
 800127c:	240e      	movs	r4, #14
 800127e:	193b      	adds	r3, r7, r4
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
		if(m_gsm_atc.atc.expect_error_at_the_end && strlen(m_gsm_atc.atc.expect_error_at_the_end))
 8001284:	4b36      	ldr	r3, [pc, #216]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001286:	691b      	ldr	r3, [r3, #16]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d03d      	beq.n	8001308 <GSM_Hardware_Layer_Run+0x280>
 800128c:	4b34      	ldr	r3, [pc, #208]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800128e:	691b      	ldr	r3, [r3, #16]
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d038      	beq.n	8001308 <GSM_Hardware_Layer_Run+0x280>
		{
			Expect_len_compare_error_handle = strlen(m_gsm_atc.atc.expect_error_at_the_end);
 8001296:	4b32      	ldr	r3, [pc, #200]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	0018      	movs	r0, r3
 800129c:	f7fe ff34 	bl	8000108 <strlen>
 80012a0:	0002      	movs	r2, r0
 80012a2:	4b38      	ldr	r3, [pc, #224]	; (8001384 <GSM_Hardware_Layer_Run+0x2fc>)
 80012a4:	601a      	str	r2, [r3, #0]
			Current_Response_len_error_handle = strlen((char*)m_gsm_atc.atc.Recv_Buffer.u8Buffer);
 80012a6:	4b2f      	ldr	r3, [pc, #188]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 80012a8:	0018      	movs	r0, r3
 80012aa:	f7fe ff2d 	bl	8000108 <strlen>
 80012ae:	0002      	movs	r2, r0
 80012b0:	4b35      	ldr	r3, [pc, #212]	; (8001388 <GSM_Hardware_Layer_Run+0x300>)
 80012b2:	601a      	str	r2, [r3, #0]
			if(Expect_len_compare_error_handle < Current_Response_len_error_handle)
 80012b4:	4b33      	ldr	r3, [pc, #204]	; (8001384 <GSM_Hardware_Layer_Run+0x2fc>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b33      	ldr	r3, [pc, #204]	; (8001388 <GSM_Hardware_Layer_Run+0x300>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d21f      	bcs.n	8001300 <GSM_Hardware_Layer_Run+0x278>
			{
				p_compare_end_str_error_handle = &m_gsm_atc.atc.Recv_Buffer.u8Buffer[Current_Response_len_error_handle - Expect_len_compare_error_handle];
 80012c0:	4b31      	ldr	r3, [pc, #196]	; (8001388 <GSM_Hardware_Layer_Run+0x300>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b2f      	ldr	r3, [pc, #188]	; (8001384 <GSM_Hardware_Layer_Run+0x2fc>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	3318      	adds	r3, #24
 80012cc:	001a      	movs	r2, r3
 80012ce:	4b24      	ldr	r3, [pc, #144]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	1d9a      	adds	r2, r3, #6
 80012d4:	4b2d      	ldr	r3, [pc, #180]	; (800138c <GSM_Hardware_Layer_Run+0x304>)
 80012d6:	601a      	str	r2, [r3, #0]
				if(memcmp(p_compare_end_str_error_handle,m_gsm_atc.atc.expect_error_at_the_end,Expect_len_compare_error_handle))
 80012d8:	4b2c      	ldr	r3, [pc, #176]	; (800138c <GSM_Hardware_Layer_Run+0x304>)
 80012da:	6818      	ldr	r0, [r3, #0]
 80012dc:	4b20      	ldr	r3, [pc, #128]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 80012de:	6919      	ldr	r1, [r3, #16]
 80012e0:	4b28      	ldr	r3, [pc, #160]	; (8001384 <GSM_Hardware_Layer_Run+0x2fc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	001a      	movs	r2, r3
 80012e6:	f003 fe15 	bl	8004f14 <memcmp>
 80012ea:	1e03      	subs	r3, r0, #0
 80012ec:	d003      	beq.n	80012f6 <GSM_Hardware_Layer_Run+0x26e>
				{
					// Compare thành công đuôi Response (trường hợp Response Error)
					do_callback = true;
 80012ee:	193b      	adds	r3, r7, r4
 80012f0:	2201      	movs	r2, #1
 80012f2:	701a      	strb	r2, [r3, #0]
 80012f4:	e008      	b.n	8001308 <GSM_Hardware_Layer_Run+0x280>
				}
				else
				{
					do_callback = false;
 80012f6:	230e      	movs	r3, #14
 80012f8:	18fb      	adds	r3, r7, r3
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
 80012fe:	e003      	b.n	8001308 <GSM_Hardware_Layer_Run+0x280>
				}
			}
			else
			{
				do_callback = false;
 8001300:	230e      	movs	r3, #14
 8001302:	18fb      	adds	r3, r7, r3
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
			}
		}
		if(do_callback == true)
 8001308:	230e      	movs	r3, #14
 800130a:	18fb      	adds	r3, r7, r3
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d019      	beq.n	8001346 <GSM_Hardware_Layer_Run+0x2be>
		{
			m_gsm_atc.atc.Last_time_send_atc_ms = 0;
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
			m_gsm_atc.atc.Timeout_atc_ms = 0;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 800131a:	2200      	movs	r2, #0
 800131c:	615a      	str	r2, [r3, #20]
			m_gsm_atc.atc.Retry_Count_atc = 0;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001320:	2200      	movs	r2, #0
 8001322:	771a      	strb	r2, [r3, #28]
			m_gsm_atc.atc.Send_at_Callback(GSM_EVENT_ERROR,m_gsm_atc.atc.Recv_Buffer.u8Buffer);
 8001324:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <GSM_Hardware_Layer_Run+0x2d8>)
 8001326:	2390      	movs	r3, #144	; 0x90
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	58d3      	ldr	r3, [r2, r3]
 800132c:	4a0d      	ldr	r2, [pc, #52]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 800132e:	0011      	movs	r1, r2
 8001330:	2002      	movs	r0, #2
 8001332:	4798      	blx	r3
			memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 8001334:	2381      	movs	r3, #129	; 0x81
 8001336:	005a      	lsls	r2, r3, #1
 8001338:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <GSM_Hardware_Layer_Run+0x2dc>)
 800133a:	2100      	movs	r1, #0
 800133c:	0018      	movs	r0, r3
 800133e:	f003 fe00 	bl	8004f42 <memset>
 8001342:	e000      	b.n	8001346 <GSM_Hardware_Layer_Run+0x2be>
	{
 8001344:	46c0      	nop			; (mov r8, r8)
		}
	}
	LastTick = sys_get_tick_ms();
 8001346:	f000 f92d 	bl	80015a4 <sys_get_tick_ms>
 800134a:	0002      	movs	r2, r0
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <GSM_Hardware_Layer_Run+0x2d4>)
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	e000      	b.n	8001354 <GSM_Hardware_Layer_Run+0x2cc>
		return;
 8001352:	46c0      	nop			; (mov r8, r8)
}
 8001354:	46bd      	mov	sp, r7
 8001356:	b005      	add	sp, #20
 8001358:	bd90      	pop	{r4, r7, pc}
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	200001bc 	.word	0x200001bc
 8001360:	20000098 	.word	0x20000098
 8001364:	200000b6 	.word	0x200000b6
 8001368:	080052f8 	.word	0x080052f8
 800136c:	08005310 	.word	0x08005310
 8001370:	2000030c 	.word	0x2000030c
 8001374:	200003a4 	.word	0x200003a4
 8001378:	20000398 	.word	0x20000398
 800137c:	2000039c 	.word	0x2000039c
 8001380:	200003b8 	.word	0x200003b8
 8001384:	20000394 	.word	0x20000394
 8001388:	200003b4 	.word	0x200003b4
 800138c:	200003a0 	.word	0x200003a0

08001390 <GSM_Turn_on_Power>:
void GSM_Turn_on_Power(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	static uint8_t step;
	SEGGER_RTT_printf(0,"GSM Hard reset step %d.\r\n", step);
 8001394:	4b4b      	ldr	r3, [pc, #300]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	001a      	movs	r2, r3
 800139a:	4b4b      	ldr	r3, [pc, #300]	; (80014c8 <GSM_Turn_on_Power+0x138>)
 800139c:	0019      	movs	r1, r3
 800139e:	2000      	movs	r0, #0
 80013a0:	f000 fe94 	bl	80020cc <SEGGER_RTT_printf>
	switch (step)
 80013a4:	4b47      	ldr	r3, [pc, #284]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b07      	cmp	r3, #7
 80013aa:	d900      	bls.n	80013ae <GSM_Turn_on_Power+0x1e>
 80013ac:	e085      	b.n	80014ba <GSM_Turn_on_Power+0x12a>
 80013ae:	009a      	lsls	r2, r3, #2
 80013b0:	4b46      	ldr	r3, [pc, #280]	; (80014cc <GSM_Turn_on_Power+0x13c>)
 80013b2:	18d3      	adds	r3, r2, r3
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	469f      	mov	pc, r3
	{
		case 0:
			HAL_GPIO_WritePin(EN_GSM_GPIO_Port,EN_GSM_Pin,0);
 80013b8:	4b45      	ldr	r3, [pc, #276]	; (80014d0 <GSM_Turn_on_Power+0x140>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	2140      	movs	r1, #64	; 0x40
 80013be:	0018      	movs	r0, r3
 80013c0:	f001 fad4 	bl	800296c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GSM_RESET_GPIO_Port,GSM_RESET_Pin,1);
 80013c4:	2380      	movs	r3, #128	; 0x80
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4842      	ldr	r0, [pc, #264]	; (80014d4 <GSM_Turn_on_Power+0x144>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	0019      	movs	r1, r3
 80013ce:	f001 facd 	bl	800296c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,0);
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	0059      	lsls	r1, r3, #1
 80013d6:	23a0      	movs	r3, #160	; 0xa0
 80013d8:	05db      	lsls	r3, r3, #23
 80013da:	2200      	movs	r2, #0
 80013dc:	0018      	movs	r0, r3
 80013de:	f001 fac5 	bl	800296c <HAL_GPIO_WritePin>
			step++;
 80013e2:	4b38      	ldr	r3, [pc, #224]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	3301      	adds	r3, #1
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 80013ec:	701a      	strb	r2, [r3, #0]
			break;
 80013ee:	e065      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 1:
			HAL_GPIO_WritePin(GSM_RESET_GPIO_Port,GSM_RESET_Pin,0);
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4837      	ldr	r0, [pc, #220]	; (80014d4 <GSM_Turn_on_Power+0x144>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	0019      	movs	r1, r3
 80013fa:	f001 fab7 	bl	800296c <HAL_GPIO_WritePin>
			SEGGER_RTT_printf(0,"GSM turn on Power!\r\n");
 80013fe:	4b36      	ldr	r3, [pc, #216]	; (80014d8 <GSM_Turn_on_Power+0x148>)
 8001400:	0019      	movs	r1, r3
 8001402:	2000      	movs	r0, #0
 8001404:	f000 fe62 	bl	80020cc <SEGGER_RTT_printf>
			HAL_GPIO_WritePin(EN_GSM_GPIO_Port,EN_GSM_Pin,1);
 8001408:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <GSM_Turn_on_Power+0x140>)
 800140a:	2201      	movs	r2, #1
 800140c:	2140      	movs	r1, #64	; 0x40
 800140e:	0018      	movs	r0, r3
 8001410:	f001 faac 	bl	800296c <HAL_GPIO_WritePin>
			// Enable nguon 4.2V
			HAL_GPIO_WritePin(GSM_EN_GPIO_Port,GSM_EN_Pin,1);
 8001414:	2380      	movs	r3, #128	; 0x80
 8001416:	0219      	lsls	r1, r3, #8
 8001418:	23a0      	movs	r3, #160	; 0xa0
 800141a:	05db      	lsls	r3, r3, #23
 800141c:	2201      	movs	r2, #1
 800141e:	0018      	movs	r0, r3
 8001420:	f001 faa4 	bl	800296c <HAL_GPIO_WritePin>
			step++;
 8001424:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	3301      	adds	r3, #1
 800142a:	b2da      	uxtb	r2, r3
 800142c:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 800142e:	701a      	strb	r2, [r3, #0]
			break;
 8001430:	e044      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 2:
			step++;
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	3301      	adds	r3, #1
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b22      	ldr	r3, [pc, #136]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 800143c:	701a      	strb	r2, [r3, #0]
			break;
 800143e:	e03d      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 3: 
			/* Generate pulse from (1-0-1) |_| to Power On module */
			SEGGER_RTT_printf(0,"Pulse power key.\r\n");
 8001440:	4b26      	ldr	r3, [pc, #152]	; (80014dc <GSM_Turn_on_Power+0x14c>)
 8001442:	0019      	movs	r1, r3
 8001444:	2000      	movs	r0, #0
 8001446:	f000 fe41 	bl	80020cc <SEGGER_RTT_printf>
			HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,1);
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	0059      	lsls	r1, r3, #1
 800144e:	23a0      	movs	r3, #160	; 0xa0
 8001450:	05db      	lsls	r3, r3, #23
 8001452:	2201      	movs	r2, #1
 8001454:	0018      	movs	r0, r3
 8001456:	f001 fa89 	bl	800296c <HAL_GPIO_WritePin>
			step++;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	3301      	adds	r3, #1
 8001460:	b2da      	uxtb	r2, r3
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001464:	701a      	strb	r2, [r3, #0]
			break;
 8001466:	e029      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 4:
			HAL_GPIO_WritePin(GSM_PWKEY_GPIO_Port,GSM_PWKEY_Pin,0);
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	0059      	lsls	r1, r3, #1
 800146c:	23a0      	movs	r3, #160	; 0xa0
 800146e:	05db      	lsls	r3, r3, #23
 8001470:	2200      	movs	r2, #0
 8001472:	0018      	movs	r0, r3
 8001474:	f001 fa7a 	bl	800296c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GSM_RESET_GPIO_Port,GSM_RESET_Pin,0);
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4815      	ldr	r0, [pc, #84]	; (80014d4 <GSM_Turn_on_Power+0x144>)
 800147e:	2200      	movs	r2, #0
 8001480:	0019      	movs	r1, r3
 8001482:	f001 fa73 	bl	800296c <HAL_GPIO_WritePin>
			step++;
 8001486:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	3301      	adds	r3, #1
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4b0d      	ldr	r3, [pc, #52]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001490:	701a      	strb	r2, [r3, #0]
			break;
 8001492:	e013      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 5:
		case 6:
			step++;
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	3301      	adds	r3, #1
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 800149e:	701a      	strb	r2, [r3, #0]
			break;
 80014a0:	e00c      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		case 7:
			step = 0;
 80014a2:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <GSM_Turn_on_Power+0x134>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
			SEGGER_RTT_printf(0,"GSM Hard reset DONE.\r\n");
 80014a8:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <GSM_Turn_on_Power+0x150>)
 80014aa:	0019      	movs	r1, r3
 80014ac:	2000      	movs	r0, #0
 80014ae:	f000 fe0d 	bl	80020cc <SEGGER_RTT_printf>
			GSM_Manager_ChangeState(GSM_STATE_POWER_ON); // GSM turn on Power Finish-> active GSM by AT Cmd
 80014b2:	2000      	movs	r0, #0
 80014b4:	f7ff fdc2 	bl	800103c <GSM_Manager_ChangeState>
			break;
 80014b8:	e000      	b.n	80014bc <GSM_Turn_on_Power+0x12c>
		default:
		break;
 80014ba:	46c0      	nop			; (mov r8, r8)
	}
}
 80014bc:	46c0      	nop			; (mov r8, r8)
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	200001c0 	.word	0x200001c0
 80014c8:	08005318 	.word	0x08005318
 80014cc:	080053f8 	.word	0x080053f8
 80014d0:	50000800 	.word	0x50000800
 80014d4:	50000400 	.word	0x50000400
 80014d8:	08005334 	.word	0x08005334
 80014dc:	0800534c 	.word	0x0800534c
 80014e0:	08005360 	.word	0x08005360

080014e4 <GSM_SendCommand_AT>:
						 char* expect_resp_at_the_end,
						 char* expect_error,
						 char* expect_error_at_the_end,
						 uint32_t Timeout, uint8_t RetryCount,
						 GSM_Send_at_CallBack_TypDef Callback)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	603b      	str	r3, [r7, #0]
	if(Timeout == 0 || Callback == NULL)
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d002      	beq.n	80014fe <GSM_SendCommand_AT+0x1a>
 80014f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d112      	bne.n	8001524 <GSM_SendCommand_AT+0x40>
	{
		memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 80014fe:	2381      	movs	r3, #129	; 0x81
 8001500:	005a      	lsls	r2, r3, #1
 8001502:	4b25      	ldr	r3, [pc, #148]	; (8001598 <GSM_SendCommand_AT+0xb4>)
 8001504:	2100      	movs	r1, #0
 8001506:	0018      	movs	r0, r3
 8001508:	f003 fd1b 	bl	8004f42 <memset>
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd, strlen(cmd), 200);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	0018      	movs	r0, r3
 8001510:	f7fe fdfa 	bl	8000108 <strlen>
 8001514:	0003      	movs	r3, r0
 8001516:	b29a      	uxth	r2, r3
 8001518:	68f9      	ldr	r1, [r7, #12]
 800151a:	4820      	ldr	r0, [pc, #128]	; (800159c <GSM_SendCommand_AT+0xb8>)
 800151c:	23c8      	movs	r3, #200	; 0xc8
 800151e:	f002 f97d 	bl	800381c <HAL_UART_Transmit>
		return;
 8001522:	e036      	b.n	8001592 <GSM_SendCommand_AT+0xae>
	}
	if(strlen(cmd) < 64)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	0018      	movs	r0, r3
 8001528:	f7fe fdee 	bl	8000108 <strlen>
	{

	}
	m_gsm_atc.atc.cmd = cmd;
 800152c:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	601a      	str	r2, [r3, #0]
	m_gsm_atc.atc.expect_resp = expect_resp;
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	605a      	str	r2, [r3, #4]
	m_gsm_atc.atc.expected_response_at_the_end = expect_resp_at_the_end;
 8001538:	4b19      	ldr	r3, [pc, #100]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	609a      	str	r2, [r3, #8]
	m_gsm_atc.atc.expect_error = expect_error;
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	60da      	str	r2, [r3, #12]
	m_gsm_atc.atc.expect_error_at_the_end = expect_error_at_the_end;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 8001546:	69ba      	ldr	r2, [r7, #24]
 8001548:	611a      	str	r2, [r3, #16]
	m_gsm_atc.atc.Timeout_atc_ms = Timeout;
 800154a:	4b15      	ldr	r3, [pc, #84]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 800154c:	69fa      	ldr	r2, [r7, #28]
 800154e:	615a      	str	r2, [r3, #20]
	m_gsm_atc.atc.Last_time_send_atc_ms = sys_get_tick_ms();
 8001550:	f000 f828 	bl	80015a4 <sys_get_tick_ms>
 8001554:	0002      	movs	r2, r0
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 8001558:	619a      	str	r2, [r3, #24]
	m_gsm_atc.atc.Retry_Count_atc = RetryCount;
 800155a:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 800155c:	2220      	movs	r2, #32
 800155e:	18ba      	adds	r2, r7, r2
 8001560:	7812      	ldrb	r2, [r2, #0]
 8001562:	771a      	strb	r2, [r3, #28]
	m_gsm_atc.atc.Send_at_Callback = Callback;
 8001564:	4a0e      	ldr	r2, [pc, #56]	; (80015a0 <GSM_SendCommand_AT+0xbc>)
 8001566:	2390      	movs	r3, #144	; 0x90
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800156c:	50d1      	str	r1, [r2, r3]

	memset(&m_gsm_atc.atc.Recv_Buffer, 0, sizeof(m_gsm_atc.atc.Recv_Buffer));
 800156e:	2381      	movs	r3, #129	; 0x81
 8001570:	005a      	lsls	r2, r3, #1
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <GSM_SendCommand_AT+0xb4>)
 8001574:	2100      	movs	r1, #0
 8001576:	0018      	movs	r0, r3
 8001578:	f003 fce3 	bl	8004f42 <memset>
	HAL_UART_Transmit(&huart1, (uint8_t *)cmd, strlen(cmd), 200);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	0018      	movs	r0, r3
 8001580:	f7fe fdc2 	bl	8000108 <strlen>
 8001584:	0003      	movs	r3, r0
 8001586:	b29a      	uxth	r2, r3
 8001588:	68f9      	ldr	r1, [r7, #12]
 800158a:	4804      	ldr	r0, [pc, #16]	; (800159c <GSM_SendCommand_AT+0xb8>)
 800158c:	23c8      	movs	r3, #200	; 0xc8
 800158e:	f002 f945 	bl	800381c <HAL_UART_Transmit>

}
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200000b6 	.word	0x200000b6
 800159c:	2000030c 	.word	0x2000030c
 80015a0:	20000098 	.word	0x20000098

080015a4 <sys_get_tick_ms>:
uint32_t sys_get_tick_ms(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 80015a8:	f000 fef2 	bl	8002390 <HAL_GetTick>
 80015ac:	0003      	movs	r3, r0
}
 80015ae:	0018      	movs	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <GSM_Utilities_Get_IMEI>:
#include "gsm_utilities.h"

void GSM_Utilities_Get_IMEI(uint8_t *recv_Buffer, uint8_t* IMEI_Buffer, uint8_t Max_IMEI_Length)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	1dfb      	adds	r3, r7, #7
 80015c0:	701a      	strb	r2, [r3, #0]
    int IMEI_Index = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
    for(int CountByte = 0; CountByte < strlen((char*)recv_Buffer); CountByte++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	e025      	b.n	8001618 <GSM_Utilities_Get_IMEI+0x64>
    {
        if((recv_Buffer[CountByte] >= '0') && (recv_Buffer[CountByte] <= '9'))
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	18d3      	adds	r3, r2, r3
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b2f      	cmp	r3, #47	; 0x2f
 80015d6:	d91c      	bls.n	8001612 <GSM_Utilities_Get_IMEI+0x5e>
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	18d3      	adds	r3, r2, r3
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b39      	cmp	r3, #57	; 0x39
 80015e2:	d816      	bhi.n	8001612 <GSM_Utilities_Get_IMEI+0x5e>
        {
            if(IMEI_Index < Max_IMEI_Length)
 80015e4:	1dfb      	adds	r3, r7, #7
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	da0b      	bge.n	8001606 <GSM_Utilities_Get_IMEI+0x52>
            {
                IMEI_Buffer[IMEI_Index++] = recv_Buffer[CountByte];
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	18d2      	adds	r2, r2, r3
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	1c59      	adds	r1, r3, #1
 80015f8:	6179      	str	r1, [r7, #20]
 80015fa:	0019      	movs	r1, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	185b      	adds	r3, r3, r1
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
 8001604:	e005      	b.n	8001612 <GSM_Utilities_Get_IMEI+0x5e>
            }
            else
            {
                IMEI_Buffer[IMEI_Index] = 0;
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	68ba      	ldr	r2, [r7, #8]
 800160a:	18d3      	adds	r3, r2, r3
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
                break;
 8001610:	e00a      	b.n	8001628 <GSM_Utilities_Get_IMEI+0x74>
    for(int CountByte = 0; CountByte < strlen((char*)recv_Buffer); CountByte++)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	3301      	adds	r3, #1
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	0018      	movs	r0, r3
 800161c:	f7fe fd74 	bl	8000108 <strlen>
 8001620:	0002      	movs	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	429a      	cmp	r2, r3
 8001626:	d8d1      	bhi.n	80015cc <GSM_Utilities_Get_IMEI+0x18>
            }
        }
    }
    IMEI_Buffer[IMEI_Index] = 0;
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	18d3      	adds	r3, r2, r3
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b006      	add	sp, #24
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <SEGGER_RTT_PrintBuffer>:

void SEGGER_RTT_PrintBuffer(uint8_t* Buffer, int Buffer_len)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
    for(int Count = 0; Count < Buffer_len; Count++)
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	e00c      	b.n	8001666 <SEGGER_RTT_PrintBuffer+0x2a>
    {
        SEGGER_RTT_printf(0,"%c",(char)Buffer[Count]);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	001a      	movs	r2, r3
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <SEGGER_RTT_PrintBuffer+0x44>)
 8001658:	0019      	movs	r1, r3
 800165a:	2000      	movs	r0, #0
 800165c:	f000 fd36 	bl	80020cc <SEGGER_RTT_printf>
    for(int Count = 0; Count < Buffer_len; Count++)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3301      	adds	r3, #1
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fa      	ldr	r2, [r7, #12]
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	429a      	cmp	r2, r3
 800166c:	dbee      	blt.n	800164c <SEGGER_RTT_PrintBuffer+0x10>
    }
    SEGGER_RTT_printf(0,"\r\n");
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <SEGGER_RTT_PrintBuffer+0x48>)
 8001670:	0019      	movs	r1, r3
 8001672:	2000      	movs	r0, #0
 8001674:	f000 fd2a 	bl	80020cc <SEGGER_RTT_printf>
 8001678:	46c0      	nop			; (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	b004      	add	sp, #16
 800167e:	bd80      	pop	{r7, pc}
 8001680:	08005378 	.word	0x08005378
 8001684:	0800537c 	.word	0x0800537c

08001688 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800168e:	4b22      	ldr	r3, [pc, #136]	; (8001718 <_DoInit+0x90>)
 8001690:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2201      	movs	r2, #1
 8001696:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2201      	movs	r2, #1
 800169c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a1e      	ldr	r2, [pc, #120]	; (800171c <_DoInit+0x94>)
 80016a2:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a1e      	ldr	r2, [pc, #120]	; (8001720 <_DoInit+0x98>)
 80016a8:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2280      	movs	r2, #128	; 0x80
 80016ae:	0052      	lsls	r2, r2, #1
 80016b0:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2200      	movs	r2, #0
 80016b6:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a15      	ldr	r2, [pc, #84]	; (800171c <_DoInit+0x94>)
 80016c8:	631a      	str	r2, [r3, #48]	; 0x30
  p->aDown[0].pBuffer       = _acDownBuffer;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a15      	ldr	r2, [pc, #84]	; (8001724 <_DoInit+0x9c>)
 80016ce:	635a      	str	r2, [r3, #52]	; 0x34
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2240      	movs	r2, #64	; 0x40
 80016d4:	639a      	str	r2, [r3, #56]	; 0x38
  p->aDown[0].RdOff         = 0u;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	641a      	str	r2, [r3, #64]	; 0x40
  p->aDown[0].WrOff         = 0u;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	63da      	str	r2, [r3, #60]	; 0x3c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	645a      	str	r2, [r3, #68]	; 0x44
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	1dda      	adds	r2, r3, #7
 80016ec:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <_DoInit+0xa0>)
 80016ee:	0010      	movs	r0, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	2304      	movs	r3, #4
 80016f4:	001a      	movs	r2, r3
 80016f6:	f003 fc1b 	bl	8004f30 <memcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <_DoInit+0xa4>)
 80016fe:	0010      	movs	r0, r2
 8001700:	0019      	movs	r1, r3
 8001702:	2307      	movs	r3, #7
 8001704:	001a      	movs	r2, r3
 8001706:	f003 fc13 	bl	8004f30 <memcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2220      	movs	r2, #32
 800170e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
 8001710:	46c0      	nop			; (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	b002      	add	sp, #8
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200003bc 	.word	0x200003bc
 800171c:	08005380 	.word	0x08005380
 8001720:	200001c4 	.word	0x200001c4
 8001724:	200002c4 	.word	0x200002c4
 8001728:	0800538c 	.word	0x0800538c
 800172c:	08005390 	.word	0x08005390

08001730 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	691b      	ldr	r3, [r3, #16]
 800174a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	429a      	cmp	r2, r3
 8001752:	d905      	bls.n	8001760 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	3b01      	subs	r3, #1
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
 800175e:	e007      	b.n	8001770 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	69b9      	ldr	r1, [r7, #24]
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	1acb      	subs	r3, r1, r3
 800176a:	18d3      	adds	r3, r2, r3
 800176c:	3b01      	subs	r3, #1
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	1ad2      	subs	r2, r2, r3
 8001778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800177a:	4293      	cmp	r3, r2
 800177c:	d900      	bls.n	8001780 <_WriteBlocking+0x50>
 800177e:	0013      	movs	r3, r2
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8001782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4293      	cmp	r3, r2
 8001788:	d900      	bls.n	800178c <_WriteBlocking+0x5c>
 800178a:	0013      	movs	r3, r2
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	685a      	ldr	r2, [r3, #4]
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	18d3      	adds	r3, r2, r3
 8001796:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8001798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	0018      	movs	r0, r3
 80017a0:	f003 fbc6 	bl	8004f30 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80017a4:	6a3a      	ldr	r2, [r7, #32]
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	18d3      	adds	r3, r2, r3
 80017aa:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	18d3      	adds	r3, r2, r3
 80017b2:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80017bc:	69fa      	ldr	r2, [r7, #28]
 80017be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c0:	18d3      	adds	r3, r2, r3
 80017c2:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	69fa      	ldr	r2, [r7, #28]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d101      	bne.n	80017d2 <_WriteBlocking+0xa2>
      WrOff = 0u;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	69fa      	ldr	r2, [r7, #28]
 80017d6:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1b3      	bne.n	8001746 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80017de:	6a3b      	ldr	r3, [r7, #32]
}
 80017e0:	0018      	movs	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	b00a      	add	sp, #40	; 0x28
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	d910      	bls.n	800182e <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	18d3      	adds	r3, r2, r3
 8001814:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	0018      	movs	r0, r3
 800181e:	f003 fb87 	bl	8004f30 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 8001822:	69fa      	ldr	r2, [r7, #28]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	18d2      	adds	r2, r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800182c:	e01e      	b.n	800186c <_WriteNoCheck+0x84>
    NumBytesAtOnce = Rem;
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	18d3      	adds	r3, r2, r3
 800183a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	68b9      	ldr	r1, [r7, #8]
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	0018      	movs	r0, r3
 8001844:	f003 fb74 	bl	8004f30 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8001856:	68ba      	ldr	r2, [r7, #8]
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	18d1      	adds	r1, r2, r3
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	0018      	movs	r0, r3
 8001862:	f003 fb65 	bl	8004f30 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	60da      	str	r2, [r3, #12]
}
 800186c:	46c0      	nop			; (mov r8, r8)
 800186e:	46bd      	mov	sp, r7
 8001870:	b008      	add	sp, #32
 8001872:	bd80      	pop	{r7, pc}

08001874 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	691b      	ldr	r3, [r3, #16]
 8001880:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	429a      	cmp	r2, r3
 800188e:	d808      	bhi.n	80018a2 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1ad2      	subs	r2, r2, r3
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	18d3      	adds	r3, r2, r3
 800189c:	3b01      	subs	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	e004      	b.n	80018ac <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	3b01      	subs	r3, #1
 80018aa:	617b      	str	r3, [r7, #20]
  }
  return r;
 80018ac:	697b      	ldr	r3, [r7, #20]
}
 80018ae:	0018      	movs	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b006      	add	sp, #24
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	60f8      	str	r0, [r7, #12]
 80018c0:	60b9      	str	r1, [r7, #8]
 80018c2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	0013      	movs	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	189b      	adds	r3, r3, r2
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	4a23      	ldr	r2, [pc, #140]	; (8001964 <SEGGER_RTT_WriteNoLock+0xac>)
 80018d6:	189b      	adds	r3, r3, r2
 80018d8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d02e      	beq.n	8001940 <SEGGER_RTT_WriteNoLock+0x88>
 80018e2:	d836      	bhi.n	8001952 <SEGGER_RTT_WriteNoLock+0x9a>
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d002      	beq.n	80018ee <SEGGER_RTT_WriteNoLock+0x36>
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d016      	beq.n	800191a <SEGGER_RTT_WriteNoLock+0x62>
 80018ec:	e031      	b.n	8001952 <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	0018      	movs	r0, r3
 80018f2:	f7ff ffbf 	bl	8001874 <_GetAvailWriteSpace>
 80018f6:	0003      	movs	r3, r0
 80018f8:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	429a      	cmp	r2, r3
 8001900:	d202      	bcs.n	8001908 <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8001906:	e027      	b.n	8001958 <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	69b9      	ldr	r1, [r7, #24]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	0018      	movs	r0, r3
 8001914:	f7ff ff68 	bl	80017e8 <_WriteNoCheck>
    break;
 8001918:	e01e      	b.n	8001958 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff ffa9 	bl	8001874 <_GetAvailWriteSpace>
 8001922:	0003      	movs	r3, r0
 8001924:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4293      	cmp	r3, r2
 800192c:	d900      	bls.n	8001930 <SEGGER_RTT_WriteNoLock+0x78>
 800192e:	0013      	movs	r3, r2
 8001930:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8001932:	69fa      	ldr	r2, [r7, #28]
 8001934:	69b9      	ldr	r1, [r7, #24]
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	0018      	movs	r0, r3
 800193a:	f7ff ff55 	bl	80017e8 <_WriteNoCheck>
    break;
 800193e:	e00b      	b.n	8001958 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	69b9      	ldr	r1, [r7, #24]
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	0018      	movs	r0, r3
 8001948:	f7ff fef2 	bl	8001730 <_WriteBlocking>
 800194c:	0003      	movs	r3, r0
 800194e:	61fb      	str	r3, [r7, #28]
    break;
 8001950:	e002      	b.n	8001958 <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
    break;
 8001956:	46c0      	nop			; (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 8001958:	69fb      	ldr	r3, [r7, #28]
}
 800195a:	0018      	movs	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	b008      	add	sp, #32
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	200003bc 	.word	0x200003bc

08001968 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8001974:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <SEGGER_RTT_Write+0x4c>)
 8001976:	61fb      	str	r3, [r7, #28]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <SEGGER_RTT_Write+0x1e>
 8001982:	f7ff fe81 	bl	8001688 <_DoInit>
  SEGGER_RTT_LOCK();
 8001986:	f3ef 8310 	mrs	r3, PRIMASK
 800198a:	2101      	movs	r1, #1
 800198c:	f381 8810 	msr	PRIMASK, r1
 8001990:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	68b9      	ldr	r1, [r7, #8]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff ff8d 	bl	80018b8 <SEGGER_RTT_WriteNoLock>
 800199e:	0003      	movs	r3, r0
 80019a0:	617b      	str	r3, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	f383 8810 	msr	PRIMASK, r3
  return Status;
 80019a8:	697b      	ldr	r3, [r7, #20]
}
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b008      	add	sp, #32
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	46c0      	nop			; (mov r8, r8)
 80019b4:	200003bc 	.word	0x200003bc

080019b8 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  _DoInit();
 80019bc:	f7ff fe64 	bl	8001688 <_DoInit>
}
 80019c0:	46c0      	nop			; (mov r8, r8)
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b084      	sub	sp, #16
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	000a      	movs	r2, r1
 80019d0:	1cfb      	adds	r3, r7, #3
 80019d2:	701a      	strb	r2, [r3, #0]
  unsigned Cnt;

  Cnt = p->Cnt;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d80f      	bhi.n	8001a06 <_StoreChar+0x40>
    *(p->pBuffer + Cnt) = c;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	18d3      	adds	r3, r2, r3
 80019ee:	1cfa      	adds	r2, r7, #3
 80019f0:	7812      	ldrb	r2, [r2, #0]
 80019f2:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	1c5a      	adds	r2, r3, #1
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689a      	ldr	r2, [r3, #8]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d115      	bne.n	8001a3e <_StoreChar+0x78>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6918      	ldr	r0, [r3, #16]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6819      	ldr	r1, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	001a      	movs	r2, r3
 8001a20:	f7ff ffa2 	bl	8001968 <SEGGER_RTT_Write>
 8001a24:	0002      	movs	r2, r0
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d004      	beq.n	8001a38 <_StoreChar+0x72>
      p->ReturnValue = -1;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2201      	movs	r2, #1
 8001a32:	4252      	negs	r2, r2
 8001a34:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 8001a36:	e002      	b.n	8001a3e <_StoreChar+0x78>
      p->Cnt = 0u;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	46bd      	mov	sp, r7
 8001a42:	b004      	add	sp, #16
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	; 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8001a62:	e008      	b.n	8001a76 <_PrintUnsigned+0x2e>
    Number = (Number / Base);
 8001a64:	6879      	ldr	r1, [r7, #4]
 8001a66:	6a38      	ldr	r0, [r7, #32]
 8001a68:	f7fe fb56 	bl	8000118 <__udivsi3>
 8001a6c:	0003      	movs	r3, r0
 8001a6e:	623b      	str	r3, [r7, #32]
    Width++;
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	3301      	adds	r3, #1
 8001a74:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8001a76:	6a3a      	ldr	r2, [r7, #32]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d2f2      	bcs.n	8001a64 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d901      	bls.n	8001a8a <_PrintUnsigned+0x42>
    Width = NumDigits;
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8001a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4013      	ands	r3, r2
 8001a90:	d12b      	bne.n	8001aea <_PrintUnsigned+0xa2>
    if (FieldWidth != 0u) {
 8001a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d028      	beq.n	8001aea <_PrintUnsigned+0xa2>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8001a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9a:	2202      	movs	r2, #2
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d007      	beq.n	8001ab0 <_PrintUnsigned+0x68>
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d104      	bne.n	8001ab0 <_PrintUnsigned+0x68>
        c = '0';
 8001aa6:	231b      	movs	r3, #27
 8001aa8:	18fb      	adds	r3, r7, r3
 8001aaa:	2230      	movs	r2, #48	; 0x30
 8001aac:	701a      	strb	r2, [r3, #0]
 8001aae:	e003      	b.n	8001ab8 <_PrintUnsigned+0x70>
      } else {
        c = ' ';
 8001ab0:	231b      	movs	r3, #27
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	2220      	movs	r2, #32
 8001ab6:	701a      	strb	r2, [r3, #0]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001ab8:	e00e      	b.n	8001ad8 <_PrintUnsigned+0x90>
        FieldWidth--;
 8001aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001abc:	3b01      	subs	r3, #1
 8001abe:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8001ac0:	231b      	movs	r3, #27
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	781a      	ldrb	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	0011      	movs	r1, r2
 8001aca:	0018      	movs	r0, r3
 8001acc:	f7ff ff7b 	bl	80019c6 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	db07      	blt.n	8001ae8 <_PrintUnsigned+0xa0>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d005      	beq.n	8001aea <_PrintUnsigned+0xa2>
 8001ade:	69fa      	ldr	r2, [r7, #28]
 8001ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d3e9      	bcc.n	8001aba <_PrintUnsigned+0x72>
 8001ae6:	e000      	b.n	8001aea <_PrintUnsigned+0xa2>
          break;
 8001ae8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	db57      	blt.n	8001ba2 <_PrintUnsigned+0x15a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d903      	bls.n	8001b00 <_PrintUnsigned+0xb8>
        NumDigits--;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	3b01      	subs	r3, #1
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	e00a      	b.n	8001b16 <_PrintUnsigned+0xce>
      } else {
        Div = v / Digit;
 8001b00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b02:	68b8      	ldr	r0, [r7, #8]
 8001b04:	f7fe fb08 	bl	8000118 <__udivsi3>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d200      	bcs.n	8001b16 <_PrintUnsigned+0xce>
          break;
 8001b14:	e004      	b.n	8001b20 <_PrintUnsigned+0xd8>
        }
      }
      Digit *= Base;
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	4353      	muls	r3, r2
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8001b1e:	e7e8      	b.n	8001af2 <_PrintUnsigned+0xaa>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8001b20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b22:	68b8      	ldr	r0, [r7, #8]
 8001b24:	f7fe faf8 	bl	8000118 <__udivsi3>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b30:	4353      	muls	r3, r2
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8001b38:	4a1c      	ldr	r2, [pc, #112]	; (8001bac <_PrintUnsigned+0x164>)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	18d3      	adds	r3, r2, r3
 8001b3e:	781a      	ldrb	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	0011      	movs	r1, r2
 8001b44:	0018      	movs	r0, r3
 8001b46:	f7ff ff3e 	bl	80019c6 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	db09      	blt.n	8001b66 <_PrintUnsigned+0x11e>
        break;
      }
      Digit /= Base;
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b56:	f7fe fadf 	bl	8000118 <__udivsi3>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    } while (Digit);
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1dd      	bne.n	8001b20 <_PrintUnsigned+0xd8>
 8001b64:	e000      	b.n	8001b68 <_PrintUnsigned+0x120>
        break;
 8001b66:	46c0      	nop			; (mov r8, r8)
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8001b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d018      	beq.n	8001ba2 <_PrintUnsigned+0x15a>
      if (FieldWidth != 0u) {
 8001b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d015      	beq.n	8001ba2 <_PrintUnsigned+0x15a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001b76:	e00b      	b.n	8001b90 <_PrintUnsigned+0x148>
          FieldWidth--;
 8001b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	633b      	str	r3, [r7, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2120      	movs	r1, #32
 8001b82:	0018      	movs	r0, r3
 8001b84:	f7ff ff1f 	bl	80019c6 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	db07      	blt.n	8001ba0 <_PrintUnsigned+0x158>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d005      	beq.n	8001ba2 <_PrintUnsigned+0x15a>
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d3ec      	bcc.n	8001b78 <_PrintUnsigned+0x130>
          }
        }
      }
    }
  }
}
 8001b9e:	e000      	b.n	8001ba2 <_PrintUnsigned+0x15a>
            break;
 8001ba0:	46c0      	nop			; (mov r8, r8)
}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b00a      	add	sp, #40	; 0x28
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	0800549c 	.word	0x0800549c

08001bb0 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b089      	sub	sp, #36	; 0x24
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	60b9      	str	r1, [r7, #8]
 8001bba:	607a      	str	r2, [r7, #4]
 8001bbc:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	17da      	asrs	r2, r3, #31
 8001bc2:	189b      	adds	r3, r3, r2
 8001bc4:	4053      	eors	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8001bcc:	e009      	b.n	8001be2 <_PrintInt+0x32>
    Number = (Number / (int)Base);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	6938      	ldr	r0, [r7, #16]
 8001bd4:	f7fe fb2a 	bl	800022c <__divsi3>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	613b      	str	r3, [r7, #16]
    Width++;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	3301      	adds	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	daf1      	bge.n	8001bce <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d901      	bls.n	8001bf6 <_PrintInt+0x46>
    Width = NumDigits;
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8001bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d009      	beq.n	8001c10 <_PrintInt+0x60>
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	db03      	blt.n	8001c0a <_PrintInt+0x5a>
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	2204      	movs	r2, #4
 8001c06:	4013      	ands	r3, r2
 8001c08:	d002      	beq.n	8001c10 <_PrintInt+0x60>
    FieldWidth--;
 8001c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8001c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c12:	2202      	movs	r2, #2
 8001c14:	4013      	ands	r3, r2
 8001c16:	d002      	beq.n	8001c1e <_PrintInt+0x6e>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d01c      	beq.n	8001c58 <_PrintInt+0xa8>
 8001c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c20:	2201      	movs	r2, #1
 8001c22:	4013      	ands	r3, r2
 8001c24:	d118      	bne.n	8001c58 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8001c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d015      	beq.n	8001c58 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001c2c:	e00b      	b.n	8001c46 <_PrintInt+0x96>
        FieldWidth--;
 8001c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c30:	3b01      	subs	r3, #1
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
        _StoreChar(pBufferDesc, ' ');
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2120      	movs	r1, #32
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7ff fec4 	bl	80019c6 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db07      	blt.n	8001c56 <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <_PrintInt+0xa8>
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d3ec      	bcc.n	8001c2e <_PrintInt+0x7e>
 8001c54:	e000      	b.n	8001c58 <_PrintInt+0xa8>
          break;
 8001c56:	46c0      	nop			; (mov r8, r8)
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db4b      	blt.n	8001cf8 <_PrintInt+0x148>
    if (v < 0) {
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	da08      	bge.n	8001c78 <_PrintInt+0xc8>
      v = -v;
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	425b      	negs	r3, r3
 8001c6a:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	212d      	movs	r1, #45	; 0x2d
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7ff fea8 	bl	80019c6 <_StoreChar>
 8001c76:	e008      	b.n	8001c8a <_PrintInt+0xda>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8001c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d004      	beq.n	8001c8a <_PrintInt+0xda>
      _StoreChar(pBufferDesc, '+');
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	212b      	movs	r1, #43	; 0x2b
 8001c84:	0018      	movs	r0, r3
 8001c86:	f7ff fe9e 	bl	80019c6 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	db32      	blt.n	8001cf8 <_PrintInt+0x148>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8001c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c94:	2202      	movs	r2, #2
 8001c96:	4013      	ands	r3, r2
 8001c98:	d01f      	beq.n	8001cda <_PrintInt+0x12a>
 8001c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d11b      	bne.n	8001cda <_PrintInt+0x12a>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d118      	bne.n	8001cda <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8001ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d015      	beq.n	8001cda <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001cae:	e00b      	b.n	8001cc8 <_PrintInt+0x118>
            FieldWidth--;
 8001cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	62bb      	str	r3, [r7, #40]	; 0x28
            _StoreChar(pBufferDesc, '0');
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2130      	movs	r1, #48	; 0x30
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f7ff fe83 	bl	80019c6 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	db07      	blt.n	8001cd8 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8001cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d005      	beq.n	8001cda <_PrintInt+0x12a>
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d3ec      	bcc.n	8001cb0 <_PrintInt+0x100>
 8001cd6:	e000      	b.n	8001cda <_PrintInt+0x12a>
              break;
 8001cd8:	46c0      	nop			; (mov r8, r8)
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	db0a      	blt.n	8001cf8 <_PrintInt+0x148>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8001ce2:	68b9      	ldr	r1, [r7, #8]
 8001ce4:	683c      	ldr	r4, [r7, #0]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	68f8      	ldr	r0, [r7, #12]
 8001cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	0023      	movs	r3, r4
 8001cf4:	f7ff fea8 	bl	8001a48 <_PrintUnsigned>
      }
    }
  }
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b007      	add	sp, #28
 8001cfe:	bd90      	pop	{r4, r7, pc}

08001d00 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8001d00:	b590      	push	{r4, r7, lr}
 8001d02:	b0b3      	sub	sp, #204	; 0xcc
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8001d0c:	2190      	movs	r1, #144	; 0x90
 8001d0e:	187b      	adds	r3, r7, r1
 8001d10:	2210      	movs	r2, #16
 8001d12:	18ba      	adds	r2, r7, r2
 8001d14:	601a      	str	r2, [r3, #0]
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8001d16:	187b      	adds	r3, r7, r1
 8001d18:	2280      	movs	r2, #128	; 0x80
 8001d1a:	605a      	str	r2, [r3, #4]
  BufferDesc.Cnt            = 0u;
 8001d1c:	187b      	adds	r3, r7, r1
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  BufferDesc.RTTBufferIndex = BufferIndex;
 8001d22:	187b      	adds	r3, r7, r1
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  BufferDesc.ReturnValue    = 0;
 8001d28:	187b      	adds	r3, r7, r1
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]

  do {
    c = *sFormat;
 8001d2e:	21bf      	movs	r1, #191	; 0xbf
 8001d30:	187b      	adds	r3, r7, r1
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	7812      	ldrb	r2, [r2, #0]
 8001d36:	701a      	strb	r2, [r3, #0]
    sFormat++;
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8001d3e:	187b      	adds	r3, r7, r1
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d100      	bne.n	8001d48 <SEGGER_RTT_vprintf+0x48>
 8001d46:	e19d      	b.n	8002084 <SEGGER_RTT_vprintf+0x384>
      break;
    }
    if (c == '%') {
 8001d48:	187b      	adds	r3, r7, r1
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b25      	cmp	r3, #37	; 0x25
 8001d4e:	d000      	beq.n	8001d52 <SEGGER_RTT_vprintf+0x52>
 8001d50:	e188      	b.n	8002064 <SEGGER_RTT_vprintf+0x364>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8001d52:	2300      	movs	r3, #0
 8001d54:	22b0      	movs	r2, #176	; 0xb0
 8001d56:	18ba      	adds	r2, r7, r2
 8001d58:	6013      	str	r3, [r2, #0]
      v = 1;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	22b8      	movs	r2, #184	; 0xb8
 8001d5e:	18ba      	adds	r2, r7, r2
 8001d60:	6013      	str	r3, [r2, #0]
      do {
        c = *sFormat;
 8001d62:	21bf      	movs	r1, #191	; 0xbf
 8001d64:	187b      	adds	r3, r7, r1
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	701a      	strb	r2, [r3, #0]
        switch (c) {
 8001d6c:	187b      	adds	r3, r7, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b30      	cmp	r3, #48	; 0x30
 8001d72:	d013      	beq.n	8001d9c <SEGGER_RTT_vprintf+0x9c>
 8001d74:	dc33      	bgt.n	8001dde <SEGGER_RTT_vprintf+0xde>
 8001d76:	2b2d      	cmp	r3, #45	; 0x2d
 8001d78:	d005      	beq.n	8001d86 <SEGGER_RTT_vprintf+0x86>
 8001d7a:	dc30      	bgt.n	8001dde <SEGGER_RTT_vprintf+0xde>
 8001d7c:	2b23      	cmp	r3, #35	; 0x23
 8001d7e:	d023      	beq.n	8001dc8 <SEGGER_RTT_vprintf+0xc8>
 8001d80:	2b2b      	cmp	r3, #43	; 0x2b
 8001d82:	d016      	beq.n	8001db2 <SEGGER_RTT_vprintf+0xb2>
 8001d84:	e02b      	b.n	8001dde <SEGGER_RTT_vprintf+0xde>
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8001d86:	21b0      	movs	r1, #176	; 0xb0
 8001d88:	187b      	adds	r3, r7, r1
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	187a      	adds	r2, r7, r1
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	3301      	adds	r3, #1
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	e025      	b.n	8001de8 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8001d9c:	21b0      	movs	r1, #176	; 0xb0
 8001d9e:	187b      	adds	r3, r7, r1
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2202      	movs	r2, #2
 8001da4:	4313      	orrs	r3, r2
 8001da6:	187a      	adds	r2, r7, r1
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	3301      	adds	r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	e01a      	b.n	8001de8 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8001db2:	21b0      	movs	r1, #176	; 0xb0
 8001db4:	187b      	adds	r3, r7, r1
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2204      	movs	r2, #4
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	187a      	adds	r2, r7, r1
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	e00f      	b.n	8001de8 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8001dc8:	21b0      	movs	r1, #176	; 0xb0
 8001dca:	187b      	adds	r3, r7, r1
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2208      	movs	r2, #8
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	187a      	adds	r2, r7, r1
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	e004      	b.n	8001de8 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8001dde:	2300      	movs	r3, #0
 8001de0:	22b8      	movs	r2, #184	; 0xb8
 8001de2:	18ba      	adds	r2, r7, r2
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	46c0      	nop			; (mov r8, r8)
        }
      } while (v);
 8001de8:	23b8      	movs	r3, #184	; 0xb8
 8001dea:	18fb      	adds	r3, r7, r3
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1b7      	bne.n	8001d62 <SEGGER_RTT_vprintf+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8001df2:	2300      	movs	r3, #0
 8001df4:	22ac      	movs	r2, #172	; 0xac
 8001df6:	18ba      	adds	r2, r7, r2
 8001df8:	6013      	str	r3, [r2, #0]
      do {
        c = *sFormat;
 8001dfa:	21bf      	movs	r1, #191	; 0xbf
 8001dfc:	187b      	adds	r3, r7, r1
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	7812      	ldrb	r2, [r2, #0]
 8001e02:	701a      	strb	r2, [r3, #0]
        if ((c < '0') || (c > '9')) {
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b2f      	cmp	r3, #47	; 0x2f
 8001e0a:	d915      	bls.n	8001e38 <SEGGER_RTT_vprintf+0x138>
 8001e0c:	187b      	adds	r3, r7, r1
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b39      	cmp	r3, #57	; 0x39
 8001e12:	d811      	bhi.n	8001e38 <SEGGER_RTT_vprintf+0x138>
          break;
        }
        sFormat++;
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	3301      	adds	r3, #1
 8001e18:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8001e1a:	20ac      	movs	r0, #172	; 0xac
 8001e1c:	183b      	adds	r3, r7, r0
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	0013      	movs	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	189b      	adds	r3, r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	001a      	movs	r2, r3
 8001e2a:	187b      	adds	r3, r7, r1
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	18d3      	adds	r3, r2, r3
 8001e30:	3b30      	subs	r3, #48	; 0x30
 8001e32:	183a      	adds	r2, r7, r0
 8001e34:	6013      	str	r3, [r2, #0]
        c = *sFormat;
 8001e36:	e7e0      	b.n	8001dfa <SEGGER_RTT_vprintf+0xfa>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	22b4      	movs	r2, #180	; 0xb4
 8001e3c:	18ba      	adds	r2, r7, r2
 8001e3e:	6013      	str	r3, [r2, #0]
      c = *sFormat;
 8001e40:	21bf      	movs	r1, #191	; 0xbf
 8001e42:	187b      	adds	r3, r7, r1
 8001e44:	68ba      	ldr	r2, [r7, #8]
 8001e46:	7812      	ldrb	r2, [r2, #0]
 8001e48:	701a      	strb	r2, [r3, #0]
      if (c == '.') {
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b2e      	cmp	r3, #46	; 0x2e
 8001e50:	d121      	bne.n	8001e96 <SEGGER_RTT_vprintf+0x196>
        sFormat++;
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	3301      	adds	r3, #1
 8001e56:	60bb      	str	r3, [r7, #8]
        do {
          c = *sFormat;
 8001e58:	21bf      	movs	r1, #191	; 0xbf
 8001e5a:	187b      	adds	r3, r7, r1
 8001e5c:	68ba      	ldr	r2, [r7, #8]
 8001e5e:	7812      	ldrb	r2, [r2, #0]
 8001e60:	701a      	strb	r2, [r3, #0]
          if ((c < '0') || (c > '9')) {
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b2f      	cmp	r3, #47	; 0x2f
 8001e68:	d915      	bls.n	8001e96 <SEGGER_RTT_vprintf+0x196>
 8001e6a:	187b      	adds	r3, r7, r1
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b39      	cmp	r3, #57	; 0x39
 8001e70:	d811      	bhi.n	8001e96 <SEGGER_RTT_vprintf+0x196>
            break;
          }
          sFormat++;
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	3301      	adds	r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 8001e78:	20b4      	movs	r0, #180	; 0xb4
 8001e7a:	183b      	adds	r3, r7, r0
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	0013      	movs	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	189b      	adds	r3, r3, r2
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	001a      	movs	r2, r3
 8001e88:	187b      	adds	r3, r7, r1
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	18d3      	adds	r3, r2, r3
 8001e8e:	3b30      	subs	r3, #48	; 0x30
 8001e90:	183a      	adds	r2, r7, r0
 8001e92:	6013      	str	r3, [r2, #0]
          c = *sFormat;
 8001e94:	e7e0      	b.n	8001e58 <SEGGER_RTT_vprintf+0x158>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8001e96:	23bf      	movs	r3, #191	; 0xbf
 8001e98:	18fb      	adds	r3, r7, r3
 8001e9a:	68ba      	ldr	r2, [r7, #8]
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	701a      	strb	r2, [r3, #0]
      do {
        if ((c == 'l') || (c == 'h')) {
 8001ea0:	22bf      	movs	r2, #191	; 0xbf
 8001ea2:	18bb      	adds	r3, r7, r2
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b6c      	cmp	r3, #108	; 0x6c
 8001ea8:	d003      	beq.n	8001eb2 <SEGGER_RTT_vprintf+0x1b2>
 8001eaa:	18bb      	adds	r3, r7, r2
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b68      	cmp	r3, #104	; 0x68
 8001eb0:	d108      	bne.n	8001ec4 <SEGGER_RTT_vprintf+0x1c4>
          sFormat++;
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8001eb8:	23bf      	movs	r3, #191	; 0xbf
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	7812      	ldrb	r2, [r2, #0]
 8001ec0:	701a      	strb	r2, [r3, #0]
        if ((c == 'l') || (c == 'h')) {
 8001ec2:	e7ed      	b.n	8001ea0 <SEGGER_RTT_vprintf+0x1a0>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8001ec4:	23bf      	movs	r3, #191	; 0xbf
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b25      	cmp	r3, #37	; 0x25
 8001ecc:	d100      	bne.n	8001ed0 <SEGGER_RTT_vprintf+0x1d0>
 8001ece:	e0bd      	b.n	800204c <SEGGER_RTT_vprintf+0x34c>
 8001ed0:	da00      	bge.n	8001ed4 <SEGGER_RTT_vprintf+0x1d4>
 8001ed2:	e0c2      	b.n	800205a <SEGGER_RTT_vprintf+0x35a>
 8001ed4:	2b78      	cmp	r3, #120	; 0x78
 8001ed6:	dd00      	ble.n	8001eda <SEGGER_RTT_vprintf+0x1da>
 8001ed8:	e0bf      	b.n	800205a <SEGGER_RTT_vprintf+0x35a>
 8001eda:	2b58      	cmp	r3, #88	; 0x58
 8001edc:	da00      	bge.n	8001ee0 <SEGGER_RTT_vprintf+0x1e0>
 8001ede:	e0bc      	b.n	800205a <SEGGER_RTT_vprintf+0x35a>
 8001ee0:	3b58      	subs	r3, #88	; 0x58
 8001ee2:	2b20      	cmp	r3, #32
 8001ee4:	d900      	bls.n	8001ee8 <SEGGER_RTT_vprintf+0x1e8>
 8001ee6:	e0b8      	b.n	800205a <SEGGER_RTT_vprintf+0x35a>
 8001ee8:	009a      	lsls	r2, r3, #2
 8001eea:	4b77      	ldr	r3, [pc, #476]	; (80020c8 <SEGGER_RTT_vprintf+0x3c8>)
 8001eec:	18d3      	adds	r3, r2, r3
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	469f      	mov	pc, r3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	1d19      	adds	r1, r3, #4
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6011      	str	r1, [r2, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	22b8      	movs	r2, #184	; 0xb8
 8001f00:	18b9      	adds	r1, r7, r2
 8001f02:	600b      	str	r3, [r1, #0]
        c0 = (char)v;
 8001f04:	21a7      	movs	r1, #167	; 0xa7
 8001f06:	187b      	adds	r3, r7, r1
 8001f08:	18ba      	adds	r2, r7, r2
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	701a      	strb	r2, [r3, #0]
        _StoreChar(&BufferDesc, c0);
 8001f0e:	187b      	adds	r3, r7, r1
 8001f10:	781a      	ldrb	r2, [r3, #0]
 8001f12:	2390      	movs	r3, #144	; 0x90
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	0011      	movs	r1, r2
 8001f18:	0018      	movs	r0, r3
 8001f1a:	f7ff fd54 	bl	80019c6 <_StoreChar>
        break;
 8001f1e:	e09d      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	1d19      	adds	r1, r3, #4
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6011      	str	r1, [r2, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	21b8      	movs	r1, #184	; 0xb8
 8001f2e:	187a      	adds	r2, r7, r1
 8001f30:	6013      	str	r3, [r2, #0]
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8001f32:	23b4      	movs	r3, #180	; 0xb4
 8001f34:	18fb      	adds	r3, r7, r3
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	187b      	adds	r3, r7, r1
 8001f3a:	6819      	ldr	r1, [r3, #0]
 8001f3c:	2390      	movs	r3, #144	; 0x90
 8001f3e:	18f8      	adds	r0, r7, r3
 8001f40:	23b0      	movs	r3, #176	; 0xb0
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	23ac      	movs	r3, #172	; 0xac
 8001f4a:	18fb      	adds	r3, r7, r3
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	9300      	str	r3, [sp, #0]
 8001f50:	0013      	movs	r3, r2
 8001f52:	220a      	movs	r2, #10
 8001f54:	f7ff fe2c 	bl	8001bb0 <_PrintInt>
        break;
 8001f58:	e080      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      case 'u':
        v = va_arg(*pParamList, int);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	1d19      	adds	r1, r3, #4
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6011      	str	r1, [r2, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	22b8      	movs	r2, #184	; 0xb8
 8001f68:	18b9      	adds	r1, r7, r2
 8001f6a:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8001f6c:	18bb      	adds	r3, r7, r2
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	23b4      	movs	r3, #180	; 0xb4
 8001f72:	18fb      	adds	r3, r7, r3
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	2390      	movs	r3, #144	; 0x90
 8001f78:	18f8      	adds	r0, r7, r3
 8001f7a:	23b0      	movs	r3, #176	; 0xb0
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	23ac      	movs	r3, #172	; 0xac
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	0013      	movs	r3, r2
 8001f8c:	220a      	movs	r2, #10
 8001f8e:	f7ff fd5b 	bl	8001a48 <_PrintUnsigned>
        break;
 8001f92:	e063      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	1d19      	adds	r1, r3, #4
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	6011      	str	r1, [r2, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	22b8      	movs	r2, #184	; 0xb8
 8001fa2:	18b9      	adds	r1, r7, r2
 8001fa4:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8001fa6:	18bb      	adds	r3, r7, r2
 8001fa8:	6819      	ldr	r1, [r3, #0]
 8001faa:	23b4      	movs	r3, #180	; 0xb4
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	2390      	movs	r3, #144	; 0x90
 8001fb2:	18f8      	adds	r0, r7, r3
 8001fb4:	23b0      	movs	r3, #176	; 0xb0
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	9301      	str	r3, [sp, #4]
 8001fbc:	23ac      	movs	r3, #172	; 0xac
 8001fbe:	18fb      	adds	r3, r7, r3
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	2210      	movs	r2, #16
 8001fc8:	f7ff fd3e 	bl	8001a48 <_PrintUnsigned>
        break;
 8001fcc:	e046      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	1d19      	adds	r1, r3, #4
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6011      	str	r1, [r2, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	22a8      	movs	r2, #168	; 0xa8
 8001fdc:	18ba      	adds	r2, r7, r2
 8001fde:	6013      	str	r3, [r2, #0]
          do {
            c = *s;
 8001fe0:	21bf      	movs	r1, #191	; 0xbf
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	20a8      	movs	r0, #168	; 0xa8
 8001fe6:	183a      	adds	r2, r7, r0
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	7812      	ldrb	r2, [r2, #0]
 8001fec:	701a      	strb	r2, [r3, #0]
            s++;
 8001fee:	0002      	movs	r2, r0
 8001ff0:	18bb      	adds	r3, r7, r2
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	18ba      	adds	r2, r7, r2
 8001ff8:	6013      	str	r3, [r2, #0]
            if (c == '\0') {
 8001ffa:	187b      	adds	r3, r7, r1
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d00c      	beq.n	800201c <SEGGER_RTT_vprintf+0x31c>
              break;
            }
           _StoreChar(&BufferDesc, c);
 8002002:	187b      	adds	r3, r7, r1
 8002004:	781a      	ldrb	r2, [r3, #0]
 8002006:	2490      	movs	r4, #144	; 0x90
 8002008:	193b      	adds	r3, r7, r4
 800200a:	0011      	movs	r1, r2
 800200c:	0018      	movs	r0, r3
 800200e:	f7ff fcda 	bl	80019c6 <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
 8002012:	193b      	adds	r3, r7, r4
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b00      	cmp	r3, #0
 8002018:	dae2      	bge.n	8001fe0 <SEGGER_RTT_vprintf+0x2e0>
        }
        break;
 800201a:	e01f      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
              break;
 800201c:	46c0      	nop			; (mov r8, r8)
        break;
 800201e:	e01d      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      case 'p':
        v = va_arg(*pParamList, int);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	1d19      	adds	r1, r3, #4
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6011      	str	r1, [r2, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	22b8      	movs	r2, #184	; 0xb8
 800202e:	18b9      	adds	r1, r7, r2
 8002030:	600b      	str	r3, [r1, #0]
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8002032:	18bb      	adds	r3, r7, r2
 8002034:	6819      	ldr	r1, [r3, #0]
 8002036:	2390      	movs	r3, #144	; 0x90
 8002038:	18f8      	adds	r0, r7, r3
 800203a:	2300      	movs	r3, #0
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	2308      	movs	r3, #8
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	2308      	movs	r3, #8
 8002044:	2210      	movs	r2, #16
 8002046:	f7ff fcff 	bl	8001a48 <_PrintUnsigned>
        break;
 800204a:	e007      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800204c:	2390      	movs	r3, #144	; 0x90
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	2125      	movs	r1, #37	; 0x25
 8002052:	0018      	movs	r0, r3
 8002054:	f7ff fcb7 	bl	80019c6 <_StoreChar>
        break;
 8002058:	e000      	b.n	800205c <SEGGER_RTT_vprintf+0x35c>
      default:
        break;
 800205a:	46c0      	nop			; (mov r8, r8)
      }
      sFormat++;
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	3301      	adds	r3, #1
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	e008      	b.n	8002076 <SEGGER_RTT_vprintf+0x376>
    } else {
      _StoreChar(&BufferDesc, c);
 8002064:	23bf      	movs	r3, #191	; 0xbf
 8002066:	18fb      	adds	r3, r7, r3
 8002068:	781a      	ldrb	r2, [r3, #0]
 800206a:	2390      	movs	r3, #144	; 0x90
 800206c:	18fb      	adds	r3, r7, r3
 800206e:	0011      	movs	r1, r2
 8002070:	0018      	movs	r0, r3
 8002072:	f7ff fca8 	bl	80019c6 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8002076:	2390      	movs	r3, #144	; 0x90
 8002078:	18fb      	adds	r3, r7, r3
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db00      	blt.n	8002082 <SEGGER_RTT_vprintf+0x382>
 8002080:	e655      	b.n	8001d2e <SEGGER_RTT_vprintf+0x2e>
 8002082:	e000      	b.n	8002086 <SEGGER_RTT_vprintf+0x386>
      break;
 8002084:	46c0      	nop			; (mov r8, r8)

  if (BufferDesc.ReturnValue > 0) {
 8002086:	2290      	movs	r2, #144	; 0x90
 8002088:	18bb      	adds	r3, r7, r2
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	dd13      	ble.n	80020b8 <SEGGER_RTT_vprintf+0x3b8>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 8002090:	18bb      	adds	r3, r7, r2
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <SEGGER_RTT_vprintf+0x3a8>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8002098:	18bb      	adds	r3, r7, r2
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	2310      	movs	r3, #16
 800209e:	18f9      	adds	r1, r7, r3
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	0018      	movs	r0, r3
 80020a4:	f7ff fc60 	bl	8001968 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 80020a8:	2190      	movs	r1, #144	; 0x90
 80020aa:	187b      	adds	r3, r7, r1
 80020ac:	68da      	ldr	r2, [r3, #12]
 80020ae:	187b      	adds	r3, r7, r1
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	18d2      	adds	r2, r2, r3
 80020b4:	187b      	adds	r3, r7, r1
 80020b6:	60da      	str	r2, [r3, #12]
  }
  return BufferDesc.ReturnValue;
 80020b8:	2390      	movs	r3, #144	; 0x90
 80020ba:	18fb      	adds	r3, r7, r3
 80020bc:	68db      	ldr	r3, [r3, #12]
}
 80020be:	0018      	movs	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	b031      	add	sp, #196	; 0xc4
 80020c4:	bd90      	pop	{r4, r7, pc}
 80020c6:	46c0      	nop			; (mov r8, r8)
 80020c8:	08005418 	.word	0x08005418

080020cc <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 80020cc:	b40e      	push	{r1, r2, r3}
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b085      	sub	sp, #20
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 80020d6:	2320      	movs	r3, #32
 80020d8:	18fb      	adds	r3, r7, r3
 80020da:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 80020dc:	2308      	movs	r3, #8
 80020de:	18fa      	adds	r2, r7, r3
 80020e0:	69f9      	ldr	r1, [r7, #28]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	0018      	movs	r0, r3
 80020e6:	f7ff fe0b 	bl	8001d00 <SEGGER_RTT_vprintf>
 80020ea:	0003      	movs	r3, r0
 80020ec:	60fb      	str	r3, [r7, #12]
  va_end(ParamList);
  return r;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	0018      	movs	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	b005      	add	sp, #20
 80020f6:	bc80      	pop	{r7}
 80020f8:	bc08      	pop	{r3}
 80020fa:	b003      	add	sp, #12
 80020fc:	4718      	bx	r3

080020fe <RingBuffer_Init>:
#include "ringbuffer.h"


void RingBuffer_Init(RingBuffer_Types* ringbuffer, int BufferSize)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
 8002106:	6039      	str	r1, [r7, #0]
    ringbuffer->BufferSize = BufferSize;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	601a      	str	r2, [r3, #0]
    ringbuffer->Head = 0;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	605a      	str	r2, [r3, #4]
    ringbuffer->Tail = 0;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
    ringbuffer->u8Buffer = (uint8_t*)malloc(BufferSize*sizeof(uint8_t));
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	0018      	movs	r0, r3
 800211e:	f002 feef 	bl	8004f00 <malloc>
 8002122:	0003      	movs	r3, r0
 8002124:	001a      	movs	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	60da      	str	r2, [r3, #12]
}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	46bd      	mov	sp, r7
 800212e:	b002      	add	sp, #8
 8002130:	bd80      	pop	{r7, pc}

08002132 <RingBuffer_Push>:

// Day 1 Byte vào RingBuffer
uint8_t RingBuffer_Push(RingBuffer_Types* ringbuffer, uint8_t BytePush)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
 800213a:	000a      	movs	r2, r1
 800213c:	1cfb      	adds	r3, r7, #3
 800213e:	701a      	strb	r2, [r3, #0]
    if((ringbuffer->Head - ringbuffer->Tail == (ringbuffer->BufferSize - 1))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	1ad2      	subs	r2, r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	3b01      	subs	r3, #1
 8002150:	429a      	cmp	r2, r3
 8002152:	d009      	beq.n	8002168 <RingBuffer_Push+0x36>
       || (ringbuffer->Tail - ringbuffer->Head == (ringbuffer->BufferSize - 1)))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	1ad2      	subs	r2, r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	3b01      	subs	r3, #1
 8002164:	429a      	cmp	r2, r3
 8002166:	d101      	bne.n	800216c <RingBuffer_Push+0x3a>
       {
        return E_NOT_OK; // return E_NOT_OK khi bo nho Full
 8002168:	2300      	movs	r3, #0
 800216a:	e018      	b.n	800219e <RingBuffer_Push+0x6c>
       }
    ringbuffer->u8Buffer[ringbuffer->Head] = BytePush;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68da      	ldr	r2, [r3, #12]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	18d3      	adds	r3, r2, r3
 8002176:	1cfa      	adds	r2, r7, #3
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Head == (ringbuffer->BufferSize - 1))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3b01      	subs	r3, #1
 8002186:	429a      	cmp	r2, r3
 8002188:	d103      	bne.n	8002192 <RingBuffer_Push+0x60>
    {
        ringbuffer->Head = 0;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	e004      	b.n	800219c <RingBuffer_Push+0x6a>
    }
    else
    {
        ringbuffer->Head += 1;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	605a      	str	r2, [r3, #4]
    }
    return E_OK;
 800219c:	2301      	movs	r3, #1
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b002      	add	sp, #8
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <RingBuffer_Pop>:

// Doc 1 byte tư RingBuffer
uint8_t RingBuffer_Pop(RingBuffer_Types* ringbuffer)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b084      	sub	sp, #16
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
    uint8_t BytePush = 0;
 80021ae:	210f      	movs	r1, #15
 80021b0:	187b      	adds	r3, r7, r1
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Head == ringbuffer->Tail)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d102      	bne.n	80021c8 <RingBuffer_Pop+0x22>
    {
        return BytePush; // Return Null khi bo nho Empty
 80021c2:	187b      	adds	r3, r7, r1
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	e01b      	b.n	8002200 <RingBuffer_Pop+0x5a>
    }
    BytePush = ringbuffer->u8Buffer[ringbuffer->Tail];
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68da      	ldr	r2, [r3, #12]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	18d2      	adds	r2, r2, r3
 80021d2:	230f      	movs	r3, #15
 80021d4:	18fb      	adds	r3, r7, r3
 80021d6:	7812      	ldrb	r2, [r2, #0]
 80021d8:	701a      	strb	r2, [r3, #0]
    if(ringbuffer->Tail == (ringbuffer->BufferSize - 1))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d103      	bne.n	80021f0 <RingBuffer_Pop+0x4a>
    {
        ringbuffer->Tail = 0;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	e004      	b.n	80021fa <RingBuffer_Pop+0x54>
    }
    else
    {
        ringbuffer->Tail += 1;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	1c5a      	adds	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	609a      	str	r2, [r3, #8]
    }
    return BytePush;
 80021fa:	230f      	movs	r3, #15
 80021fc:	18fb      	adds	r3, r7, r3
 80021fe:	781b      	ldrb	r3, [r3, #0]
}
 8002200:	0018      	movs	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	b004      	add	sp, #16
 8002206:	bd80      	pop	{r7, pc}

08002208 <RingBuffer_GetBuffer>:
// Doc toan bo du lieu trong RingBuffer gán vào return Buffer
void RingBuffer_GetBuffer(GSM_atc_Buffer_TypDef* retBuffer, RingBuffer_Types* ringbuffer)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
    int Num_Elements = RingBuffer_GetNumberElements(ringbuffer);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	0018      	movs	r0, r3
 8002216:	f000 f834 	bl	8002282 <RingBuffer_GetNumberElements>
 800221a:	0003      	movs	r3, r0
 800221c:	60bb      	str	r3, [r7, #8]
    if(Num_Elements == 0)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d02a      	beq.n	800227a <RingBuffer_GetBuffer+0x72>
    {
    	return;
    }
    for(int CountByte = retBuffer->index; CountByte < retBuffer->index + Num_Elements; CountByte ++)
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	5ad3      	ldrh	r3, [r2, r3]
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	e00d      	b.n	800224c <RingBuffer_GetBuffer+0x44>
    {
        retBuffer->u8Buffer[CountByte] = RingBuffer_Pop(ringbuffer);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	0018      	movs	r0, r3
 8002234:	f7ff ffb7 	bl	80021a6 <RingBuffer_Pop>
 8002238:	0003      	movs	r3, r0
 800223a:	0019      	movs	r1, r3
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	18d3      	adds	r3, r2, r3
 8002242:	1c0a      	adds	r2, r1, #0
 8002244:	701a      	strb	r2, [r3, #0]
    for(int CountByte = retBuffer->index; CountByte < retBuffer->index + Num_Elements; CountByte ++)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	3301      	adds	r3, #1
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	2380      	movs	r3, #128	; 0x80
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	5ad3      	ldrh	r3, [r2, r3]
 8002254:	001a      	movs	r2, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	18d3      	adds	r3, r2, r3
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	429a      	cmp	r2, r3
 800225e:	dbe7      	blt.n	8002230 <RingBuffer_GetBuffer+0x28>
    }
    retBuffer->index += Num_Elements;
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	5ad2      	ldrh	r2, [r2, r3]
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	b29b      	uxth	r3, r3
 800226c:	18d3      	adds	r3, r2, r3
 800226e:	b299      	uxth	r1, r3
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	52d1      	strh	r1, [r2, r3]
 8002278:	e000      	b.n	800227c <RingBuffer_GetBuffer+0x74>
    	return;
 800227a:	46c0      	nop			; (mov r8, r8)
}
 800227c:	46bd      	mov	sp, r7
 800227e:	b004      	add	sp, #16
 8002280:	bd80      	pop	{r7, pc}

08002282 <RingBuffer_GetNumberElements>:

// Lay tong so byte du lieu trong RingBuffer
int RingBuffer_GetNumberElements(RingBuffer_Types* ringbuffer)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b084      	sub	sp, #16
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
    int Num_Element = 0;
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
    if (ringbuffer->Head >= ringbuffer->Tail)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	429a      	cmp	r2, r3
 8002298:	db06      	blt.n	80022a8 <RingBuffer_GetNumberElements+0x26>
    {
        Num_Element = ringbuffer->Head - ringbuffer->Tail;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	e008      	b.n	80022ba <RingBuffer_GetNumberElements+0x38>
    }
    else
    {
        Num_Element = ringbuffer->BufferSize - ringbuffer->Tail + ringbuffer->Head;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	1ad2      	subs	r2, r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	18d3      	adds	r3, r2, r3
 80022b8:	60fb      	str	r3, [r7, #12]
    }
    return Num_Element;
 80022ba:	68fb      	ldr	r3, [r7, #12]
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b004      	add	sp, #16
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_Init+0x3c>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_Init+0x3c>)
 80022d6:	2140      	movs	r1, #64	; 0x40
 80022d8:	430a      	orrs	r2, r1
 80022da:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022dc:	2003      	movs	r0, #3
 80022de:	f000 f811 	bl	8002304 <HAL_InitTick>
 80022e2:	1e03      	subs	r3, r0, #0
 80022e4:	d003      	beq.n	80022ee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	e001      	b.n	80022f2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ee:	f7fe fb11 	bl	8000914 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f2:	1dfb      	adds	r3, r7, #7
 80022f4:	781b      	ldrb	r3, [r3, #0]
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b002      	add	sp, #8
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	40022000 	.word	0x40022000

08002304 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002304:	b590      	push	{r4, r7, lr}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800230c:	4b14      	ldr	r3, [pc, #80]	; (8002360 <HAL_InitTick+0x5c>)
 800230e:	681c      	ldr	r4, [r3, #0]
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <HAL_InitTick+0x60>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	0019      	movs	r1, r3
 8002316:	23fa      	movs	r3, #250	; 0xfa
 8002318:	0098      	lsls	r0, r3, #2
 800231a:	f7fd fefd 	bl	8000118 <__udivsi3>
 800231e:	0003      	movs	r3, r0
 8002320:	0019      	movs	r1, r3
 8002322:	0020      	movs	r0, r4
 8002324:	f7fd fef8 	bl	8000118 <__udivsi3>
 8002328:	0003      	movs	r3, r0
 800232a:	0018      	movs	r0, r3
 800232c:	f000 f90b 	bl	8002546 <HAL_SYSTICK_Config>
 8002330:	1e03      	subs	r3, r0, #0
 8002332:	d001      	beq.n	8002338 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e00f      	b.n	8002358 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b03      	cmp	r3, #3
 800233c:	d80b      	bhi.n	8002356 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	2301      	movs	r3, #1
 8002342:	425b      	negs	r3, r3
 8002344:	2200      	movs	r2, #0
 8002346:	0018      	movs	r0, r3
 8002348:	f000 f8d8 	bl	80024fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <HAL_InitTick+0x64>)
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	e000      	b.n	8002358 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b003      	add	sp, #12
 800235e:	bd90      	pop	{r4, r7, pc}
 8002360:	20000000 	.word	0x20000000
 8002364:	20000008 	.word	0x20000008
 8002368:	20000004 	.word	0x20000004

0800236c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002370:	4b05      	ldr	r3, [pc, #20]	; (8002388 <HAL_IncTick+0x1c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	001a      	movs	r2, r3
 8002376:	4b05      	ldr	r3, [pc, #20]	; (800238c <HAL_IncTick+0x20>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	18d2      	adds	r2, r2, r3
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <HAL_IncTick+0x20>)
 800237e:	601a      	str	r2, [r3, #0]
}
 8002380:	46c0      	nop			; (mov r8, r8)
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	20000008 	.word	0x20000008
 800238c:	20000404 	.word	0x20000404

08002390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  return uwTick;
 8002394:	4b02      	ldr	r3, [pc, #8]	; (80023a0 <HAL_GetTick+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	20000404 	.word	0x20000404

080023a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	0002      	movs	r2, r0
 80023ac:	1dfb      	adds	r3, r7, #7
 80023ae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023b0:	1dfb      	adds	r3, r7, #7
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b7f      	cmp	r3, #127	; 0x7f
 80023b6:	d809      	bhi.n	80023cc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023b8:	1dfb      	adds	r3, r7, #7
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	001a      	movs	r2, r3
 80023be:	231f      	movs	r3, #31
 80023c0:	401a      	ands	r2, r3
 80023c2:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <__NVIC_EnableIRQ+0x30>)
 80023c4:	2101      	movs	r1, #1
 80023c6:	4091      	lsls	r1, r2
 80023c8:	000a      	movs	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]
  }
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	e000e100 	.word	0xe000e100

080023d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d8:	b590      	push	{r4, r7, lr}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	0002      	movs	r2, r0
 80023e0:	6039      	str	r1, [r7, #0]
 80023e2:	1dfb      	adds	r3, r7, #7
 80023e4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023e6:	1dfb      	adds	r3, r7, #7
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	2b7f      	cmp	r3, #127	; 0x7f
 80023ec:	d828      	bhi.n	8002440 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023ee:	4a2f      	ldr	r2, [pc, #188]	; (80024ac <__NVIC_SetPriority+0xd4>)
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	b25b      	sxtb	r3, r3
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	33c0      	adds	r3, #192	; 0xc0
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	589b      	ldr	r3, [r3, r2]
 80023fe:	1dfa      	adds	r2, r7, #7
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	0011      	movs	r1, r2
 8002404:	2203      	movs	r2, #3
 8002406:	400a      	ands	r2, r1
 8002408:	00d2      	lsls	r2, r2, #3
 800240a:	21ff      	movs	r1, #255	; 0xff
 800240c:	4091      	lsls	r1, r2
 800240e:	000a      	movs	r2, r1
 8002410:	43d2      	mvns	r2, r2
 8002412:	401a      	ands	r2, r3
 8002414:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	019b      	lsls	r3, r3, #6
 800241a:	22ff      	movs	r2, #255	; 0xff
 800241c:	401a      	ands	r2, r3
 800241e:	1dfb      	adds	r3, r7, #7
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	0018      	movs	r0, r3
 8002424:	2303      	movs	r3, #3
 8002426:	4003      	ands	r3, r0
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800242c:	481f      	ldr	r0, [pc, #124]	; (80024ac <__NVIC_SetPriority+0xd4>)
 800242e:	1dfb      	adds	r3, r7, #7
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b25b      	sxtb	r3, r3
 8002434:	089b      	lsrs	r3, r3, #2
 8002436:	430a      	orrs	r2, r1
 8002438:	33c0      	adds	r3, #192	; 0xc0
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800243e:	e031      	b.n	80024a4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002440:	4a1b      	ldr	r2, [pc, #108]	; (80024b0 <__NVIC_SetPriority+0xd8>)
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	0019      	movs	r1, r3
 8002448:	230f      	movs	r3, #15
 800244a:	400b      	ands	r3, r1
 800244c:	3b08      	subs	r3, #8
 800244e:	089b      	lsrs	r3, r3, #2
 8002450:	3306      	adds	r3, #6
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	18d3      	adds	r3, r2, r3
 8002456:	3304      	adds	r3, #4
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	1dfa      	adds	r2, r7, #7
 800245c:	7812      	ldrb	r2, [r2, #0]
 800245e:	0011      	movs	r1, r2
 8002460:	2203      	movs	r2, #3
 8002462:	400a      	ands	r2, r1
 8002464:	00d2      	lsls	r2, r2, #3
 8002466:	21ff      	movs	r1, #255	; 0xff
 8002468:	4091      	lsls	r1, r2
 800246a:	000a      	movs	r2, r1
 800246c:	43d2      	mvns	r2, r2
 800246e:	401a      	ands	r2, r3
 8002470:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	019b      	lsls	r3, r3, #6
 8002476:	22ff      	movs	r2, #255	; 0xff
 8002478:	401a      	ands	r2, r3
 800247a:	1dfb      	adds	r3, r7, #7
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	0018      	movs	r0, r3
 8002480:	2303      	movs	r3, #3
 8002482:	4003      	ands	r3, r0
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002488:	4809      	ldr	r0, [pc, #36]	; (80024b0 <__NVIC_SetPriority+0xd8>)
 800248a:	1dfb      	adds	r3, r7, #7
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	001c      	movs	r4, r3
 8002490:	230f      	movs	r3, #15
 8002492:	4023      	ands	r3, r4
 8002494:	3b08      	subs	r3, #8
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	430a      	orrs	r2, r1
 800249a:	3306      	adds	r3, #6
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	18c3      	adds	r3, r0, r3
 80024a0:	3304      	adds	r3, #4
 80024a2:	601a      	str	r2, [r3, #0]
}
 80024a4:	46c0      	nop			; (mov r8, r8)
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b003      	add	sp, #12
 80024aa:	bd90      	pop	{r4, r7, pc}
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	1e5a      	subs	r2, r3, #1
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	045b      	lsls	r3, r3, #17
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d301      	bcc.n	80024cc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024c8:	2301      	movs	r3, #1
 80024ca:	e010      	b.n	80024ee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024cc:	4b0a      	ldr	r3, [pc, #40]	; (80024f8 <SysTick_Config+0x44>)
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	3a01      	subs	r2, #1
 80024d2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024d4:	2301      	movs	r3, #1
 80024d6:	425b      	negs	r3, r3
 80024d8:	2103      	movs	r1, #3
 80024da:	0018      	movs	r0, r3
 80024dc:	f7ff ff7c 	bl	80023d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e0:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <SysTick_Config+0x44>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024e6:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <SysTick_Config+0x44>)
 80024e8:	2207      	movs	r2, #7
 80024ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	0018      	movs	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	b002      	add	sp, #8
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	e000e010 	.word	0xe000e010

080024fc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607a      	str	r2, [r7, #4]
 8002506:	210f      	movs	r1, #15
 8002508:	187b      	adds	r3, r7, r1
 800250a:	1c02      	adds	r2, r0, #0
 800250c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800250e:	68ba      	ldr	r2, [r7, #8]
 8002510:	187b      	adds	r3, r7, r1
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	b25b      	sxtb	r3, r3
 8002516:	0011      	movs	r1, r2
 8002518:	0018      	movs	r0, r3
 800251a:	f7ff ff5d 	bl	80023d8 <__NVIC_SetPriority>
}
 800251e:	46c0      	nop			; (mov r8, r8)
 8002520:	46bd      	mov	sp, r7
 8002522:	b004      	add	sp, #16
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b082      	sub	sp, #8
 800252a:	af00      	add	r7, sp, #0
 800252c:	0002      	movs	r2, r0
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002532:	1dfb      	adds	r3, r7, #7
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b25b      	sxtb	r3, r3
 8002538:	0018      	movs	r0, r3
 800253a:	f7ff ff33 	bl	80023a4 <__NVIC_EnableIRQ>
}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0018      	movs	r0, r3
 8002552:	f7ff ffaf 	bl	80024b4 <SysTick_Config>
 8002556:	0003      	movs	r3, r0
}
 8002558:	0018      	movs	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	b002      	add	sp, #8
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002568:	230f      	movs	r3, #15
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	2200      	movs	r2, #0
 800256e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2225      	movs	r2, #37	; 0x25
 8002574:	5c9b      	ldrb	r3, [r3, r2]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b02      	cmp	r3, #2
 800257a:	d008      	beq.n	800258e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2204      	movs	r2, #4
 8002580:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2224      	movs	r2, #36	; 0x24
 8002586:	2100      	movs	r1, #0
 8002588:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e024      	b.n	80025d8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	210e      	movs	r1, #14
 800259a:	438a      	bics	r2, r1
 800259c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2101      	movs	r1, #1
 80025aa:	438a      	bics	r2, r1
 80025ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025b2:	221c      	movs	r2, #28
 80025b4:	401a      	ands	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	2101      	movs	r1, #1
 80025bc:	4091      	lsls	r1, r2
 80025be:	000a      	movs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2225      	movs	r2, #37	; 0x25
 80025c6:	2101      	movs	r1, #1
 80025c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2224      	movs	r2, #36	; 0x24
 80025ce:	2100      	movs	r1, #0
 80025d0:	5499      	strb	r1, [r3, r2]

    return status;
 80025d2:	230f      	movs	r3, #15
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80025d8:	0018      	movs	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	b004      	add	sp, #16
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e8:	210f      	movs	r1, #15
 80025ea:	187b      	adds	r3, r7, r1
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2225      	movs	r2, #37	; 0x25
 80025f4:	5c9b      	ldrb	r3, [r3, r2]
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d006      	beq.n	800260a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2204      	movs	r2, #4
 8002600:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002602:	187b      	adds	r3, r7, r1
 8002604:	2201      	movs	r2, #1
 8002606:	701a      	strb	r2, [r3, #0]
 8002608:	e02a      	b.n	8002660 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	210e      	movs	r1, #14
 8002616:	438a      	bics	r2, r1
 8002618:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2101      	movs	r1, #1
 8002626:	438a      	bics	r2, r1
 8002628:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262e:	221c      	movs	r2, #28
 8002630:	401a      	ands	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	2101      	movs	r1, #1
 8002638:	4091      	lsls	r1, r2
 800263a:	000a      	movs	r2, r1
 800263c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2225      	movs	r2, #37	; 0x25
 8002642:	2101      	movs	r1, #1
 8002644:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2224      	movs	r2, #36	; 0x24
 800264a:	2100      	movs	r1, #0
 800264c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002652:	2b00      	cmp	r3, #0
 8002654:	d004      	beq.n	8002660 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	0010      	movs	r0, r2
 800265e:	4798      	blx	r3
    }
  }
  return status;
 8002660:	230f      	movs	r3, #15
 8002662:	18fb      	adds	r3, r7, r3
 8002664:	781b      	ldrb	r3, [r3, #0]
}
 8002666:	0018      	movs	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	b004      	add	sp, #16
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002682:	2300      	movs	r3, #0
 8002684:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002686:	e155      	b.n	8002934 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2101      	movs	r1, #1
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	4091      	lsls	r1, r2
 8002692:	000a      	movs	r2, r1
 8002694:	4013      	ands	r3, r2
 8002696:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d100      	bne.n	80026a0 <HAL_GPIO_Init+0x30>
 800269e:	e146      	b.n	800292e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	4013      	ands	r3, r2
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d005      	beq.n	80026b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2203      	movs	r2, #3
 80026b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d130      	bne.n	800271a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	2203      	movs	r2, #3
 80026c4:	409a      	lsls	r2, r3
 80026c6:	0013      	movs	r3, r2
 80026c8:	43da      	mvns	r2, r3
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68da      	ldr	r2, [r3, #12]
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	409a      	lsls	r2, r3
 80026da:	0013      	movs	r3, r2
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4313      	orrs	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026ee:	2201      	movs	r2, #1
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
 80026f4:	0013      	movs	r3, r2
 80026f6:	43da      	mvns	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4013      	ands	r3, r2
 80026fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	091b      	lsrs	r3, r3, #4
 8002704:	2201      	movs	r2, #1
 8002706:	401a      	ands	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	409a      	lsls	r2, r3
 800270c:	0013      	movs	r3, r2
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	4313      	orrs	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2203      	movs	r2, #3
 8002720:	4013      	ands	r3, r2
 8002722:	2b03      	cmp	r3, #3
 8002724:	d017      	beq.n	8002756 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	2203      	movs	r2, #3
 8002732:	409a      	lsls	r2, r3
 8002734:	0013      	movs	r3, r2
 8002736:	43da      	mvns	r2, r3
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	4013      	ands	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	409a      	lsls	r2, r3
 8002748:	0013      	movs	r3, r2
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	4313      	orrs	r3, r2
 800274e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2203      	movs	r2, #3
 800275c:	4013      	ands	r3, r2
 800275e:	2b02      	cmp	r3, #2
 8002760:	d123      	bne.n	80027aa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	08da      	lsrs	r2, r3, #3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3208      	adds	r2, #8
 800276a:	0092      	lsls	r2, r2, #2
 800276c:	58d3      	ldr	r3, [r2, r3]
 800276e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	2207      	movs	r2, #7
 8002774:	4013      	ands	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	220f      	movs	r2, #15
 800277a:	409a      	lsls	r2, r3
 800277c:	0013      	movs	r3, r2
 800277e:	43da      	mvns	r2, r3
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4013      	ands	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	2107      	movs	r1, #7
 800278e:	400b      	ands	r3, r1
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	409a      	lsls	r2, r3
 8002794:	0013      	movs	r3, r2
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	08da      	lsrs	r2, r3, #3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3208      	adds	r2, #8
 80027a4:	0092      	lsls	r2, r2, #2
 80027a6:	6939      	ldr	r1, [r7, #16]
 80027a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	2203      	movs	r2, #3
 80027b6:	409a      	lsls	r2, r3
 80027b8:	0013      	movs	r3, r2
 80027ba:	43da      	mvns	r2, r3
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4013      	ands	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2203      	movs	r2, #3
 80027c8:	401a      	ands	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	409a      	lsls	r2, r3
 80027d0:	0013      	movs	r3, r2
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	23c0      	movs	r3, #192	; 0xc0
 80027e4:	029b      	lsls	r3, r3, #10
 80027e6:	4013      	ands	r3, r2
 80027e8:	d100      	bne.n	80027ec <HAL_GPIO_Init+0x17c>
 80027ea:	e0a0      	b.n	800292e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ec:	4b57      	ldr	r3, [pc, #348]	; (800294c <HAL_GPIO_Init+0x2dc>)
 80027ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027f0:	4b56      	ldr	r3, [pc, #344]	; (800294c <HAL_GPIO_Init+0x2dc>)
 80027f2:	2101      	movs	r1, #1
 80027f4:	430a      	orrs	r2, r1
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80027f8:	4a55      	ldr	r2, [pc, #340]	; (8002950 <HAL_GPIO_Init+0x2e0>)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	089b      	lsrs	r3, r3, #2
 80027fe:	3302      	adds	r3, #2
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	589b      	ldr	r3, [r3, r2]
 8002804:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2203      	movs	r2, #3
 800280a:	4013      	ands	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	220f      	movs	r2, #15
 8002810:	409a      	lsls	r2, r3
 8002812:	0013      	movs	r3, r2
 8002814:	43da      	mvns	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	23a0      	movs	r3, #160	; 0xa0
 8002820:	05db      	lsls	r3, r3, #23
 8002822:	429a      	cmp	r2, r3
 8002824:	d01f      	beq.n	8002866 <HAL_GPIO_Init+0x1f6>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a4a      	ldr	r2, [pc, #296]	; (8002954 <HAL_GPIO_Init+0x2e4>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d019      	beq.n	8002862 <HAL_GPIO_Init+0x1f2>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a49      	ldr	r2, [pc, #292]	; (8002958 <HAL_GPIO_Init+0x2e8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <HAL_GPIO_Init+0x1ee>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a48      	ldr	r2, [pc, #288]	; (800295c <HAL_GPIO_Init+0x2ec>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d00d      	beq.n	800285a <HAL_GPIO_Init+0x1ea>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a47      	ldr	r2, [pc, #284]	; (8002960 <HAL_GPIO_Init+0x2f0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d007      	beq.n	8002856 <HAL_GPIO_Init+0x1e6>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a46      	ldr	r2, [pc, #280]	; (8002964 <HAL_GPIO_Init+0x2f4>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_GPIO_Init+0x1e2>
 800284e:	2305      	movs	r3, #5
 8002850:	e00a      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 8002852:	2306      	movs	r3, #6
 8002854:	e008      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 8002856:	2304      	movs	r3, #4
 8002858:	e006      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 800285a:	2303      	movs	r3, #3
 800285c:	e004      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 800285e:	2302      	movs	r3, #2
 8002860:	e002      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 8002862:	2301      	movs	r3, #1
 8002864:	e000      	b.n	8002868 <HAL_GPIO_Init+0x1f8>
 8002866:	2300      	movs	r3, #0
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	2103      	movs	r1, #3
 800286c:	400a      	ands	r2, r1
 800286e:	0092      	lsls	r2, r2, #2
 8002870:	4093      	lsls	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002878:	4935      	ldr	r1, [pc, #212]	; (8002950 <HAL_GPIO_Init+0x2e0>)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	089b      	lsrs	r3, r3, #2
 800287e:	3302      	adds	r3, #2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002886:	4b38      	ldr	r3, [pc, #224]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	43da      	mvns	r2, r3
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4013      	ands	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	025b      	lsls	r3, r3, #9
 800289e:	4013      	ands	r3, r2
 80028a0:	d003      	beq.n	80028aa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80028aa:	4b2f      	ldr	r3, [pc, #188]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80028b0:	4b2d      	ldr	r3, [pc, #180]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	43da      	mvns	r2, r3
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4013      	ands	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	2380      	movs	r3, #128	; 0x80
 80028c6:	029b      	lsls	r3, r3, #10
 80028c8:	4013      	ands	r3, r2
 80028ca:	d003      	beq.n	80028d4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80028d4:	4b24      	ldr	r3, [pc, #144]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028da:	4b23      	ldr	r3, [pc, #140]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	43da      	mvns	r2, r3
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4013      	ands	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685a      	ldr	r2, [r3, #4]
 80028ee:	2380      	movs	r3, #128	; 0x80
 80028f0:	035b      	lsls	r3, r3, #13
 80028f2:	4013      	ands	r3, r2
 80028f4:	d003      	beq.n	80028fe <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028fe:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002904:	4b18      	ldr	r3, [pc, #96]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	43da      	mvns	r2, r3
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4013      	ands	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	2380      	movs	r3, #128	; 0x80
 800291a:	039b      	lsls	r3, r3, #14
 800291c:	4013      	ands	r3, r2
 800291e:	d003      	beq.n	8002928 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	4313      	orrs	r3, r2
 8002926:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002928:	4b0f      	ldr	r3, [pc, #60]	; (8002968 <HAL_GPIO_Init+0x2f8>)
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	3301      	adds	r3, #1
 8002932:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	40da      	lsrs	r2, r3
 800293c:	1e13      	subs	r3, r2, #0
 800293e:	d000      	beq.n	8002942 <HAL_GPIO_Init+0x2d2>
 8002940:	e6a2      	b.n	8002688 <HAL_GPIO_Init+0x18>
  }
}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b006      	add	sp, #24
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	40010000 	.word	0x40010000
 8002954:	50000400 	.word	0x50000400
 8002958:	50000800 	.word	0x50000800
 800295c:	50000c00 	.word	0x50000c00
 8002960:	50001000 	.word	0x50001000
 8002964:	50001c00 	.word	0x50001c00
 8002968:	40010400 	.word	0x40010400

0800296c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	0008      	movs	r0, r1
 8002976:	0011      	movs	r1, r2
 8002978:	1cbb      	adds	r3, r7, #2
 800297a:	1c02      	adds	r2, r0, #0
 800297c:	801a      	strh	r2, [r3, #0]
 800297e:	1c7b      	adds	r3, r7, #1
 8002980:	1c0a      	adds	r2, r1, #0
 8002982:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002984:	1c7b      	adds	r3, r7, #1
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d004      	beq.n	8002996 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800298c:	1cbb      	adds	r3, r7, #2
 800298e:	881a      	ldrh	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002994:	e003      	b.n	800299e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002996:	1cbb      	adds	r3, r7, #2
 8002998:	881a      	ldrh	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	46bd      	mov	sp, r7
 80029a2:	b002      	add	sp, #8
 80029a4:	bd80      	pop	{r7, pc}
	...

080029a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a8:	b5b0      	push	{r4, r5, r7, lr}
 80029aa:	b08a      	sub	sp, #40	; 0x28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d102      	bne.n	80029bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	f000 fb6c 	bl	8003094 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029bc:	4bc8      	ldr	r3, [pc, #800]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	220c      	movs	r2, #12
 80029c2:	4013      	ands	r3, r2
 80029c4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029c6:	4bc6      	ldr	r3, [pc, #792]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 80029c8:	68da      	ldr	r2, [r3, #12]
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	025b      	lsls	r3, r3, #9
 80029ce:	4013      	ands	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2201      	movs	r2, #1
 80029d8:	4013      	ands	r3, r2
 80029da:	d100      	bne.n	80029de <HAL_RCC_OscConfig+0x36>
 80029dc:	e07d      	b.n	8002ada <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	2b08      	cmp	r3, #8
 80029e2:	d007      	beq.n	80029f4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	2b0c      	cmp	r3, #12
 80029e8:	d112      	bne.n	8002a10 <HAL_RCC_OscConfig+0x68>
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	2380      	movs	r3, #128	; 0x80
 80029ee:	025b      	lsls	r3, r3, #9
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d10d      	bne.n	8002a10 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029f4:	4bba      	ldr	r3, [pc, #744]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	2380      	movs	r3, #128	; 0x80
 80029fa:	029b      	lsls	r3, r3, #10
 80029fc:	4013      	ands	r3, r2
 80029fe:	d100      	bne.n	8002a02 <HAL_RCC_OscConfig+0x5a>
 8002a00:	e06a      	b.n	8002ad8 <HAL_RCC_OscConfig+0x130>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d166      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f000 fb42 	bl	8003094 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	025b      	lsls	r3, r3, #9
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d107      	bne.n	8002a2c <HAL_RCC_OscConfig+0x84>
 8002a1c:	4bb0      	ldr	r3, [pc, #704]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4baf      	ldr	r3, [pc, #700]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a22:	2180      	movs	r1, #128	; 0x80
 8002a24:	0249      	lsls	r1, r1, #9
 8002a26:	430a      	orrs	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	e027      	b.n	8002a7c <HAL_RCC_OscConfig+0xd4>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	23a0      	movs	r3, #160	; 0xa0
 8002a32:	02db      	lsls	r3, r3, #11
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d10e      	bne.n	8002a56 <HAL_RCC_OscConfig+0xae>
 8002a38:	4ba9      	ldr	r3, [pc, #676]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4ba8      	ldr	r3, [pc, #672]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a3e:	2180      	movs	r1, #128	; 0x80
 8002a40:	02c9      	lsls	r1, r1, #11
 8002a42:	430a      	orrs	r2, r1
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	4ba6      	ldr	r3, [pc, #664]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4ba5      	ldr	r3, [pc, #660]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a4c:	2180      	movs	r1, #128	; 0x80
 8002a4e:	0249      	lsls	r1, r1, #9
 8002a50:	430a      	orrs	r2, r1
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	e012      	b.n	8002a7c <HAL_RCC_OscConfig+0xd4>
 8002a56:	4ba2      	ldr	r3, [pc, #648]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	4ba1      	ldr	r3, [pc, #644]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a5c:	49a1      	ldr	r1, [pc, #644]	; (8002ce4 <HAL_RCC_OscConfig+0x33c>)
 8002a5e:	400a      	ands	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	4b9f      	ldr	r3, [pc, #636]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	2380      	movs	r3, #128	; 0x80
 8002a68:	025b      	lsls	r3, r3, #9
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	60fb      	str	r3, [r7, #12]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4b9b      	ldr	r3, [pc, #620]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4b9a      	ldr	r3, [pc, #616]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002a76:	499c      	ldr	r1, [pc, #624]	; (8002ce8 <HAL_RCC_OscConfig+0x340>)
 8002a78:	400a      	ands	r2, r1
 8002a7a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d014      	beq.n	8002aae <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7ff fc84 	bl	8002390 <HAL_GetTick>
 8002a88:	0003      	movs	r3, r0
 8002a8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a8e:	f7ff fc7f 	bl	8002390 <HAL_GetTick>
 8002a92:	0002      	movs	r2, r0
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b64      	cmp	r3, #100	; 0x64
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e2f9      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002aa0:	4b8f      	ldr	r3, [pc, #572]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	2380      	movs	r3, #128	; 0x80
 8002aa6:	029b      	lsls	r3, r3, #10
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d0f0      	beq.n	8002a8e <HAL_RCC_OscConfig+0xe6>
 8002aac:	e015      	b.n	8002ada <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aae:	f7ff fc6f 	bl	8002390 <HAL_GetTick>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab8:	f7ff fc6a 	bl	8002390 <HAL_GetTick>
 8002abc:	0002      	movs	r2, r0
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b64      	cmp	r3, #100	; 0x64
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e2e4      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002aca:	4b85      	ldr	r3, [pc, #532]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	029b      	lsls	r3, r3, #10
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d1f0      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x110>
 8002ad6:	e000      	b.n	8002ada <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d100      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x13e>
 8002ae4:	e099      	b.n	8002c1a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	2220      	movs	r2, #32
 8002af0:	4013      	ands	r3, r2
 8002af2:	d009      	beq.n	8002b08 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002af4:	4b7a      	ldr	r3, [pc, #488]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b79      	ldr	r3, [pc, #484]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002afa:	2120      	movs	r1, #32
 8002afc:	430a      	orrs	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b02:	2220      	movs	r2, #32
 8002b04:	4393      	bics	r3, r2
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d005      	beq.n	8002b1a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	2b0c      	cmp	r3, #12
 8002b12:	d13e      	bne.n	8002b92 <HAL_RCC_OscConfig+0x1ea>
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d13b      	bne.n	8002b92 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002b1a:	4b71      	ldr	r3, [pc, #452]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2204      	movs	r2, #4
 8002b20:	4013      	ands	r3, r2
 8002b22:	d004      	beq.n	8002b2e <HAL_RCC_OscConfig+0x186>
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e2b2      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2e:	4b6c      	ldr	r3, [pc, #432]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4a6e      	ldr	r2, [pc, #440]	; (8002cec <HAL_RCC_OscConfig+0x344>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	021a      	lsls	r2, r3, #8
 8002b3e:	4b68      	ldr	r3, [pc, #416]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b40:	430a      	orrs	r2, r1
 8002b42:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002b44:	4b66      	ldr	r3, [pc, #408]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2209      	movs	r2, #9
 8002b4a:	4393      	bics	r3, r2
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	4b64      	ldr	r3, [pc, #400]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b52:	430a      	orrs	r2, r1
 8002b54:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b56:	f000 fbeb 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8002b5a:	0001      	movs	r1, r0
 8002b5c:	4b60      	ldr	r3, [pc, #384]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	091b      	lsrs	r3, r3, #4
 8002b62:	220f      	movs	r2, #15
 8002b64:	4013      	ands	r3, r2
 8002b66:	4a62      	ldr	r2, [pc, #392]	; (8002cf0 <HAL_RCC_OscConfig+0x348>)
 8002b68:	5cd3      	ldrb	r3, [r2, r3]
 8002b6a:	000a      	movs	r2, r1
 8002b6c:	40da      	lsrs	r2, r3
 8002b6e:	4b61      	ldr	r3, [pc, #388]	; (8002cf4 <HAL_RCC_OscConfig+0x34c>)
 8002b70:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002b72:	4b61      	ldr	r3, [pc, #388]	; (8002cf8 <HAL_RCC_OscConfig+0x350>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2513      	movs	r5, #19
 8002b78:	197c      	adds	r4, r7, r5
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f7ff fbc2 	bl	8002304 <HAL_InitTick>
 8002b80:	0003      	movs	r3, r0
 8002b82:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002b84:	197b      	adds	r3, r7, r5
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d046      	beq.n	8002c1a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8002b8c:	197b      	adds	r3, r7, r5
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	e280      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d027      	beq.n	8002be8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002b98:	4b51      	ldr	r3, [pc, #324]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2209      	movs	r2, #9
 8002b9e:	4393      	bics	r3, r2
 8002ba0:	0019      	movs	r1, r3
 8002ba2:	4b4f      	ldr	r3, [pc, #316]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002baa:	f7ff fbf1 	bl	8002390 <HAL_GetTick>
 8002bae:	0003      	movs	r3, r0
 8002bb0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bb2:	e008      	b.n	8002bc6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bb4:	f7ff fbec 	bl	8002390 <HAL_GetTick>
 8002bb8:	0002      	movs	r2, r0
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e266      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bc6:	4b46      	ldr	r3, [pc, #280]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2204      	movs	r2, #4
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d0f1      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd0:	4b43      	ldr	r3, [pc, #268]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	4a45      	ldr	r2, [pc, #276]	; (8002cec <HAL_RCC_OscConfig+0x344>)
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	0019      	movs	r1, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	021a      	lsls	r2, r3, #8
 8002be0:	4b3f      	ldr	r3, [pc, #252]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002be2:	430a      	orrs	r2, r1
 8002be4:	605a      	str	r2, [r3, #4]
 8002be6:	e018      	b.n	8002c1a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002be8:	4b3d      	ldr	r3, [pc, #244]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b3c      	ldr	r3, [pc, #240]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002bee:	2101      	movs	r1, #1
 8002bf0:	438a      	bics	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fbcc 	bl	8002390 <HAL_GetTick>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bfe:	f7ff fbc7 	bl	8002390 <HAL_GetTick>
 8002c02:	0002      	movs	r2, r0
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e241      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c10:	4b33      	ldr	r3, [pc, #204]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2204      	movs	r2, #4
 8002c16:	4013      	ands	r3, r2
 8002c18:	d1f1      	bne.n	8002bfe <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2210      	movs	r2, #16
 8002c20:	4013      	ands	r3, r2
 8002c22:	d100      	bne.n	8002c26 <HAL_RCC_OscConfig+0x27e>
 8002c24:	e0a1      	b.n	8002d6a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d140      	bne.n	8002cae <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	2380      	movs	r3, #128	; 0x80
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4013      	ands	r3, r2
 8002c36:	d005      	beq.n	8002c44 <HAL_RCC_OscConfig+0x29c>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e227      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c44:	4b26      	ldr	r3, [pc, #152]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	4a2c      	ldr	r2, [pc, #176]	; (8002cfc <HAL_RCC_OscConfig+0x354>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	0019      	movs	r1, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a1a      	ldr	r2, [r3, #32]
 8002c52:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c54:	430a      	orrs	r2, r1
 8002c56:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c58:	4b21      	ldr	r3, [pc, #132]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	021b      	lsls	r3, r3, #8
 8002c5e:	0a19      	lsrs	r1, r3, #8
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	69db      	ldr	r3, [r3, #28]
 8002c64:	061a      	lsls	r2, r3, #24
 8002c66:	4b1e      	ldr	r3, [pc, #120]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	0b5b      	lsrs	r3, r3, #13
 8002c72:	3301      	adds	r3, #1
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	0212      	lsls	r2, r2, #8
 8002c78:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002c7a:	4b19      	ldr	r3, [pc, #100]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	091b      	lsrs	r3, r3, #4
 8002c80:	210f      	movs	r1, #15
 8002c82:	400b      	ands	r3, r1
 8002c84:	491a      	ldr	r1, [pc, #104]	; (8002cf0 <HAL_RCC_OscConfig+0x348>)
 8002c86:	5ccb      	ldrb	r3, [r1, r3]
 8002c88:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_RCC_OscConfig+0x34c>)
 8002c8c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <HAL_RCC_OscConfig+0x350>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2513      	movs	r5, #19
 8002c94:	197c      	adds	r4, r7, r5
 8002c96:	0018      	movs	r0, r3
 8002c98:	f7ff fb34 	bl	8002304 <HAL_InitTick>
 8002c9c:	0003      	movs	r3, r0
 8002c9e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002ca0:	197b      	adds	r3, r7, r5
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d060      	beq.n	8002d6a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8002ca8:	197b      	adds	r3, r7, r5
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	e1f2      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d03f      	beq.n	8002d36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <HAL_RCC_OscConfig+0x338>)
 8002cbc:	2180      	movs	r1, #128	; 0x80
 8002cbe:	0049      	lsls	r1, r1, #1
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc4:	f7ff fb64 	bl	8002390 <HAL_GetTick>
 8002cc8:	0003      	movs	r3, r0
 8002cca:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002ccc:	e018      	b.n	8002d00 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cce:	f7ff fb5f 	bl	8002390 <HAL_GetTick>
 8002cd2:	0002      	movs	r2, r0
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d911      	bls.n	8002d00 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e1d9      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	fffeffff 	.word	0xfffeffff
 8002ce8:	fffbffff 	.word	0xfffbffff
 8002cec:	ffffe0ff 	.word	0xffffe0ff
 8002cf0:	08005398 	.word	0x08005398
 8002cf4:	20000000 	.word	0x20000000
 8002cf8:	20000004 	.word	0x20000004
 8002cfc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002d00:	4bc9      	ldr	r3, [pc, #804]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d0e0      	beq.n	8002cce <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d0c:	4bc6      	ldr	r3, [pc, #792]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	4ac6      	ldr	r2, [pc, #792]	; (800302c <HAL_RCC_OscConfig+0x684>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a1a      	ldr	r2, [r3, #32]
 8002d1a:	4bc3      	ldr	r3, [pc, #780]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d20:	4bc1      	ldr	r3, [pc, #772]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	021b      	lsls	r3, r3, #8
 8002d26:	0a19      	lsrs	r1, r3, #8
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	061a      	lsls	r2, r3, #24
 8002d2e:	4bbe      	ldr	r3, [pc, #760]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d30:	430a      	orrs	r2, r1
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	e019      	b.n	8002d6a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d36:	4bbc      	ldr	r3, [pc, #752]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4bbb      	ldr	r3, [pc, #748]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d3c:	49bc      	ldr	r1, [pc, #752]	; (8003030 <HAL_RCC_OscConfig+0x688>)
 8002d3e:	400a      	ands	r2, r1
 8002d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d42:	f7ff fb25 	bl	8002390 <HAL_GetTick>
 8002d46:	0003      	movs	r3, r0
 8002d48:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d4c:	f7ff fb20 	bl	8002390 <HAL_GetTick>
 8002d50:	0002      	movs	r2, r0
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e19a      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002d5e:	4bb2      	ldr	r3, [pc, #712]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	2380      	movs	r3, #128	; 0x80
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4013      	ands	r3, r2
 8002d68:	d1f0      	bne.n	8002d4c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2208      	movs	r2, #8
 8002d70:	4013      	ands	r3, r2
 8002d72:	d036      	beq.n	8002de2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d019      	beq.n	8002db0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d7c:	4baa      	ldr	r3, [pc, #680]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d80:	4ba9      	ldr	r3, [pc, #676]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002d82:	2101      	movs	r1, #1
 8002d84:	430a      	orrs	r2, r1
 8002d86:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d88:	f7ff fb02 	bl	8002390 <HAL_GetTick>
 8002d8c:	0003      	movs	r3, r0
 8002d8e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d92:	f7ff fafd 	bl	8002390 <HAL_GetTick>
 8002d96:	0002      	movs	r2, r0
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e177      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002da4:	4ba0      	ldr	r3, [pc, #640]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002da6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002da8:	2202      	movs	r2, #2
 8002daa:	4013      	ands	r3, r2
 8002dac:	d0f1      	beq.n	8002d92 <HAL_RCC_OscConfig+0x3ea>
 8002dae:	e018      	b.n	8002de2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002db0:	4b9d      	ldr	r3, [pc, #628]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002db2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002db4:	4b9c      	ldr	r3, [pc, #624]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002db6:	2101      	movs	r1, #1
 8002db8:	438a      	bics	r2, r1
 8002dba:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbc:	f7ff fae8 	bl	8002390 <HAL_GetTick>
 8002dc0:	0003      	movs	r3, r0
 8002dc2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dc6:	f7ff fae3 	bl	8002390 <HAL_GetTick>
 8002dca:	0002      	movs	r2, r0
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e15d      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002dd8:	4b93      	ldr	r3, [pc, #588]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ddc:	2202      	movs	r2, #2
 8002dde:	4013      	ands	r3, r2
 8002de0:	d1f1      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2204      	movs	r2, #4
 8002de8:	4013      	ands	r3, r2
 8002dea:	d100      	bne.n	8002dee <HAL_RCC_OscConfig+0x446>
 8002dec:	e0ae      	b.n	8002f4c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dee:	2023      	movs	r0, #35	; 0x23
 8002df0:	183b      	adds	r3, r7, r0
 8002df2:	2200      	movs	r2, #0
 8002df4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002df6:	4b8c      	ldr	r3, [pc, #560]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002df8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dfa:	2380      	movs	r3, #128	; 0x80
 8002dfc:	055b      	lsls	r3, r3, #21
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d109      	bne.n	8002e16 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e02:	4b89      	ldr	r3, [pc, #548]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e06:	4b88      	ldr	r3, [pc, #544]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e08:	2180      	movs	r1, #128	; 0x80
 8002e0a:	0549      	lsls	r1, r1, #21
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002e10:	183b      	adds	r3, r7, r0
 8002e12:	2201      	movs	r2, #1
 8002e14:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e16:	4b87      	ldr	r3, [pc, #540]	; (8003034 <HAL_RCC_OscConfig+0x68c>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	2380      	movs	r3, #128	; 0x80
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d11a      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e22:	4b84      	ldr	r3, [pc, #528]	; (8003034 <HAL_RCC_OscConfig+0x68c>)
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	4b83      	ldr	r3, [pc, #524]	; (8003034 <HAL_RCC_OscConfig+0x68c>)
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	0049      	lsls	r1, r1, #1
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e30:	f7ff faae 	bl	8002390 <HAL_GetTick>
 8002e34:	0003      	movs	r3, r0
 8002e36:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3a:	f7ff faa9 	bl	8002390 <HAL_GetTick>
 8002e3e:	0002      	movs	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b64      	cmp	r3, #100	; 0x64
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e123      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4c:	4b79      	ldr	r3, [pc, #484]	; (8003034 <HAL_RCC_OscConfig+0x68c>)
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	2380      	movs	r3, #128	; 0x80
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4013      	ands	r3, r2
 8002e56:	d0f0      	beq.n	8002e3a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	2380      	movs	r3, #128	; 0x80
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_OscConfig+0x4cc>
 8002e64:	4b70      	ldr	r3, [pc, #448]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e68:	4b6f      	ldr	r3, [pc, #444]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e6a:	2180      	movs	r1, #128	; 0x80
 8002e6c:	0049      	lsls	r1, r1, #1
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	651a      	str	r2, [r3, #80]	; 0x50
 8002e72:	e031      	b.n	8002ed8 <HAL_RCC_OscConfig+0x530>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10c      	bne.n	8002e96 <HAL_RCC_OscConfig+0x4ee>
 8002e7c:	4b6a      	ldr	r3, [pc, #424]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e80:	4b69      	ldr	r3, [pc, #420]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e82:	496b      	ldr	r1, [pc, #428]	; (8003030 <HAL_RCC_OscConfig+0x688>)
 8002e84:	400a      	ands	r2, r1
 8002e86:	651a      	str	r2, [r3, #80]	; 0x50
 8002e88:	4b67      	ldr	r3, [pc, #412]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002e8c:	4b66      	ldr	r3, [pc, #408]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002e8e:	496a      	ldr	r1, [pc, #424]	; (8003038 <HAL_RCC_OscConfig+0x690>)
 8002e90:	400a      	ands	r2, r1
 8002e92:	651a      	str	r2, [r3, #80]	; 0x50
 8002e94:	e020      	b.n	8002ed8 <HAL_RCC_OscConfig+0x530>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	23a0      	movs	r3, #160	; 0xa0
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d10e      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x518>
 8002ea2:	4b61      	ldr	r3, [pc, #388]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ea4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ea6:	4b60      	ldr	r3, [pc, #384]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	00c9      	lsls	r1, r1, #3
 8002eac:	430a      	orrs	r2, r1
 8002eae:	651a      	str	r2, [r3, #80]	; 0x50
 8002eb0:	4b5d      	ldr	r3, [pc, #372]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002eb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002eb4:	4b5c      	ldr	r3, [pc, #368]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002eb6:	2180      	movs	r1, #128	; 0x80
 8002eb8:	0049      	lsls	r1, r1, #1
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	651a      	str	r2, [r3, #80]	; 0x50
 8002ebe:	e00b      	b.n	8002ed8 <HAL_RCC_OscConfig+0x530>
 8002ec0:	4b59      	ldr	r3, [pc, #356]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ec2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ec4:	4b58      	ldr	r3, [pc, #352]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ec6:	495a      	ldr	r1, [pc, #360]	; (8003030 <HAL_RCC_OscConfig+0x688>)
 8002ec8:	400a      	ands	r2, r1
 8002eca:	651a      	str	r2, [r3, #80]	; 0x50
 8002ecc:	4b56      	ldr	r3, [pc, #344]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ece:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ed0:	4b55      	ldr	r3, [pc, #340]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ed2:	4959      	ldr	r1, [pc, #356]	; (8003038 <HAL_RCC_OscConfig+0x690>)
 8002ed4:	400a      	ands	r2, r1
 8002ed6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d015      	beq.n	8002f0c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee0:	f7ff fa56 	bl	8002390 <HAL_GetTick>
 8002ee4:	0003      	movs	r3, r0
 8002ee6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ee8:	e009      	b.n	8002efe <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eea:	f7ff fa51 	bl	8002390 <HAL_GetTick>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	4a51      	ldr	r2, [pc, #324]	; (800303c <HAL_RCC_OscConfig+0x694>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e0ca      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002efe:	4b4a      	ldr	r3, [pc, #296]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f02:	2380      	movs	r3, #128	; 0x80
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	4013      	ands	r3, r2
 8002f08:	d0ef      	beq.n	8002eea <HAL_RCC_OscConfig+0x542>
 8002f0a:	e014      	b.n	8002f36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0c:	f7ff fa40 	bl	8002390 <HAL_GetTick>
 8002f10:	0003      	movs	r3, r0
 8002f12:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f14:	e009      	b.n	8002f2a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f16:	f7ff fa3b 	bl	8002390 <HAL_GetTick>
 8002f1a:	0002      	movs	r2, r0
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	4a46      	ldr	r2, [pc, #280]	; (800303c <HAL_RCC_OscConfig+0x694>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e0b4      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f2a:	4b3f      	ldr	r3, [pc, #252]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002f2e:	2380      	movs	r3, #128	; 0x80
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	4013      	ands	r3, r2
 8002f34:	d1ef      	bne.n	8002f16 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f36:	2323      	movs	r3, #35	; 0x23
 8002f38:	18fb      	adds	r3, r7, r3
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d105      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f40:	4b39      	ldr	r3, [pc, #228]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f44:	4b38      	ldr	r3, [pc, #224]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f46:	493e      	ldr	r1, [pc, #248]	; (8003040 <HAL_RCC_OscConfig+0x698>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d100      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5ae>
 8002f54:	e09d      	b.n	8003092 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	2b0c      	cmp	r3, #12
 8002f5a:	d100      	bne.n	8002f5e <HAL_RCC_OscConfig+0x5b6>
 8002f5c:	e076      	b.n	800304c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d145      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f66:	4b30      	ldr	r3, [pc, #192]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4b2f      	ldr	r3, [pc, #188]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f6c:	4935      	ldr	r1, [pc, #212]	; (8003044 <HAL_RCC_OscConfig+0x69c>)
 8002f6e:	400a      	ands	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f72:	f7ff fa0d 	bl	8002390 <HAL_GetTick>
 8002f76:	0003      	movs	r3, r0
 8002f78:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7ff fa08 	bl	8002390 <HAL_GetTick>
 8002f80:	0002      	movs	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e082      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f8e:	4b26      	ldr	r3, [pc, #152]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	2380      	movs	r3, #128	; 0x80
 8002f94:	049b      	lsls	r3, r3, #18
 8002f96:	4013      	ands	r3, r2
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f9a:	4b23      	ldr	r3, [pc, #140]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	4a2a      	ldr	r2, [pc, #168]	; (8003048 <HAL_RCC_OscConfig+0x6a0>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	0019      	movs	r1, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	4b1c      	ldr	r3, [pc, #112]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fba:	4b1b      	ldr	r3, [pc, #108]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002fc0:	2180      	movs	r1, #128	; 0x80
 8002fc2:	0449      	lsls	r1, r1, #17
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc8:	f7ff f9e2 	bl	8002390 <HAL_GetTick>
 8002fcc:	0003      	movs	r3, r0
 8002fce:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fd2:	f7ff f9dd 	bl	8002390 <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e057      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002fe4:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	049b      	lsls	r3, r3, #18
 8002fec:	4013      	ands	r3, r2
 8002fee:	d0f0      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x62a>
 8002ff0:	e04f      	b.n	8003092 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 8002ff8:	4912      	ldr	r1, [pc, #72]	; (8003044 <HAL_RCC_OscConfig+0x69c>)
 8002ffa:	400a      	ands	r2, r1
 8002ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffe:	f7ff f9c7 	bl	8002390 <HAL_GetTick>
 8003002:	0003      	movs	r3, r0
 8003004:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003008:	f7ff f9c2 	bl	8002390 <HAL_GetTick>
 800300c:	0002      	movs	r2, r0
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e03c      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800301a:	4b03      	ldr	r3, [pc, #12]	; (8003028 <HAL_RCC_OscConfig+0x680>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	049b      	lsls	r3, r3, #18
 8003022:	4013      	ands	r3, r2
 8003024:	d1f0      	bne.n	8003008 <HAL_RCC_OscConfig+0x660>
 8003026:	e034      	b.n	8003092 <HAL_RCC_OscConfig+0x6ea>
 8003028:	40021000 	.word	0x40021000
 800302c:	ffff1fff 	.word	0xffff1fff
 8003030:	fffffeff 	.word	0xfffffeff
 8003034:	40007000 	.word	0x40007000
 8003038:	fffffbff 	.word	0xfffffbff
 800303c:	00001388 	.word	0x00001388
 8003040:	efffffff 	.word	0xefffffff
 8003044:	feffffff 	.word	0xfeffffff
 8003048:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e01d      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003058:	4b10      	ldr	r3, [pc, #64]	; (800309c <HAL_RCC_OscConfig+0x6f4>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	025b      	lsls	r3, r3, #9
 8003064:	401a      	ands	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306a:	429a      	cmp	r2, r3
 800306c:	d10f      	bne.n	800308e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	23f0      	movs	r3, #240	; 0xf0
 8003072:	039b      	lsls	r3, r3, #14
 8003074:	401a      	ands	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307a:	429a      	cmp	r2, r3
 800307c:	d107      	bne.n	800308e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	23c0      	movs	r3, #192	; 0xc0
 8003082:	041b      	lsls	r3, r3, #16
 8003084:	401a      	ands	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800308a:	429a      	cmp	r2, r3
 800308c:	d001      	beq.n	8003092 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	0018      	movs	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	b00a      	add	sp, #40	; 0x28
 800309a:	bdb0      	pop	{r4, r5, r7, pc}
 800309c:	40021000 	.word	0x40021000

080030a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b5b0      	push	{r4, r5, r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e128      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b96      	ldr	r3, [pc, #600]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2201      	movs	r2, #1
 80030ba:	4013      	ands	r3, r2
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d91e      	bls.n	8003100 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b93      	ldr	r3, [pc, #588]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2201      	movs	r2, #1
 80030c8:	4393      	bics	r3, r2
 80030ca:	0019      	movs	r1, r3
 80030cc:	4b90      	ldr	r3, [pc, #576]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80030d4:	f7ff f95c 	bl	8002390 <HAL_GetTick>
 80030d8:	0003      	movs	r3, r0
 80030da:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030dc:	e009      	b.n	80030f2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030de:	f7ff f957 	bl	8002390 <HAL_GetTick>
 80030e2:	0002      	movs	r2, r0
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	4a8a      	ldr	r2, [pc, #552]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e109      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f2:	4b87      	ldr	r3, [pc, #540]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2201      	movs	r2, #1
 80030f8:	4013      	ands	r3, r2
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d1ee      	bne.n	80030de <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2202      	movs	r2, #2
 8003106:	4013      	ands	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800310a:	4b83      	ldr	r3, [pc, #524]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	22f0      	movs	r2, #240	; 0xf0
 8003110:	4393      	bics	r3, r2
 8003112:	0019      	movs	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	4b7f      	ldr	r3, [pc, #508]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 800311a:	430a      	orrs	r2, r1
 800311c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2201      	movs	r2, #1
 8003124:	4013      	ands	r3, r2
 8003126:	d100      	bne.n	800312a <HAL_RCC_ClockConfig+0x8a>
 8003128:	e089      	b.n	800323e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b02      	cmp	r3, #2
 8003130:	d107      	bne.n	8003142 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003132:	4b79      	ldr	r3, [pc, #484]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	2380      	movs	r3, #128	; 0x80
 8003138:	029b      	lsls	r3, r3, #10
 800313a:	4013      	ands	r3, r2
 800313c:	d120      	bne.n	8003180 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e0e1      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b03      	cmp	r3, #3
 8003148:	d107      	bne.n	800315a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800314a:	4b73      	ldr	r3, [pc, #460]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	049b      	lsls	r3, r3, #18
 8003152:	4013      	ands	r3, r2
 8003154:	d114      	bne.n	8003180 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e0d5      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d106      	bne.n	8003170 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003162:	4b6d      	ldr	r3, [pc, #436]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2204      	movs	r2, #4
 8003168:	4013      	ands	r3, r2
 800316a:	d109      	bne.n	8003180 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0ca      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003170:	4b69      	ldr	r3, [pc, #420]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	2380      	movs	r3, #128	; 0x80
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4013      	ands	r3, r2
 800317a:	d101      	bne.n	8003180 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0c2      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003180:	4b65      	ldr	r3, [pc, #404]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2203      	movs	r2, #3
 8003186:	4393      	bics	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4b62      	ldr	r3, [pc, #392]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003190:	430a      	orrs	r2, r1
 8003192:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003194:	f7ff f8fc 	bl	8002390 <HAL_GetTick>
 8003198:	0003      	movs	r3, r0
 800319a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d111      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80031a4:	e009      	b.n	80031ba <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a6:	f7ff f8f3 	bl	8002390 <HAL_GetTick>
 80031aa:	0002      	movs	r2, r0
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	4a58      	ldr	r2, [pc, #352]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e0a5      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80031ba:	4b57      	ldr	r3, [pc, #348]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	220c      	movs	r2, #12
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d1ef      	bne.n	80031a6 <HAL_RCC_ClockConfig+0x106>
 80031c6:	e03a      	b.n	800323e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d111      	bne.n	80031f4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031d0:	e009      	b.n	80031e6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d2:	f7ff f8dd 	bl	8002390 <HAL_GetTick>
 80031d6:	0002      	movs	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	4a4d      	ldr	r2, [pc, #308]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e08f      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031e6:	4b4c      	ldr	r3, [pc, #304]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	220c      	movs	r2, #12
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b0c      	cmp	r3, #12
 80031f0:	d1ef      	bne.n	80031d2 <HAL_RCC_ClockConfig+0x132>
 80031f2:	e024      	b.n	800323e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d11b      	bne.n	8003234 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80031fc:	e009      	b.n	8003212 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fe:	f7ff f8c7 	bl	8002390 <HAL_GetTick>
 8003202:	0002      	movs	r2, r0
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	4a42      	ldr	r2, [pc, #264]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e079      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003212:	4b41      	ldr	r3, [pc, #260]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	220c      	movs	r2, #12
 8003218:	4013      	ands	r3, r2
 800321a:	2b04      	cmp	r3, #4
 800321c:	d1ef      	bne.n	80031fe <HAL_RCC_ClockConfig+0x15e>
 800321e:	e00e      	b.n	800323e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003220:	f7ff f8b6 	bl	8002390 <HAL_GetTick>
 8003224:	0002      	movs	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	4a3a      	ldr	r2, [pc, #232]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d901      	bls.n	8003234 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e068      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003234:	4b38      	ldr	r3, [pc, #224]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	220c      	movs	r2, #12
 800323a:	4013      	ands	r3, r2
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800323e:	4b34      	ldr	r3, [pc, #208]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2201      	movs	r2, #1
 8003244:	4013      	ands	r3, r2
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	429a      	cmp	r2, r3
 800324a:	d21e      	bcs.n	800328a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800324c:	4b30      	ldr	r3, [pc, #192]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2201      	movs	r2, #1
 8003252:	4393      	bics	r3, r2
 8003254:	0019      	movs	r1, r3
 8003256:	4b2e      	ldr	r3, [pc, #184]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800325e:	f7ff f897 	bl	8002390 <HAL_GetTick>
 8003262:	0003      	movs	r3, r0
 8003264:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003266:	e009      	b.n	800327c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003268:	f7ff f892 	bl	8002390 <HAL_GetTick>
 800326c:	0002      	movs	r2, r0
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	4a28      	ldr	r2, [pc, #160]	; (8003314 <HAL_RCC_ClockConfig+0x274>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e044      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800327c:	4b24      	ldr	r3, [pc, #144]	; (8003310 <HAL_RCC_ClockConfig+0x270>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2201      	movs	r2, #1
 8003282:	4013      	ands	r3, r2
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d1ee      	bne.n	8003268 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2204      	movs	r2, #4
 8003290:	4013      	ands	r3, r2
 8003292:	d009      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003294:	4b20      	ldr	r3, [pc, #128]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4a20      	ldr	r2, [pc, #128]	; (800331c <HAL_RCC_ClockConfig+0x27c>)
 800329a:	4013      	ands	r3, r2
 800329c:	0019      	movs	r1, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68da      	ldr	r2, [r3, #12]
 80032a2:	4b1d      	ldr	r3, [pc, #116]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80032a4:	430a      	orrs	r2, r1
 80032a6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2208      	movs	r2, #8
 80032ae:	4013      	ands	r3, r2
 80032b0:	d00a      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032b2:	4b19      	ldr	r3, [pc, #100]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4a1a      	ldr	r2, [pc, #104]	; (8003320 <HAL_RCC_ClockConfig+0x280>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	0019      	movs	r1, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	00da      	lsls	r2, r3, #3
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80032c4:	430a      	orrs	r2, r1
 80032c6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032c8:	f000 f832 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80032cc:	0001      	movs	r1, r0
 80032ce:	4b12      	ldr	r3, [pc, #72]	; (8003318 <HAL_RCC_ClockConfig+0x278>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	220f      	movs	r2, #15
 80032d6:	4013      	ands	r3, r2
 80032d8:	4a12      	ldr	r2, [pc, #72]	; (8003324 <HAL_RCC_ClockConfig+0x284>)
 80032da:	5cd3      	ldrb	r3, [r2, r3]
 80032dc:	000a      	movs	r2, r1
 80032de:	40da      	lsrs	r2, r3
 80032e0:	4b11      	ldr	r3, [pc, #68]	; (8003328 <HAL_RCC_ClockConfig+0x288>)
 80032e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032e4:	4b11      	ldr	r3, [pc, #68]	; (800332c <HAL_RCC_ClockConfig+0x28c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	250b      	movs	r5, #11
 80032ea:	197c      	adds	r4, r7, r5
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7ff f809 	bl	8002304 <HAL_InitTick>
 80032f2:	0003      	movs	r3, r0
 80032f4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80032f6:	197b      	adds	r3, r7, r5
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80032fe:	197b      	adds	r3, r7, r5
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	e000      	b.n	8003306 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	0018      	movs	r0, r3
 8003308:	46bd      	mov	sp, r7
 800330a:	b004      	add	sp, #16
 800330c:	bdb0      	pop	{r4, r5, r7, pc}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	40022000 	.word	0x40022000
 8003314:	00001388 	.word	0x00001388
 8003318:	40021000 	.word	0x40021000
 800331c:	fffff8ff 	.word	0xfffff8ff
 8003320:	ffffc7ff 	.word	0xffffc7ff
 8003324:	08005398 	.word	0x08005398
 8003328:	20000000 	.word	0x20000000
 800332c:	20000004 	.word	0x20000004

08003330 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003330:	b5b0      	push	{r4, r5, r7, lr}
 8003332:	b08e      	sub	sp, #56	; 0x38
 8003334:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003336:	4b4c      	ldr	r3, [pc, #304]	; (8003468 <HAL_RCC_GetSysClockFreq+0x138>)
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800333c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800333e:	230c      	movs	r3, #12
 8003340:	4013      	ands	r3, r2
 8003342:	2b0c      	cmp	r3, #12
 8003344:	d014      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x40>
 8003346:	d900      	bls.n	800334a <HAL_RCC_GetSysClockFreq+0x1a>
 8003348:	e07b      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0x112>
 800334a:	2b04      	cmp	r3, #4
 800334c:	d002      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0x24>
 800334e:	2b08      	cmp	r3, #8
 8003350:	d00b      	beq.n	800336a <HAL_RCC_GetSysClockFreq+0x3a>
 8003352:	e076      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003354:	4b44      	ldr	r3, [pc, #272]	; (8003468 <HAL_RCC_GetSysClockFreq+0x138>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2210      	movs	r2, #16
 800335a:	4013      	ands	r3, r2
 800335c:	d002      	beq.n	8003364 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800335e:	4b43      	ldr	r3, [pc, #268]	; (800346c <HAL_RCC_GetSysClockFreq+0x13c>)
 8003360:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003362:	e07c      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003364:	4b42      	ldr	r3, [pc, #264]	; (8003470 <HAL_RCC_GetSysClockFreq+0x140>)
 8003366:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003368:	e079      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800336a:	4b42      	ldr	r3, [pc, #264]	; (8003474 <HAL_RCC_GetSysClockFreq+0x144>)
 800336c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800336e:	e076      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003372:	0c9a      	lsrs	r2, r3, #18
 8003374:	230f      	movs	r3, #15
 8003376:	401a      	ands	r2, r3
 8003378:	4b3f      	ldr	r3, [pc, #252]	; (8003478 <HAL_RCC_GetSysClockFreq+0x148>)
 800337a:	5c9b      	ldrb	r3, [r3, r2]
 800337c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003380:	0d9a      	lsrs	r2, r3, #22
 8003382:	2303      	movs	r3, #3
 8003384:	4013      	ands	r3, r2
 8003386:	3301      	adds	r3, #1
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800338a:	4b37      	ldr	r3, [pc, #220]	; (8003468 <HAL_RCC_GetSysClockFreq+0x138>)
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	2380      	movs	r3, #128	; 0x80
 8003390:	025b      	lsls	r3, r3, #9
 8003392:	4013      	ands	r3, r2
 8003394:	d01a      	beq.n	80033cc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003398:	61bb      	str	r3, [r7, #24]
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
 800339e:	4a35      	ldr	r2, [pc, #212]	; (8003474 <HAL_RCC_GetSysClockFreq+0x144>)
 80033a0:	2300      	movs	r3, #0
 80033a2:	69b8      	ldr	r0, [r7, #24]
 80033a4:	69f9      	ldr	r1, [r7, #28]
 80033a6:	f7fd f84d 	bl	8000444 <__aeabi_lmul>
 80033aa:	0002      	movs	r2, r0
 80033ac:	000b      	movs	r3, r1
 80033ae:	0010      	movs	r0, r2
 80033b0:	0019      	movs	r1, r3
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	2300      	movs	r3, #0
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f7fd f821 	bl	8000404 <__aeabi_uldivmod>
 80033c2:	0002      	movs	r2, r0
 80033c4:	000b      	movs	r3, r1
 80033c6:	0013      	movs	r3, r2
 80033c8:	637b      	str	r3, [r7, #52]	; 0x34
 80033ca:	e037      	b.n	800343c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80033cc:	4b26      	ldr	r3, [pc, #152]	; (8003468 <HAL_RCC_GetSysClockFreq+0x138>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2210      	movs	r2, #16
 80033d2:	4013      	ands	r3, r2
 80033d4:	d01a      	beq.n	800340c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80033d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d8:	60bb      	str	r3, [r7, #8]
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
 80033de:	4a23      	ldr	r2, [pc, #140]	; (800346c <HAL_RCC_GetSysClockFreq+0x13c>)
 80033e0:	2300      	movs	r3, #0
 80033e2:	68b8      	ldr	r0, [r7, #8]
 80033e4:	68f9      	ldr	r1, [r7, #12]
 80033e6:	f7fd f82d 	bl	8000444 <__aeabi_lmul>
 80033ea:	0002      	movs	r2, r0
 80033ec:	000b      	movs	r3, r1
 80033ee:	0010      	movs	r0, r2
 80033f0:	0019      	movs	r1, r3
 80033f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	2300      	movs	r3, #0
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f7fd f801 	bl	8000404 <__aeabi_uldivmod>
 8003402:	0002      	movs	r2, r0
 8003404:	000b      	movs	r3, r1
 8003406:	0013      	movs	r3, r2
 8003408:	637b      	str	r3, [r7, #52]	; 0x34
 800340a:	e017      	b.n	800343c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800340c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800340e:	0018      	movs	r0, r3
 8003410:	2300      	movs	r3, #0
 8003412:	0019      	movs	r1, r3
 8003414:	4a16      	ldr	r2, [pc, #88]	; (8003470 <HAL_RCC_GetSysClockFreq+0x140>)
 8003416:	2300      	movs	r3, #0
 8003418:	f7fd f814 	bl	8000444 <__aeabi_lmul>
 800341c:	0002      	movs	r2, r0
 800341e:	000b      	movs	r3, r1
 8003420:	0010      	movs	r0, r2
 8003422:	0019      	movs	r1, r3
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	001c      	movs	r4, r3
 8003428:	2300      	movs	r3, #0
 800342a:	001d      	movs	r5, r3
 800342c:	0022      	movs	r2, r4
 800342e:	002b      	movs	r3, r5
 8003430:	f7fc ffe8 	bl	8000404 <__aeabi_uldivmod>
 8003434:	0002      	movs	r2, r0
 8003436:	000b      	movs	r3, r1
 8003438:	0013      	movs	r3, r2
 800343a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800343c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800343e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003440:	e00d      	b.n	800345e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003442:	4b09      	ldr	r3, [pc, #36]	; (8003468 <HAL_RCC_GetSysClockFreq+0x138>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	0b5b      	lsrs	r3, r3, #13
 8003448:	2207      	movs	r2, #7
 800344a:	4013      	ands	r3, r2
 800344c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	3301      	adds	r3, #1
 8003452:	2280      	movs	r2, #128	; 0x80
 8003454:	0212      	lsls	r2, r2, #8
 8003456:	409a      	lsls	r2, r3
 8003458:	0013      	movs	r3, r2
 800345a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800345c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800345e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b00e      	add	sp, #56	; 0x38
 8003466:	bdb0      	pop	{r4, r5, r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	003d0900 	.word	0x003d0900
 8003470:	00f42400 	.word	0x00f42400
 8003474:	007a1200 	.word	0x007a1200
 8003478:	080053b0 	.word	0x080053b0

0800347c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003480:	4b02      	ldr	r3, [pc, #8]	; (800348c <HAL_RCC_GetHCLKFreq+0x10>)
 8003482:	681b      	ldr	r3, [r3, #0]
}
 8003484:	0018      	movs	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	46c0      	nop			; (mov r8, r8)
 800348c:	20000000 	.word	0x20000000

08003490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003494:	f7ff fff2 	bl	800347c <HAL_RCC_GetHCLKFreq>
 8003498:	0001      	movs	r1, r0
 800349a:	4b06      	ldr	r3, [pc, #24]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	0a1b      	lsrs	r3, r3, #8
 80034a0:	2207      	movs	r2, #7
 80034a2:	4013      	ands	r3, r2
 80034a4:	4a04      	ldr	r2, [pc, #16]	; (80034b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034a6:	5cd3      	ldrb	r3, [r2, r3]
 80034a8:	40d9      	lsrs	r1, r3
 80034aa:	000b      	movs	r3, r1
}
 80034ac:	0018      	movs	r0, r3
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	40021000 	.word	0x40021000
 80034b8:	080053a8 	.word	0x080053a8

080034bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034c0:	f7ff ffdc 	bl	800347c <HAL_RCC_GetHCLKFreq>
 80034c4:	0001      	movs	r1, r0
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	0adb      	lsrs	r3, r3, #11
 80034cc:	2207      	movs	r2, #7
 80034ce:	4013      	ands	r3, r2
 80034d0:	4a04      	ldr	r2, [pc, #16]	; (80034e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034d2:	5cd3      	ldrb	r3, [r2, r3]
 80034d4:	40d9      	lsrs	r1, r3
 80034d6:	000b      	movs	r3, r1
}
 80034d8:	0018      	movs	r0, r3
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	46c0      	nop			; (mov r8, r8)
 80034e0:	40021000 	.word	0x40021000
 80034e4:	080053a8 	.word	0x080053a8

080034e8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80034f0:	2017      	movs	r0, #23
 80034f2:	183b      	adds	r3, r7, r0
 80034f4:	2200      	movs	r2, #0
 80034f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2220      	movs	r2, #32
 80034fe:	4013      	ands	r3, r2
 8003500:	d100      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003502:	e0c2      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003504:	4b91      	ldr	r3, [pc, #580]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	055b      	lsls	r3, r3, #21
 800350c:	4013      	ands	r3, r2
 800350e:	d109      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003510:	4b8e      	ldr	r3, [pc, #568]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003512:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003514:	4b8d      	ldr	r3, [pc, #564]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003516:	2180      	movs	r1, #128	; 0x80
 8003518:	0549      	lsls	r1, r1, #21
 800351a:	430a      	orrs	r2, r1
 800351c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800351e:	183b      	adds	r3, r7, r0
 8003520:	2201      	movs	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003524:	4b8a      	ldr	r3, [pc, #552]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	2380      	movs	r3, #128	; 0x80
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4013      	ands	r3, r2
 800352e:	d11a      	bne.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003530:	4b87      	ldr	r3, [pc, #540]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	4b86      	ldr	r3, [pc, #536]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003536:	2180      	movs	r1, #128	; 0x80
 8003538:	0049      	lsls	r1, r1, #1
 800353a:	430a      	orrs	r2, r1
 800353c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800353e:	f7fe ff27 	bl	8002390 <HAL_GetTick>
 8003542:	0003      	movs	r3, r0
 8003544:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003546:	e008      	b.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003548:	f7fe ff22 	bl	8002390 <HAL_GetTick>
 800354c:	0002      	movs	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	; 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e0f3      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355a:	4b7d      	ldr	r3, [pc, #500]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	2380      	movs	r3, #128	; 0x80
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	4013      	ands	r3, r2
 8003564:	d0f0      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003566:	4b79      	ldr	r3, [pc, #484]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	23c0      	movs	r3, #192	; 0xc0
 800356c:	039b      	lsls	r3, r3, #14
 800356e:	4013      	ands	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	23c0      	movs	r3, #192	; 0xc0
 8003578:	039b      	lsls	r3, r3, #14
 800357a:	4013      	ands	r3, r2
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	429a      	cmp	r2, r3
 8003580:	d013      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	23c0      	movs	r3, #192	; 0xc0
 8003588:	029b      	lsls	r3, r3, #10
 800358a:	401a      	ands	r2, r3
 800358c:	23c0      	movs	r3, #192	; 0xc0
 800358e:	029b      	lsls	r3, r3, #10
 8003590:	429a      	cmp	r2, r3
 8003592:	d10a      	bne.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003594:	4b6d      	ldr	r3, [pc, #436]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	2380      	movs	r3, #128	; 0x80
 800359a:	029b      	lsls	r3, r3, #10
 800359c:	401a      	ands	r2, r3
 800359e:	2380      	movs	r3, #128	; 0x80
 80035a0:	029b      	lsls	r3, r3, #10
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d101      	bne.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0cb      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80035aa:	4b68      	ldr	r3, [pc, #416]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ae:	23c0      	movs	r3, #192	; 0xc0
 80035b0:	029b      	lsls	r3, r3, #10
 80035b2:	4013      	ands	r3, r2
 80035b4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d03b      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	23c0      	movs	r3, #192	; 0xc0
 80035c2:	029b      	lsls	r3, r3, #10
 80035c4:	4013      	ands	r3, r2
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d033      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2220      	movs	r2, #32
 80035d2:	4013      	ands	r3, r2
 80035d4:	d02e      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80035d6:	4b5d      	ldr	r3, [pc, #372]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035da:	4a5e      	ldr	r2, [pc, #376]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80035dc:	4013      	ands	r3, r2
 80035de:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035e0:	4b5a      	ldr	r3, [pc, #360]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035e4:	4b59      	ldr	r3, [pc, #356]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035e6:	2180      	movs	r1, #128	; 0x80
 80035e8:	0309      	lsls	r1, r1, #12
 80035ea:	430a      	orrs	r2, r1
 80035ec:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035ee:	4b57      	ldr	r3, [pc, #348]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f2:	4b56      	ldr	r3, [pc, #344]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035f4:	4958      	ldr	r1, [pc, #352]	; (8003758 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80035f6:	400a      	ands	r2, r1
 80035f8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80035fa:	4b54      	ldr	r3, [pc, #336]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	4013      	ands	r3, r2
 8003608:	d014      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360a:	f7fe fec1 	bl	8002390 <HAL_GetTick>
 800360e:	0003      	movs	r3, r0
 8003610:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003612:	e009      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003614:	f7fe febc 	bl	8002390 <HAL_GetTick>
 8003618:	0002      	movs	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	4a4f      	ldr	r2, [pc, #316]	; (800375c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d901      	bls.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e08c      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003628:	4b48      	ldr	r3, [pc, #288]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800362a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800362c:	2380      	movs	r3, #128	; 0x80
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4013      	ands	r3, r2
 8003632:	d0ef      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	23c0      	movs	r3, #192	; 0xc0
 800363a:	029b      	lsls	r3, r3, #10
 800363c:	401a      	ands	r2, r3
 800363e:	23c0      	movs	r3, #192	; 0xc0
 8003640:	029b      	lsls	r3, r3, #10
 8003642:	429a      	cmp	r2, r3
 8003644:	d10c      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003646:	4b41      	ldr	r3, [pc, #260]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a45      	ldr	r2, [pc, #276]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800364c:	4013      	ands	r3, r2
 800364e:	0019      	movs	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	23c0      	movs	r3, #192	; 0xc0
 8003656:	039b      	lsls	r3, r3, #14
 8003658:	401a      	ands	r2, r3
 800365a:	4b3c      	ldr	r3, [pc, #240]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800365c:	430a      	orrs	r2, r1
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003662:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	23c0      	movs	r3, #192	; 0xc0
 800366a:	029b      	lsls	r3, r3, #10
 800366c:	401a      	ands	r2, r3
 800366e:	4b37      	ldr	r3, [pc, #220]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003670:	430a      	orrs	r2, r1
 8003672:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003674:	2317      	movs	r3, #23
 8003676:	18fb      	adds	r3, r7, r3
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d105      	bne.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800367e:	4b33      	ldr	r3, [pc, #204]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003682:	4b32      	ldr	r3, [pc, #200]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003684:	4937      	ldr	r1, [pc, #220]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003686:	400a      	ands	r2, r1
 8003688:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2201      	movs	r2, #1
 8003690:	4013      	ands	r3, r2
 8003692:	d009      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003694:	4b2d      	ldr	r3, [pc, #180]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003698:	2203      	movs	r2, #3
 800369a:	4393      	bics	r3, r2
 800369c:	0019      	movs	r1, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	689a      	ldr	r2, [r3, #8]
 80036a2:	4b2a      	ldr	r3, [pc, #168]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036a4:	430a      	orrs	r2, r1
 80036a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2202      	movs	r2, #2
 80036ae:	4013      	ands	r3, r2
 80036b0:	d009      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036b2:	4b26      	ldr	r3, [pc, #152]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036b6:	220c      	movs	r2, #12
 80036b8:	4393      	bics	r3, r2
 80036ba:	0019      	movs	r1, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	4b22      	ldr	r3, [pc, #136]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036c2:	430a      	orrs	r2, r1
 80036c4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2204      	movs	r2, #4
 80036cc:	4013      	ands	r3, r2
 80036ce:	d009      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036d0:	4b1e      	ldr	r3, [pc, #120]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d4:	4a24      	ldr	r2, [pc, #144]	; (8003768 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	0019      	movs	r1, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691a      	ldr	r2, [r3, #16]
 80036de:	4b1b      	ldr	r3, [pc, #108]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036e0:	430a      	orrs	r2, r1
 80036e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2208      	movs	r2, #8
 80036ea:	4013      	ands	r3, r2
 80036ec:	d009      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036ee:	4b17      	ldr	r3, [pc, #92]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f2:	4a1e      	ldr	r2, [pc, #120]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80036f4:	4013      	ands	r3, r2
 80036f6:	0019      	movs	r1, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	695a      	ldr	r2, [r3, #20]
 80036fc:	4b13      	ldr	r3, [pc, #76]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036fe:	430a      	orrs	r2, r1
 8003700:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	2380      	movs	r3, #128	; 0x80
 8003708:	005b      	lsls	r3, r3, #1
 800370a:	4013      	ands	r3, r2
 800370c:	d009      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800370e:	4b0f      	ldr	r3, [pc, #60]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003712:	4a10      	ldr	r2, [pc, #64]	; (8003754 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003714:	4013      	ands	r3, r2
 8003716:	0019      	movs	r1, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	699a      	ldr	r2, [r3, #24]
 800371c:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800371e:	430a      	orrs	r2, r1
 8003720:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2280      	movs	r2, #128	; 0x80
 8003728:	4013      	ands	r3, r2
 800372a:	d009      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800372c:	4b07      	ldr	r3, [pc, #28]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800372e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003730:	4a0f      	ldr	r2, [pc, #60]	; (8003770 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003732:	4013      	ands	r3, r2
 8003734:	0019      	movs	r1, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	4b04      	ldr	r3, [pc, #16]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800373c:	430a      	orrs	r2, r1
 800373e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	0018      	movs	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	b006      	add	sp, #24
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	40021000 	.word	0x40021000
 8003750:	40007000 	.word	0x40007000
 8003754:	fffcffff 	.word	0xfffcffff
 8003758:	fff7ffff 	.word	0xfff7ffff
 800375c:	00001388 	.word	0x00001388
 8003760:	ffcfffff 	.word	0xffcfffff
 8003764:	efffffff 	.word	0xefffffff
 8003768:	fffff3ff 	.word	0xfffff3ff
 800376c:	ffffcfff 	.word	0xffffcfff
 8003770:	fff3ffff 	.word	0xfff3ffff

08003774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e044      	b.n	8003810 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800378a:	2b00      	cmp	r3, #0
 800378c:	d107      	bne.n	800379e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2274      	movs	r2, #116	; 0x74
 8003792:	2100      	movs	r1, #0
 8003794:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	0018      	movs	r0, r3
 800379a:	f7fd f95f 	bl	8000a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2224      	movs	r2, #36	; 0x24
 80037a2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2101      	movs	r1, #1
 80037b0:	438a      	bics	r2, r1
 80037b2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	0018      	movs	r0, r3
 80037b8:	f000 fc36 	bl	8004028 <UART_SetConfig>
 80037bc:	0003      	movs	r3, r0
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e024      	b.n	8003810 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	0018      	movs	r0, r3
 80037d2:	f000 fee7 	bl	80045a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	490d      	ldr	r1, [pc, #52]	; (8003818 <HAL_UART_Init+0xa4>)
 80037e2:	400a      	ands	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	212a      	movs	r1, #42	; 0x2a
 80037f2:	438a      	bics	r2, r1
 80037f4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2101      	movs	r1, #1
 8003802:	430a      	orrs	r2, r1
 8003804:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0018      	movs	r0, r3
 800380a:	f000 ff7f 	bl	800470c <UART_CheckIdleState>
 800380e:	0003      	movs	r3, r0
}
 8003810:	0018      	movs	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	b002      	add	sp, #8
 8003816:	bd80      	pop	{r7, pc}
 8003818:	ffffb7ff 	.word	0xffffb7ff

0800381c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	; 0x28
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	1dbb      	adds	r3, r7, #6
 800382a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003830:	2b20      	cmp	r3, #32
 8003832:	d000      	beq.n	8003836 <HAL_UART_Transmit+0x1a>
 8003834:	e095      	b.n	8003962 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_UART_Transmit+0x28>
 800383c:	1dbb      	adds	r3, r7, #6
 800383e:	881b      	ldrh	r3, [r3, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e08d      	b.n	8003964 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	2380      	movs	r3, #128	; 0x80
 800384e:	015b      	lsls	r3, r3, #5
 8003850:	429a      	cmp	r2, r3
 8003852:	d109      	bne.n	8003868 <HAL_UART_Transmit+0x4c>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	691b      	ldr	r3, [r3, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d105      	bne.n	8003868 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	2201      	movs	r2, #1
 8003860:	4013      	ands	r3, r2
 8003862:	d001      	beq.n	8003868 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e07d      	b.n	8003964 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2274      	movs	r2, #116	; 0x74
 800386c:	5c9b      	ldrb	r3, [r3, r2]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_UART_Transmit+0x5a>
 8003872:	2302      	movs	r3, #2
 8003874:	e076      	b.n	8003964 <HAL_UART_Transmit+0x148>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2274      	movs	r2, #116	; 0x74
 800387a:	2101      	movs	r1, #1
 800387c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2280      	movs	r2, #128	; 0x80
 8003882:	2100      	movs	r1, #0
 8003884:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2221      	movs	r2, #33	; 0x21
 800388a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800388c:	f7fe fd80 	bl	8002390 <HAL_GetTick>
 8003890:	0003      	movs	r3, r0
 8003892:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1dba      	adds	r2, r7, #6
 8003898:	2150      	movs	r1, #80	; 0x50
 800389a:	8812      	ldrh	r2, [r2, #0]
 800389c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1dba      	adds	r2, r7, #6
 80038a2:	2152      	movs	r1, #82	; 0x52
 80038a4:	8812      	ldrh	r2, [r2, #0]
 80038a6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	2380      	movs	r3, #128	; 0x80
 80038ae:	015b      	lsls	r3, r3, #5
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d108      	bne.n	80038c6 <HAL_UART_Transmit+0xaa>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d104      	bne.n	80038c6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	61bb      	str	r3, [r7, #24]
 80038c4:	e003      	b.n	80038ce <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2274      	movs	r2, #116	; 0x74
 80038d2:	2100      	movs	r1, #0
 80038d4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80038d6:	e02c      	b.n	8003932 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	0013      	movs	r3, r2
 80038e2:	2200      	movs	r2, #0
 80038e4:	2180      	movs	r1, #128	; 0x80
 80038e6:	f000 ff59 	bl	800479c <UART_WaitOnFlagUntilTimeout>
 80038ea:	1e03      	subs	r3, r0, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e038      	b.n	8003964 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	001a      	movs	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	05d2      	lsls	r2, r2, #23
 8003904:	0dd2      	lsrs	r2, r2, #23
 8003906:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	3302      	adds	r3, #2
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	e007      	b.n	8003920 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	3301      	adds	r3, #1
 800391e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2252      	movs	r2, #82	; 0x52
 8003924:	5a9b      	ldrh	r3, [r3, r2]
 8003926:	b29b      	uxth	r3, r3
 8003928:	3b01      	subs	r3, #1
 800392a:	b299      	uxth	r1, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2252      	movs	r2, #82	; 0x52
 8003930:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2252      	movs	r2, #82	; 0x52
 8003936:	5a9b      	ldrh	r3, [r3, r2]
 8003938:	b29b      	uxth	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1cc      	bne.n	80038d8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	0013      	movs	r3, r2
 8003948:	2200      	movs	r2, #0
 800394a:	2140      	movs	r1, #64	; 0x40
 800394c:	f000 ff26 	bl	800479c <UART_WaitOnFlagUntilTimeout>
 8003950:	1e03      	subs	r3, r0, #0
 8003952:	d001      	beq.n	8003958 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e005      	b.n	8003964 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	e000      	b.n	8003964 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8003962:	2302      	movs	r3, #2
  }
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b008      	add	sp, #32
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	1dbb      	adds	r3, r7, #6
 8003978:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800397e:	2b20      	cmp	r3, #32
 8003980:	d155      	bne.n	8003a2e <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_UART_Receive_IT+0x24>
 8003988:	1dbb      	adds	r3, r7, #6
 800398a:	881b      	ldrh	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e04d      	b.n	8003a30 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	015b      	lsls	r3, r3, #5
 800399c:	429a      	cmp	r2, r3
 800399e:	d109      	bne.n	80039b4 <HAL_UART_Receive_IT+0x48>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d105      	bne.n	80039b4 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2201      	movs	r2, #1
 80039ac:	4013      	ands	r3, r2
 80039ae:	d001      	beq.n	80039b4 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e03d      	b.n	8003a30 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2274      	movs	r2, #116	; 0x74
 80039b8:	5c9b      	ldrb	r3, [r3, r2]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d101      	bne.n	80039c2 <HAL_UART_Receive_IT+0x56>
 80039be:	2302      	movs	r3, #2
 80039c0:	e036      	b.n	8003a30 <HAL_UART_Receive_IT+0xc4>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2274      	movs	r2, #116	; 0x74
 80039c6:	2101      	movs	r1, #1
 80039c8:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a18      	ldr	r2, [pc, #96]	; (8003a38 <HAL_UART_Receive_IT+0xcc>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d020      	beq.n	8003a1c <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	2380      	movs	r3, #128	; 0x80
 80039e2:	041b      	lsls	r3, r3, #16
 80039e4:	4013      	ands	r3, r2
 80039e6:	d019      	beq.n	8003a1c <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ec:	613b      	str	r3, [r7, #16]
  return(result);
 80039ee:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	2301      	movs	r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f383 8810 	msr	PRIMASK, r3
}
 80039fc:	46c0      	nop			; (mov r8, r8)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2180      	movs	r1, #128	; 0x80
 8003a0a:	04c9      	lsls	r1, r1, #19
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f383 8810 	msr	PRIMASK, r3
}
 8003a1a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a1c:	1dbb      	adds	r3, r7, #6
 8003a1e:	881a      	ldrh	r2, [r3, #0]
 8003a20:	68b9      	ldr	r1, [r7, #8]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f000 ff7d 	bl	8004924 <UART_Start_Receive_IT>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	e000      	b.n	8003a30 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8003a2e:	2302      	movs	r3, #2
  }
}
 8003a30:	0018      	movs	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b008      	add	sp, #32
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40004800 	.word	0x40004800

08003a3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b0ab      	sub	sp, #172	; 0xac
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	22a4      	movs	r2, #164	; 0xa4
 8003a4c:	18b9      	adds	r1, r7, r2
 8003a4e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	20a0      	movs	r0, #160	; 0xa0
 8003a58:	1839      	adds	r1, r7, r0
 8003a5a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	219c      	movs	r1, #156	; 0x9c
 8003a64:	1879      	adds	r1, r7, r1
 8003a66:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a68:	0011      	movs	r1, r2
 8003a6a:	18bb      	adds	r3, r7, r2
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a99      	ldr	r2, [pc, #612]	; (8003cd4 <HAL_UART_IRQHandler+0x298>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	2298      	movs	r2, #152	; 0x98
 8003a74:	18bc      	adds	r4, r7, r2
 8003a76:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003a78:	18bb      	adds	r3, r7, r2
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d114      	bne.n	8003aaa <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a80:	187b      	adds	r3, r7, r1
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2220      	movs	r2, #32
 8003a86:	4013      	ands	r3, r2
 8003a88:	d00f      	beq.n	8003aaa <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a8a:	183b      	adds	r3, r7, r0
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	4013      	ands	r3, r2
 8003a92:	d00a      	beq.n	8003aaa <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d100      	bne.n	8003a9e <HAL_UART_IRQHandler+0x62>
 8003a9c:	e298      	b.n	8003fd0 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	0010      	movs	r0, r2
 8003aa6:	4798      	blx	r3
      }
      return;
 8003aa8:	e292      	b.n	8003fd0 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003aaa:	2398      	movs	r3, #152	; 0x98
 8003aac:	18fb      	adds	r3, r7, r3
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d100      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x7a>
 8003ab4:	e114      	b.n	8003ce0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003ab6:	239c      	movs	r3, #156	; 0x9c
 8003ab8:	18fb      	adds	r3, r7, r3
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2201      	movs	r2, #1
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d106      	bne.n	8003ad0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003ac2:	23a0      	movs	r3, #160	; 0xa0
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a83      	ldr	r2, [pc, #524]	; (8003cd8 <HAL_UART_IRQHandler+0x29c>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	d100      	bne.n	8003ad0 <HAL_UART_IRQHandler+0x94>
 8003ace:	e107      	b.n	8003ce0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ad0:	23a4      	movs	r3, #164	; 0xa4
 8003ad2:	18fb      	adds	r3, r7, r3
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	4013      	ands	r3, r2
 8003ada:	d012      	beq.n	8003b02 <HAL_UART_IRQHandler+0xc6>
 8003adc:	23a0      	movs	r3, #160	; 0xa0
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	2380      	movs	r3, #128	; 0x80
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d00b      	beq.n	8003b02 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2201      	movs	r2, #1
 8003af0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2280      	movs	r2, #128	; 0x80
 8003af6:	589b      	ldr	r3, [r3, r2]
 8003af8:	2201      	movs	r2, #1
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2180      	movs	r1, #128	; 0x80
 8003b00:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b02:	23a4      	movs	r3, #164	; 0xa4
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d011      	beq.n	8003b32 <HAL_UART_IRQHandler+0xf6>
 8003b0e:	239c      	movs	r3, #156	; 0x9c
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2201      	movs	r2, #1
 8003b16:	4013      	ands	r3, r2
 8003b18:	d00b      	beq.n	8003b32 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2280      	movs	r2, #128	; 0x80
 8003b26:	589b      	ldr	r3, [r3, r2]
 8003b28:	2204      	movs	r2, #4
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2180      	movs	r1, #128	; 0x80
 8003b30:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b32:	23a4      	movs	r3, #164	; 0xa4
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2204      	movs	r2, #4
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d011      	beq.n	8003b62 <HAL_UART_IRQHandler+0x126>
 8003b3e:	239c      	movs	r3, #156	; 0x9c
 8003b40:	18fb      	adds	r3, r7, r3
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	4013      	ands	r3, r2
 8003b48:	d00b      	beq.n	8003b62 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2204      	movs	r2, #4
 8003b50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2280      	movs	r2, #128	; 0x80
 8003b56:	589b      	ldr	r3, [r3, r2]
 8003b58:	2202      	movs	r2, #2
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2180      	movs	r1, #128	; 0x80
 8003b60:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b62:	23a4      	movs	r3, #164	; 0xa4
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2208      	movs	r2, #8
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d017      	beq.n	8003b9e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b6e:	23a0      	movs	r3, #160	; 0xa0
 8003b70:	18fb      	adds	r3, r7, r3
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2220      	movs	r2, #32
 8003b76:	4013      	ands	r3, r2
 8003b78:	d105      	bne.n	8003b86 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b7a:	239c      	movs	r3, #156	; 0x9c
 8003b7c:	18fb      	adds	r3, r7, r3
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2201      	movs	r2, #1
 8003b82:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b84:	d00b      	beq.n	8003b9e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2208      	movs	r2, #8
 8003b8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2280      	movs	r2, #128	; 0x80
 8003b92:	589b      	ldr	r3, [r3, r2]
 8003b94:	2208      	movs	r2, #8
 8003b96:	431a      	orrs	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2180      	movs	r1, #128	; 0x80
 8003b9c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b9e:	23a4      	movs	r3, #164	; 0xa4
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2380      	movs	r3, #128	; 0x80
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d013      	beq.n	8003bd4 <HAL_UART_IRQHandler+0x198>
 8003bac:	23a0      	movs	r3, #160	; 0xa0
 8003bae:	18fb      	adds	r3, r7, r3
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	2380      	movs	r3, #128	; 0x80
 8003bb4:	04db      	lsls	r3, r3, #19
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	d00c      	beq.n	8003bd4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2280      	movs	r2, #128	; 0x80
 8003bc0:	0112      	lsls	r2, r2, #4
 8003bc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2280      	movs	r2, #128	; 0x80
 8003bc8:	589b      	ldr	r3, [r3, r2]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2180      	movs	r1, #128	; 0x80
 8003bd2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2280      	movs	r2, #128	; 0x80
 8003bd8:	589b      	ldr	r3, [r3, r2]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d100      	bne.n	8003be0 <HAL_UART_IRQHandler+0x1a4>
 8003bde:	e1f9      	b.n	8003fd4 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003be0:	23a4      	movs	r3, #164	; 0xa4
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2220      	movs	r2, #32
 8003be8:	4013      	ands	r3, r2
 8003bea:	d00e      	beq.n	8003c0a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bec:	23a0      	movs	r3, #160	; 0xa0
 8003bee:	18fb      	adds	r3, r7, r3
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d008      	beq.n	8003c0a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d004      	beq.n	8003c0a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	0010      	movs	r0, r2
 8003c08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2280      	movs	r2, #128	; 0x80
 8003c0e:	589b      	ldr	r3, [r3, r2]
 8003c10:	2194      	movs	r1, #148	; 0x94
 8003c12:	187a      	adds	r2, r7, r1
 8003c14:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2240      	movs	r2, #64	; 0x40
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b40      	cmp	r3, #64	; 0x40
 8003c22:	d004      	beq.n	8003c2e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c24:	187b      	adds	r3, r7, r1
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2228      	movs	r2, #40	; 0x28
 8003c2a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c2c:	d047      	beq.n	8003cbe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	0018      	movs	r0, r3
 8003c32:	f000 ff27 	bl	8004a84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	2240      	movs	r2, #64	; 0x40
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b40      	cmp	r3, #64	; 0x40
 8003c42:	d137      	bne.n	8003cb4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c44:	f3ef 8310 	mrs	r3, PRIMASK
 8003c48:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003c4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c4c:	2090      	movs	r0, #144	; 0x90
 8003c4e:	183a      	adds	r2, r7, r0
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	2301      	movs	r3, #1
 8003c54:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c58:	f383 8810 	msr	PRIMASK, r3
}
 8003c5c:	46c0      	nop			; (mov r8, r8)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2140      	movs	r1, #64	; 0x40
 8003c6a:	438a      	bics	r2, r1
 8003c6c:	609a      	str	r2, [r3, #8]
 8003c6e:	183b      	adds	r3, r7, r0
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c76:	f383 8810 	msr	PRIMASK, r3
}
 8003c7a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d012      	beq.n	8003caa <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	4a14      	ldr	r2, [pc, #80]	; (8003cdc <HAL_UART_IRQHandler+0x2a0>)
 8003c8a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	0018      	movs	r0, r3
 8003c92:	f7fe fca5 	bl	80025e0 <HAL_DMA_Abort_IT>
 8003c96:	1e03      	subs	r3, r0, #0
 8003c98:	d01a      	beq.n	8003cd0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca8:	e012      	b.n	8003cd0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	0018      	movs	r0, r3
 8003cae:	f000 f9a7 	bl	8004000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb2:	e00d      	b.n	8003cd0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f000 f9a2 	bl	8004000 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	e008      	b.n	8003cd0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f000 f99d 	bl	8004000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2280      	movs	r2, #128	; 0x80
 8003cca:	2100      	movs	r1, #0
 8003ccc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003cce:	e181      	b.n	8003fd4 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd0:	46c0      	nop			; (mov r8, r8)
    return;
 8003cd2:	e17f      	b.n	8003fd4 <HAL_UART_IRQHandler+0x598>
 8003cd4:	0000080f 	.word	0x0000080f
 8003cd8:	04000120 	.word	0x04000120
 8003cdc:	08004b49 	.word	0x08004b49

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d000      	beq.n	8003cea <HAL_UART_IRQHandler+0x2ae>
 8003ce8:	e133      	b.n	8003f52 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cea:	23a4      	movs	r3, #164	; 0xa4
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2210      	movs	r2, #16
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d100      	bne.n	8003cf8 <HAL_UART_IRQHandler+0x2bc>
 8003cf6:	e12c      	b.n	8003f52 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003cf8:	23a0      	movs	r3, #160	; 0xa0
 8003cfa:	18fb      	adds	r3, r7, r3
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2210      	movs	r2, #16
 8003d00:	4013      	ands	r3, r2
 8003d02:	d100      	bne.n	8003d06 <HAL_UART_IRQHandler+0x2ca>
 8003d04:	e125      	b.n	8003f52 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2210      	movs	r2, #16
 8003d0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2240      	movs	r2, #64	; 0x40
 8003d16:	4013      	ands	r3, r2
 8003d18:	2b40      	cmp	r3, #64	; 0x40
 8003d1a:	d000      	beq.n	8003d1e <HAL_UART_IRQHandler+0x2e2>
 8003d1c:	e09d      	b.n	8003e5a <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	217e      	movs	r1, #126	; 0x7e
 8003d28:	187b      	adds	r3, r7, r1
 8003d2a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003d2c:	187b      	adds	r3, r7, r1
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d100      	bne.n	8003d36 <HAL_UART_IRQHandler+0x2fa>
 8003d34:	e150      	b.n	8003fd8 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2258      	movs	r2, #88	; 0x58
 8003d3a:	5a9b      	ldrh	r3, [r3, r2]
 8003d3c:	187a      	adds	r2, r7, r1
 8003d3e:	8812      	ldrh	r2, [r2, #0]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d300      	bcc.n	8003d46 <HAL_UART_IRQHandler+0x30a>
 8003d44:	e148      	b.n	8003fd8 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	187a      	adds	r2, r7, r1
 8003d4a:	215a      	movs	r1, #90	; 0x5a
 8003d4c:	8812      	ldrh	r2, [r2, #0]
 8003d4e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	d16e      	bne.n	8003e3c <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d62:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d66:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d68:	2301      	movs	r3, #1
 8003d6a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d6e:	f383 8810 	msr	PRIMASK, r3
}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	499a      	ldr	r1, [pc, #616]	; (8003fe8 <HAL_UART_IRQHandler+0x5ac>)
 8003d80:	400a      	ands	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d86:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8a:	f383 8810 	msr	PRIMASK, r3
}
 8003d8e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d90:	f3ef 8310 	mrs	r3, PRIMASK
 8003d94:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d98:	677b      	str	r3, [r7, #116]	; 0x74
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003da0:	f383 8810 	msr	PRIMASK, r3
}
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2101      	movs	r1, #1
 8003db2:	438a      	bics	r2, r1
 8003db4:	609a      	str	r2, [r3, #8]
 8003db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003db8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dbc:	f383 8810 	msr	PRIMASK, r3
}
 8003dc0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003dc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dca:	673b      	str	r3, [r7, #112]	; 0x70
 8003dcc:	2301      	movs	r3, #1
 8003dce:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd2:	f383 8810 	msr	PRIMASK, r3
}
 8003dd6:	46c0      	nop			; (mov r8, r8)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2140      	movs	r1, #64	; 0x40
 8003de4:	438a      	bics	r2, r1
 8003de6:	609a      	str	r2, [r3, #8]
 8003de8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003dea:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dee:	f383 8810 	msr	PRIMASK, r3
}
 8003df2:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2220      	movs	r2, #32
 8003df8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e00:	f3ef 8310 	mrs	r3, PRIMASK
 8003e04:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003e06:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e08:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e10:	f383 8810 	msr	PRIMASK, r3
}
 8003e14:	46c0      	nop			; (mov r8, r8)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2110      	movs	r1, #16
 8003e22:	438a      	bics	r2, r1
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e28:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e2c:	f383 8810 	msr	PRIMASK, r3
}
 8003e30:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e36:	0018      	movs	r0, r3
 8003e38:	f7fe fb92 	bl	8002560 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2258      	movs	r2, #88	; 0x58
 8003e40:	5a9a      	ldrh	r2, [r3, r2]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	215a      	movs	r1, #90	; 0x5a
 8003e46:	5a5b      	ldrh	r3, [r3, r1]
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	0011      	movs	r1, r2
 8003e52:	0018      	movs	r0, r3
 8003e54:	f000 f8dc 	bl	8004010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e58:	e0be      	b.n	8003fd8 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2258      	movs	r2, #88	; 0x58
 8003e5e:	5a99      	ldrh	r1, [r3, r2]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	225a      	movs	r2, #90	; 0x5a
 8003e64:	5a9b      	ldrh	r3, [r3, r2]
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	208e      	movs	r0, #142	; 0x8e
 8003e6a:	183b      	adds	r3, r7, r0
 8003e6c:	1a8a      	subs	r2, r1, r2
 8003e6e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	225a      	movs	r2, #90	; 0x5a
 8003e74:	5a9b      	ldrh	r3, [r3, r2]
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d100      	bne.n	8003e7e <HAL_UART_IRQHandler+0x442>
 8003e7c:	e0ae      	b.n	8003fdc <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 8003e7e:	183b      	adds	r3, r7, r0
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d100      	bne.n	8003e88 <HAL_UART_IRQHandler+0x44c>
 8003e86:	e0a9      	b.n	8003fdc <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e88:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e90:	2488      	movs	r4, #136	; 0x88
 8003e92:	193a      	adds	r2, r7, r4
 8003e94:	6013      	str	r3, [r2, #0]
 8003e96:	2301      	movs	r3, #1
 8003e98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	f383 8810 	msr	PRIMASK, r3
}
 8003ea0:	46c0      	nop			; (mov r8, r8)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	494f      	ldr	r1, [pc, #316]	; (8003fec <HAL_UART_IRQHandler+0x5b0>)
 8003eae:	400a      	ands	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	193b      	adds	r3, r7, r4
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f383 8810 	msr	PRIMASK, r3
}
 8003ebe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec4:	61bb      	str	r3, [r7, #24]
  return(result);
 8003ec6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ec8:	2484      	movs	r4, #132	; 0x84
 8003eca:	193a      	adds	r2, r7, r4
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	2301      	movs	r3, #1
 8003ed0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	f383 8810 	msr	PRIMASK, r3
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	438a      	bics	r2, r1
 8003ee8:	609a      	str	r2, [r3, #8]
 8003eea:	193b      	adds	r3, r7, r4
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
 8003ef2:	f383 8810 	msr	PRIMASK, r3
}
 8003ef6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f0e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f12:	2480      	movs	r4, #128	; 0x80
 8003f14:	193a      	adds	r2, r7, r4
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	2301      	movs	r3, #1
 8003f1a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f1e:	f383 8810 	msr	PRIMASK, r3
}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2110      	movs	r1, #16
 8003f30:	438a      	bics	r2, r1
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	193b      	adds	r3, r7, r4
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3c:	f383 8810 	msr	PRIMASK, r3
}
 8003f40:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f42:	183b      	adds	r3, r7, r0
 8003f44:	881a      	ldrh	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	0011      	movs	r1, r2
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f000 f860 	bl	8004010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f50:	e044      	b.n	8003fdc <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f52:	23a4      	movs	r3, #164	; 0xa4
 8003f54:	18fb      	adds	r3, r7, r3
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	2380      	movs	r3, #128	; 0x80
 8003f5a:	035b      	lsls	r3, r3, #13
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	d010      	beq.n	8003f82 <HAL_UART_IRQHandler+0x546>
 8003f60:	239c      	movs	r3, #156	; 0x9c
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	2380      	movs	r3, #128	; 0x80
 8003f68:	03db      	lsls	r3, r3, #15
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	d009      	beq.n	8003f82 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2280      	movs	r2, #128	; 0x80
 8003f74:	0352      	lsls	r2, r2, #13
 8003f76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f000 ff8e 	bl	8004e9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f80:	e02f      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f82:	23a4      	movs	r3, #164	; 0xa4
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2280      	movs	r2, #128	; 0x80
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d00f      	beq.n	8003fae <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f8e:	23a0      	movs	r3, #160	; 0xa0
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2280      	movs	r2, #128	; 0x80
 8003f96:	4013      	ands	r3, r2
 8003f98:	d009      	beq.n	8003fae <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d01e      	beq.n	8003fe0 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	0010      	movs	r0, r2
 8003faa:	4798      	blx	r3
    }
    return;
 8003fac:	e018      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003fae:	23a4      	movs	r3, #164	; 0xa4
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2240      	movs	r2, #64	; 0x40
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	d013      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
 8003fba:	23a0      	movs	r3, #160	; 0xa0
 8003fbc:	18fb      	adds	r3, r7, r3
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2240      	movs	r2, #64	; 0x40
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d00d      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f000 fdd4 	bl	8004b76 <UART_EndTransmit_IT>
    return;
 8003fce:	e008      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
      return;
 8003fd0:	46c0      	nop			; (mov r8, r8)
 8003fd2:	e006      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
    return;
 8003fd4:	46c0      	nop			; (mov r8, r8)
 8003fd6:	e004      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
      return;
 8003fd8:	46c0      	nop			; (mov r8, r8)
 8003fda:	e002      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
      return;
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	e000      	b.n	8003fe2 <HAL_UART_IRQHandler+0x5a6>
    return;
 8003fe0:	46c0      	nop			; (mov r8, r8)
  }

}
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b02b      	add	sp, #172	; 0xac
 8003fe6:	bd90      	pop	{r4, r7, pc}
 8003fe8:	fffffeff 	.word	0xfffffeff
 8003fec:	fffffedf 	.word	0xfffffedf

08003ff0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b002      	add	sp, #8
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	b002      	add	sp, #8
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	000a      	movs	r2, r1
 800401a:	1cbb      	adds	r3, r7, #2
 800401c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800401e:	46c0      	nop			; (mov r8, r8)
 8004020:	46bd      	mov	sp, r7
 8004022:	b002      	add	sp, #8
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004028:	b5b0      	push	{r4, r5, r7, lr}
 800402a:	b08e      	sub	sp, #56	; 0x38
 800402c:	af00      	add	r7, sp, #0
 800402e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004030:	231a      	movs	r3, #26
 8004032:	2218      	movs	r2, #24
 8004034:	4694      	mov	ip, r2
 8004036:	44bc      	add	ip, r7
 8004038:	4463      	add	r3, ip
 800403a:	2200      	movs	r2, #0
 800403c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	689a      	ldr	r2, [r3, #8]
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	431a      	orrs	r2, r3
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	431a      	orrs	r2, r3
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	4313      	orrs	r3, r2
 8004054:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4ab0      	ldr	r2, [pc, #704]	; (8004320 <UART_SetConfig+0x2f8>)
 800405e:	4013      	ands	r3, r2
 8004060:	0019      	movs	r1, r3
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	4aac      	ldr	r2, [pc, #688]	; (8004324 <UART_SetConfig+0x2fc>)
 8004074:	4013      	ands	r3, r2
 8004076:	0019      	movs	r1, r3
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	68da      	ldr	r2, [r3, #12]
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	430a      	orrs	r2, r1
 8004082:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4aa6      	ldr	r2, [pc, #664]	; (8004328 <UART_SetConfig+0x300>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d004      	beq.n	800409e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800409a:	4313      	orrs	r3, r2
 800409c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4aa1      	ldr	r2, [pc, #644]	; (800432c <UART_SetConfig+0x304>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040b0:	430a      	orrs	r2, r1
 80040b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a9d      	ldr	r2, [pc, #628]	; (8004330 <UART_SetConfig+0x308>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d136      	bne.n	800412c <UART_SetConfig+0x104>
 80040be:	4b9d      	ldr	r3, [pc, #628]	; (8004334 <UART_SetConfig+0x30c>)
 80040c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c2:	2203      	movs	r2, #3
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b03      	cmp	r3, #3
 80040c8:	d020      	beq.n	800410c <UART_SetConfig+0xe4>
 80040ca:	d827      	bhi.n	800411c <UART_SetConfig+0xf4>
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d00d      	beq.n	80040ec <UART_SetConfig+0xc4>
 80040d0:	d824      	bhi.n	800411c <UART_SetConfig+0xf4>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <UART_SetConfig+0xb4>
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d010      	beq.n	80040fc <UART_SetConfig+0xd4>
 80040da:	e01f      	b.n	800411c <UART_SetConfig+0xf4>
 80040dc:	231b      	movs	r3, #27
 80040de:	2218      	movs	r2, #24
 80040e0:	4694      	mov	ip, r2
 80040e2:	44bc      	add	ip, r7
 80040e4:	4463      	add	r3, ip
 80040e6:	2201      	movs	r2, #1
 80040e8:	701a      	strb	r2, [r3, #0]
 80040ea:	e0c5      	b.n	8004278 <UART_SetConfig+0x250>
 80040ec:	231b      	movs	r3, #27
 80040ee:	2218      	movs	r2, #24
 80040f0:	4694      	mov	ip, r2
 80040f2:	44bc      	add	ip, r7
 80040f4:	4463      	add	r3, ip
 80040f6:	2202      	movs	r2, #2
 80040f8:	701a      	strb	r2, [r3, #0]
 80040fa:	e0bd      	b.n	8004278 <UART_SetConfig+0x250>
 80040fc:	231b      	movs	r3, #27
 80040fe:	2218      	movs	r2, #24
 8004100:	4694      	mov	ip, r2
 8004102:	44bc      	add	ip, r7
 8004104:	4463      	add	r3, ip
 8004106:	2204      	movs	r2, #4
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	e0b5      	b.n	8004278 <UART_SetConfig+0x250>
 800410c:	231b      	movs	r3, #27
 800410e:	2218      	movs	r2, #24
 8004110:	4694      	mov	ip, r2
 8004112:	44bc      	add	ip, r7
 8004114:	4463      	add	r3, ip
 8004116:	2208      	movs	r2, #8
 8004118:	701a      	strb	r2, [r3, #0]
 800411a:	e0ad      	b.n	8004278 <UART_SetConfig+0x250>
 800411c:	231b      	movs	r3, #27
 800411e:	2218      	movs	r2, #24
 8004120:	4694      	mov	ip, r2
 8004122:	44bc      	add	ip, r7
 8004124:	4463      	add	r3, ip
 8004126:	2210      	movs	r2, #16
 8004128:	701a      	strb	r2, [r3, #0]
 800412a:	e0a5      	b.n	8004278 <UART_SetConfig+0x250>
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a81      	ldr	r2, [pc, #516]	; (8004338 <UART_SetConfig+0x310>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d136      	bne.n	80041a4 <UART_SetConfig+0x17c>
 8004136:	4b7f      	ldr	r3, [pc, #508]	; (8004334 <UART_SetConfig+0x30c>)
 8004138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800413a:	220c      	movs	r2, #12
 800413c:	4013      	ands	r3, r2
 800413e:	2b0c      	cmp	r3, #12
 8004140:	d020      	beq.n	8004184 <UART_SetConfig+0x15c>
 8004142:	d827      	bhi.n	8004194 <UART_SetConfig+0x16c>
 8004144:	2b08      	cmp	r3, #8
 8004146:	d00d      	beq.n	8004164 <UART_SetConfig+0x13c>
 8004148:	d824      	bhi.n	8004194 <UART_SetConfig+0x16c>
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <UART_SetConfig+0x12c>
 800414e:	2b04      	cmp	r3, #4
 8004150:	d010      	beq.n	8004174 <UART_SetConfig+0x14c>
 8004152:	e01f      	b.n	8004194 <UART_SetConfig+0x16c>
 8004154:	231b      	movs	r3, #27
 8004156:	2218      	movs	r2, #24
 8004158:	4694      	mov	ip, r2
 800415a:	44bc      	add	ip, r7
 800415c:	4463      	add	r3, ip
 800415e:	2200      	movs	r2, #0
 8004160:	701a      	strb	r2, [r3, #0]
 8004162:	e089      	b.n	8004278 <UART_SetConfig+0x250>
 8004164:	231b      	movs	r3, #27
 8004166:	2218      	movs	r2, #24
 8004168:	4694      	mov	ip, r2
 800416a:	44bc      	add	ip, r7
 800416c:	4463      	add	r3, ip
 800416e:	2202      	movs	r2, #2
 8004170:	701a      	strb	r2, [r3, #0]
 8004172:	e081      	b.n	8004278 <UART_SetConfig+0x250>
 8004174:	231b      	movs	r3, #27
 8004176:	2218      	movs	r2, #24
 8004178:	4694      	mov	ip, r2
 800417a:	44bc      	add	ip, r7
 800417c:	4463      	add	r3, ip
 800417e:	2204      	movs	r2, #4
 8004180:	701a      	strb	r2, [r3, #0]
 8004182:	e079      	b.n	8004278 <UART_SetConfig+0x250>
 8004184:	231b      	movs	r3, #27
 8004186:	2218      	movs	r2, #24
 8004188:	4694      	mov	ip, r2
 800418a:	44bc      	add	ip, r7
 800418c:	4463      	add	r3, ip
 800418e:	2208      	movs	r2, #8
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	e071      	b.n	8004278 <UART_SetConfig+0x250>
 8004194:	231b      	movs	r3, #27
 8004196:	2218      	movs	r2, #24
 8004198:	4694      	mov	ip, r2
 800419a:	44bc      	add	ip, r7
 800419c:	4463      	add	r3, ip
 800419e:	2210      	movs	r2, #16
 80041a0:	701a      	strb	r2, [r3, #0]
 80041a2:	e069      	b.n	8004278 <UART_SetConfig+0x250>
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a64      	ldr	r2, [pc, #400]	; (800433c <UART_SetConfig+0x314>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d107      	bne.n	80041be <UART_SetConfig+0x196>
 80041ae:	231b      	movs	r3, #27
 80041b0:	2218      	movs	r2, #24
 80041b2:	4694      	mov	ip, r2
 80041b4:	44bc      	add	ip, r7
 80041b6:	4463      	add	r3, ip
 80041b8:	2200      	movs	r2, #0
 80041ba:	701a      	strb	r2, [r3, #0]
 80041bc:	e05c      	b.n	8004278 <UART_SetConfig+0x250>
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a5f      	ldr	r2, [pc, #380]	; (8004340 <UART_SetConfig+0x318>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d107      	bne.n	80041d8 <UART_SetConfig+0x1b0>
 80041c8:	231b      	movs	r3, #27
 80041ca:	2218      	movs	r2, #24
 80041cc:	4694      	mov	ip, r2
 80041ce:	44bc      	add	ip, r7
 80041d0:	4463      	add	r3, ip
 80041d2:	2200      	movs	r2, #0
 80041d4:	701a      	strb	r2, [r3, #0]
 80041d6:	e04f      	b.n	8004278 <UART_SetConfig+0x250>
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a52      	ldr	r2, [pc, #328]	; (8004328 <UART_SetConfig+0x300>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d143      	bne.n	800426a <UART_SetConfig+0x242>
 80041e2:	4b54      	ldr	r3, [pc, #336]	; (8004334 <UART_SetConfig+0x30c>)
 80041e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041e6:	23c0      	movs	r3, #192	; 0xc0
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	4013      	ands	r3, r2
 80041ec:	22c0      	movs	r2, #192	; 0xc0
 80041ee:	0112      	lsls	r2, r2, #4
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d02a      	beq.n	800424a <UART_SetConfig+0x222>
 80041f4:	22c0      	movs	r2, #192	; 0xc0
 80041f6:	0112      	lsls	r2, r2, #4
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d82e      	bhi.n	800425a <UART_SetConfig+0x232>
 80041fc:	2280      	movs	r2, #128	; 0x80
 80041fe:	0112      	lsls	r2, r2, #4
 8004200:	4293      	cmp	r3, r2
 8004202:	d012      	beq.n	800422a <UART_SetConfig+0x202>
 8004204:	2280      	movs	r2, #128	; 0x80
 8004206:	0112      	lsls	r2, r2, #4
 8004208:	4293      	cmp	r3, r2
 800420a:	d826      	bhi.n	800425a <UART_SetConfig+0x232>
 800420c:	2b00      	cmp	r3, #0
 800420e:	d004      	beq.n	800421a <UART_SetConfig+0x1f2>
 8004210:	2280      	movs	r2, #128	; 0x80
 8004212:	00d2      	lsls	r2, r2, #3
 8004214:	4293      	cmp	r3, r2
 8004216:	d010      	beq.n	800423a <UART_SetConfig+0x212>
 8004218:	e01f      	b.n	800425a <UART_SetConfig+0x232>
 800421a:	231b      	movs	r3, #27
 800421c:	2218      	movs	r2, #24
 800421e:	4694      	mov	ip, r2
 8004220:	44bc      	add	ip, r7
 8004222:	4463      	add	r3, ip
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]
 8004228:	e026      	b.n	8004278 <UART_SetConfig+0x250>
 800422a:	231b      	movs	r3, #27
 800422c:	2218      	movs	r2, #24
 800422e:	4694      	mov	ip, r2
 8004230:	44bc      	add	ip, r7
 8004232:	4463      	add	r3, ip
 8004234:	2202      	movs	r2, #2
 8004236:	701a      	strb	r2, [r3, #0]
 8004238:	e01e      	b.n	8004278 <UART_SetConfig+0x250>
 800423a:	231b      	movs	r3, #27
 800423c:	2218      	movs	r2, #24
 800423e:	4694      	mov	ip, r2
 8004240:	44bc      	add	ip, r7
 8004242:	4463      	add	r3, ip
 8004244:	2204      	movs	r2, #4
 8004246:	701a      	strb	r2, [r3, #0]
 8004248:	e016      	b.n	8004278 <UART_SetConfig+0x250>
 800424a:	231b      	movs	r3, #27
 800424c:	2218      	movs	r2, #24
 800424e:	4694      	mov	ip, r2
 8004250:	44bc      	add	ip, r7
 8004252:	4463      	add	r3, ip
 8004254:	2208      	movs	r2, #8
 8004256:	701a      	strb	r2, [r3, #0]
 8004258:	e00e      	b.n	8004278 <UART_SetConfig+0x250>
 800425a:	231b      	movs	r3, #27
 800425c:	2218      	movs	r2, #24
 800425e:	4694      	mov	ip, r2
 8004260:	44bc      	add	ip, r7
 8004262:	4463      	add	r3, ip
 8004264:	2210      	movs	r2, #16
 8004266:	701a      	strb	r2, [r3, #0]
 8004268:	e006      	b.n	8004278 <UART_SetConfig+0x250>
 800426a:	231b      	movs	r3, #27
 800426c:	2218      	movs	r2, #24
 800426e:	4694      	mov	ip, r2
 8004270:	44bc      	add	ip, r7
 8004272:	4463      	add	r3, ip
 8004274:	2210      	movs	r2, #16
 8004276:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a2a      	ldr	r2, [pc, #168]	; (8004328 <UART_SetConfig+0x300>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d000      	beq.n	8004284 <UART_SetConfig+0x25c>
 8004282:	e09e      	b.n	80043c2 <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004284:	231b      	movs	r3, #27
 8004286:	2218      	movs	r2, #24
 8004288:	4694      	mov	ip, r2
 800428a:	44bc      	add	ip, r7
 800428c:	4463      	add	r3, ip
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	2b08      	cmp	r3, #8
 8004292:	d01d      	beq.n	80042d0 <UART_SetConfig+0x2a8>
 8004294:	dc20      	bgt.n	80042d8 <UART_SetConfig+0x2b0>
 8004296:	2b04      	cmp	r3, #4
 8004298:	d015      	beq.n	80042c6 <UART_SetConfig+0x29e>
 800429a:	dc1d      	bgt.n	80042d8 <UART_SetConfig+0x2b0>
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <UART_SetConfig+0x27e>
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d005      	beq.n	80042b0 <UART_SetConfig+0x288>
 80042a4:	e018      	b.n	80042d8 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042a6:	f7ff f8f3 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 80042aa:	0003      	movs	r3, r0
 80042ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042ae:	e01d      	b.n	80042ec <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042b0:	4b20      	ldr	r3, [pc, #128]	; (8004334 <UART_SetConfig+0x30c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2210      	movs	r2, #16
 80042b6:	4013      	ands	r3, r2
 80042b8:	d002      	beq.n	80042c0 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80042ba:	4b22      	ldr	r3, [pc, #136]	; (8004344 <UART_SetConfig+0x31c>)
 80042bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80042be:	e015      	b.n	80042ec <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 80042c0:	4b21      	ldr	r3, [pc, #132]	; (8004348 <UART_SetConfig+0x320>)
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042c4:	e012      	b.n	80042ec <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042c6:	f7ff f833 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80042ca:	0003      	movs	r3, r0
 80042cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042ce:	e00d      	b.n	80042ec <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042d0:	2380      	movs	r3, #128	; 0x80
 80042d2:	021b      	lsls	r3, r3, #8
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042d6:	e009      	b.n	80042ec <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80042dc:	231a      	movs	r3, #26
 80042de:	2218      	movs	r2, #24
 80042e0:	4694      	mov	ip, r2
 80042e2:	44bc      	add	ip, r7
 80042e4:	4463      	add	r3, ip
 80042e6:	2201      	movs	r2, #1
 80042e8:	701a      	strb	r2, [r3, #0]
        break;
 80042ea:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d100      	bne.n	80042f4 <UART_SetConfig+0x2cc>
 80042f2:	e13c      	b.n	800456e <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	0013      	movs	r3, r2
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	189b      	adds	r3, r3, r2
 80042fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004300:	429a      	cmp	r2, r3
 8004302:	d305      	bcc.n	8004310 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800430a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800430c:	429a      	cmp	r2, r3
 800430e:	d91d      	bls.n	800434c <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 8004310:	231a      	movs	r3, #26
 8004312:	2218      	movs	r2, #24
 8004314:	4694      	mov	ip, r2
 8004316:	44bc      	add	ip, r7
 8004318:	4463      	add	r3, ip
 800431a:	2201      	movs	r2, #1
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	e126      	b.n	800456e <UART_SetConfig+0x546>
 8004320:	efff69f3 	.word	0xefff69f3
 8004324:	ffffcfff 	.word	0xffffcfff
 8004328:	40004800 	.word	0x40004800
 800432c:	fffff4ff 	.word	0xfffff4ff
 8004330:	40013800 	.word	0x40013800
 8004334:	40021000 	.word	0x40021000
 8004338:	40004400 	.word	0x40004400
 800433c:	40004c00 	.word	0x40004c00
 8004340:	40005000 	.word	0x40005000
 8004344:	003d0900 	.word	0x003d0900
 8004348:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800434c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800434e:	613b      	str	r3, [r7, #16]
 8004350:	2300      	movs	r3, #0
 8004352:	617b      	str	r3, [r7, #20]
 8004354:	6939      	ldr	r1, [r7, #16]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	000b      	movs	r3, r1
 800435a:	0e1b      	lsrs	r3, r3, #24
 800435c:	0010      	movs	r0, r2
 800435e:	0205      	lsls	r5, r0, #8
 8004360:	431d      	orrs	r5, r3
 8004362:	000b      	movs	r3, r1
 8004364:	021c      	lsls	r4, r3, #8
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	085b      	lsrs	r3, r3, #1
 800436c:	60bb      	str	r3, [r7, #8]
 800436e:	2300      	movs	r3, #0
 8004370:	60fb      	str	r3, [r7, #12]
 8004372:	68b8      	ldr	r0, [r7, #8]
 8004374:	68f9      	ldr	r1, [r7, #12]
 8004376:	1900      	adds	r0, r0, r4
 8004378:	4169      	adcs	r1, r5
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	2300      	movs	r3, #0
 8004382:	607b      	str	r3, [r7, #4]
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f7fc f83c 	bl	8000404 <__aeabi_uldivmod>
 800438c:	0002      	movs	r2, r0
 800438e:	000b      	movs	r3, r1
 8004390:	0013      	movs	r3, r2
 8004392:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004394:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004396:	23c0      	movs	r3, #192	; 0xc0
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	429a      	cmp	r2, r3
 800439c:	d309      	bcc.n	80043b2 <UART_SetConfig+0x38a>
 800439e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043a0:	2380      	movs	r3, #128	; 0x80
 80043a2:	035b      	lsls	r3, r3, #13
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d204      	bcs.n	80043b2 <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043ae:	60da      	str	r2, [r3, #12]
 80043b0:	e0dd      	b.n	800456e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80043b2:	231a      	movs	r3, #26
 80043b4:	2218      	movs	r2, #24
 80043b6:	4694      	mov	ip, r2
 80043b8:	44bc      	add	ip, r7
 80043ba:	4463      	add	r3, ip
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]
 80043c0:	e0d5      	b.n	800456e <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	69da      	ldr	r2, [r3, #28]
 80043c6:	2380      	movs	r3, #128	; 0x80
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d000      	beq.n	80043d0 <UART_SetConfig+0x3a8>
 80043ce:	e074      	b.n	80044ba <UART_SetConfig+0x492>
  {
    switch (clocksource)
 80043d0:	231b      	movs	r3, #27
 80043d2:	2218      	movs	r2, #24
 80043d4:	4694      	mov	ip, r2
 80043d6:	44bc      	add	ip, r7
 80043d8:	4463      	add	r3, ip
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b08      	cmp	r3, #8
 80043de:	d822      	bhi.n	8004426 <UART_SetConfig+0x3fe>
 80043e0:	009a      	lsls	r2, r3, #2
 80043e2:	4b6b      	ldr	r3, [pc, #428]	; (8004590 <UART_SetConfig+0x568>)
 80043e4:	18d3      	adds	r3, r2, r3
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043ea:	f7ff f851 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 80043ee:	0003      	movs	r3, r0
 80043f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043f2:	e022      	b.n	800443a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043f4:	f7ff f862 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 80043f8:	0003      	movs	r3, r0
 80043fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043fc:	e01d      	b.n	800443a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043fe:	4b65      	ldr	r3, [pc, #404]	; (8004594 <UART_SetConfig+0x56c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2210      	movs	r2, #16
 8004404:	4013      	ands	r3, r2
 8004406:	d002      	beq.n	800440e <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004408:	4b63      	ldr	r3, [pc, #396]	; (8004598 <UART_SetConfig+0x570>)
 800440a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800440c:	e015      	b.n	800443a <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 800440e:	4b63      	ldr	r3, [pc, #396]	; (800459c <UART_SetConfig+0x574>)
 8004410:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004412:	e012      	b.n	800443a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004414:	f7fe ff8c 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8004418:	0003      	movs	r3, r0
 800441a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800441c:	e00d      	b.n	800443a <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800441e:	2380      	movs	r3, #128	; 0x80
 8004420:	021b      	lsls	r3, r3, #8
 8004422:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004424:	e009      	b.n	800443a <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800442a:	231a      	movs	r3, #26
 800442c:	2218      	movs	r2, #24
 800442e:	4694      	mov	ip, r2
 8004430:	44bc      	add	ip, r7
 8004432:	4463      	add	r3, ip
 8004434:	2201      	movs	r2, #1
 8004436:	701a      	strb	r2, [r3, #0]
        break;
 8004438:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443c:	2b00      	cmp	r3, #0
 800443e:	d100      	bne.n	8004442 <UART_SetConfig+0x41a>
 8004440:	e095      	b.n	800456e <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004444:	005a      	lsls	r2, r3, #1
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	085b      	lsrs	r3, r3, #1
 800444c:	18d2      	adds	r2, r2, r3
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	0019      	movs	r1, r3
 8004454:	0010      	movs	r0, r2
 8004456:	f7fb fe5f 	bl	8000118 <__udivsi3>
 800445a:	0003      	movs	r3, r0
 800445c:	b29b      	uxth	r3, r3
 800445e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004462:	2b0f      	cmp	r3, #15
 8004464:	d921      	bls.n	80044aa <UART_SetConfig+0x482>
 8004466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004468:	2380      	movs	r3, #128	; 0x80
 800446a:	025b      	lsls	r3, r3, #9
 800446c:	429a      	cmp	r2, r3
 800446e:	d21c      	bcs.n	80044aa <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	b29a      	uxth	r2, r3
 8004474:	200e      	movs	r0, #14
 8004476:	2418      	movs	r4, #24
 8004478:	193b      	adds	r3, r7, r4
 800447a:	181b      	adds	r3, r3, r0
 800447c:	210f      	movs	r1, #15
 800447e:	438a      	bics	r2, r1
 8004480:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004484:	085b      	lsrs	r3, r3, #1
 8004486:	b29b      	uxth	r3, r3
 8004488:	2207      	movs	r2, #7
 800448a:	4013      	ands	r3, r2
 800448c:	b299      	uxth	r1, r3
 800448e:	193b      	adds	r3, r7, r4
 8004490:	181b      	adds	r3, r3, r0
 8004492:	193a      	adds	r2, r7, r4
 8004494:	1812      	adds	r2, r2, r0
 8004496:	8812      	ldrh	r2, [r2, #0]
 8004498:	430a      	orrs	r2, r1
 800449a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	193a      	adds	r2, r7, r4
 80044a2:	1812      	adds	r2, r2, r0
 80044a4:	8812      	ldrh	r2, [r2, #0]
 80044a6:	60da      	str	r2, [r3, #12]
 80044a8:	e061      	b.n	800456e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80044aa:	231a      	movs	r3, #26
 80044ac:	2218      	movs	r2, #24
 80044ae:	4694      	mov	ip, r2
 80044b0:	44bc      	add	ip, r7
 80044b2:	4463      	add	r3, ip
 80044b4:	2201      	movs	r2, #1
 80044b6:	701a      	strb	r2, [r3, #0]
 80044b8:	e059      	b.n	800456e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044ba:	231b      	movs	r3, #27
 80044bc:	2218      	movs	r2, #24
 80044be:	4694      	mov	ip, r2
 80044c0:	44bc      	add	ip, r7
 80044c2:	4463      	add	r3, ip
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d822      	bhi.n	8004510 <UART_SetConfig+0x4e8>
 80044ca:	009a      	lsls	r2, r3, #2
 80044cc:	4b34      	ldr	r3, [pc, #208]	; (80045a0 <UART_SetConfig+0x578>)
 80044ce:	18d3      	adds	r3, r2, r3
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044d4:	f7fe ffdc 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 80044d8:	0003      	movs	r3, r0
 80044da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044dc:	e022      	b.n	8004524 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044de:	f7fe ffed 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 80044e2:	0003      	movs	r3, r0
 80044e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044e6:	e01d      	b.n	8004524 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044e8:	4b2a      	ldr	r3, [pc, #168]	; (8004594 <UART_SetConfig+0x56c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2210      	movs	r2, #16
 80044ee:	4013      	ands	r3, r2
 80044f0:	d002      	beq.n	80044f8 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80044f2:	4b29      	ldr	r3, [pc, #164]	; (8004598 <UART_SetConfig+0x570>)
 80044f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80044f6:	e015      	b.n	8004524 <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 80044f8:	4b28      	ldr	r3, [pc, #160]	; (800459c <UART_SetConfig+0x574>)
 80044fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80044fc:	e012      	b.n	8004524 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044fe:	f7fe ff17 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8004502:	0003      	movs	r3, r0
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004506:	e00d      	b.n	8004524 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004508:	2380      	movs	r3, #128	; 0x80
 800450a:	021b      	lsls	r3, r3, #8
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800450e:	e009      	b.n	8004524 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8004510:	2300      	movs	r3, #0
 8004512:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004514:	231a      	movs	r3, #26
 8004516:	2218      	movs	r2, #24
 8004518:	4694      	mov	ip, r2
 800451a:	44bc      	add	ip, r7
 800451c:	4463      	add	r3, ip
 800451e:	2201      	movs	r2, #1
 8004520:	701a      	strb	r2, [r3, #0]
        break;
 8004522:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004526:	2b00      	cmp	r3, #0
 8004528:	d021      	beq.n	800456e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	085a      	lsrs	r2, r3, #1
 8004530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004532:	18d2      	adds	r2, r2, r3
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	0019      	movs	r1, r3
 800453a:	0010      	movs	r0, r2
 800453c:	f7fb fdec 	bl	8000118 <__udivsi3>
 8004540:	0003      	movs	r3, r0
 8004542:	b29b      	uxth	r3, r3
 8004544:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004548:	2b0f      	cmp	r3, #15
 800454a:	d909      	bls.n	8004560 <UART_SetConfig+0x538>
 800454c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	025b      	lsls	r3, r3, #9
 8004552:	429a      	cmp	r2, r3
 8004554:	d204      	bcs.n	8004560 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800455c:	60da      	str	r2, [r3, #12]
 800455e:	e006      	b.n	800456e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004560:	231a      	movs	r3, #26
 8004562:	2218      	movs	r2, #24
 8004564:	4694      	mov	ip, r2
 8004566:	44bc      	add	ip, r7
 8004568:	4463      	add	r3, ip
 800456a:	2201      	movs	r2, #1
 800456c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	2200      	movs	r2, #0
 8004572:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	2200      	movs	r2, #0
 8004578:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800457a:	231a      	movs	r3, #26
 800457c:	2218      	movs	r2, #24
 800457e:	4694      	mov	ip, r2
 8004580:	44bc      	add	ip, r7
 8004582:	4463      	add	r3, ip
 8004584:	781b      	ldrb	r3, [r3, #0]
}
 8004586:	0018      	movs	r0, r3
 8004588:	46bd      	mov	sp, r7
 800458a:	b00e      	add	sp, #56	; 0x38
 800458c:	bdb0      	pop	{r4, r5, r7, pc}
 800458e:	46c0      	nop			; (mov r8, r8)
 8004590:	080054ac 	.word	0x080054ac
 8004594:	40021000 	.word	0x40021000
 8004598:	003d0900 	.word	0x003d0900
 800459c:	00f42400 	.word	0x00f42400
 80045a0:	080054d0 	.word	0x080054d0

080045a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	2201      	movs	r2, #1
 80045b2:	4013      	ands	r3, r2
 80045b4:	d00b      	beq.n	80045ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	4a4a      	ldr	r2, [pc, #296]	; (80046e8 <UART_AdvFeatureConfig+0x144>)
 80045be:	4013      	ands	r3, r2
 80045c0:	0019      	movs	r1, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	2202      	movs	r2, #2
 80045d4:	4013      	ands	r3, r2
 80045d6:	d00b      	beq.n	80045f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	4a43      	ldr	r2, [pc, #268]	; (80046ec <UART_AdvFeatureConfig+0x148>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	0019      	movs	r1, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	2204      	movs	r2, #4
 80045f6:	4013      	ands	r3, r2
 80045f8:	d00b      	beq.n	8004612 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	4a3b      	ldr	r2, [pc, #236]	; (80046f0 <UART_AdvFeatureConfig+0x14c>)
 8004602:	4013      	ands	r3, r2
 8004604:	0019      	movs	r1, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004616:	2208      	movs	r2, #8
 8004618:	4013      	ands	r3, r2
 800461a:	d00b      	beq.n	8004634 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	4a34      	ldr	r2, [pc, #208]	; (80046f4 <UART_AdvFeatureConfig+0x150>)
 8004624:	4013      	ands	r3, r2
 8004626:	0019      	movs	r1, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	2210      	movs	r2, #16
 800463a:	4013      	ands	r3, r2
 800463c:	d00b      	beq.n	8004656 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4a2c      	ldr	r2, [pc, #176]	; (80046f8 <UART_AdvFeatureConfig+0x154>)
 8004646:	4013      	ands	r3, r2
 8004648:	0019      	movs	r1, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465a:	2220      	movs	r2, #32
 800465c:	4013      	ands	r3, r2
 800465e:	d00b      	beq.n	8004678 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	4a25      	ldr	r2, [pc, #148]	; (80046fc <UART_AdvFeatureConfig+0x158>)
 8004668:	4013      	ands	r3, r2
 800466a:	0019      	movs	r1, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467c:	2240      	movs	r2, #64	; 0x40
 800467e:	4013      	ands	r3, r2
 8004680:	d01d      	beq.n	80046be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	4a1d      	ldr	r2, [pc, #116]	; (8004700 <UART_AdvFeatureConfig+0x15c>)
 800468a:	4013      	ands	r3, r2
 800468c:	0019      	movs	r1, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800469e:	2380      	movs	r3, #128	; 0x80
 80046a0:	035b      	lsls	r3, r3, #13
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d10b      	bne.n	80046be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	4a15      	ldr	r2, [pc, #84]	; (8004704 <UART_AdvFeatureConfig+0x160>)
 80046ae:	4013      	ands	r3, r2
 80046b0:	0019      	movs	r1, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	430a      	orrs	r2, r1
 80046bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	2280      	movs	r2, #128	; 0x80
 80046c4:	4013      	ands	r3, r2
 80046c6:	d00b      	beq.n	80046e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	4a0e      	ldr	r2, [pc, #56]	; (8004708 <UART_AdvFeatureConfig+0x164>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	0019      	movs	r1, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	430a      	orrs	r2, r1
 80046de:	605a      	str	r2, [r3, #4]
  }
}
 80046e0:	46c0      	nop			; (mov r8, r8)
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b002      	add	sp, #8
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	fffdffff 	.word	0xfffdffff
 80046ec:	fffeffff 	.word	0xfffeffff
 80046f0:	fffbffff 	.word	0xfffbffff
 80046f4:	ffff7fff 	.word	0xffff7fff
 80046f8:	ffffefff 	.word	0xffffefff
 80046fc:	ffffdfff 	.word	0xffffdfff
 8004700:	ffefffff 	.word	0xffefffff
 8004704:	ff9fffff 	.word	0xff9fffff
 8004708:	fff7ffff 	.word	0xfff7ffff

0800470c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af02      	add	r7, sp, #8
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2280      	movs	r2, #128	; 0x80
 8004718:	2100      	movs	r1, #0
 800471a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800471c:	f7fd fe38 	bl	8002390 <HAL_GetTick>
 8004720:	0003      	movs	r3, r0
 8004722:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2208      	movs	r2, #8
 800472c:	4013      	ands	r3, r2
 800472e:	2b08      	cmp	r3, #8
 8004730:	d10c      	bne.n	800474c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2280      	movs	r2, #128	; 0x80
 8004736:	0391      	lsls	r1, r2, #14
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	4a17      	ldr	r2, [pc, #92]	; (8004798 <UART_CheckIdleState+0x8c>)
 800473c:	9200      	str	r2, [sp, #0]
 800473e:	2200      	movs	r2, #0
 8004740:	f000 f82c 	bl	800479c <UART_WaitOnFlagUntilTimeout>
 8004744:	1e03      	subs	r3, r0, #0
 8004746:	d001      	beq.n	800474c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e021      	b.n	8004790 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2204      	movs	r2, #4
 8004754:	4013      	ands	r3, r2
 8004756:	2b04      	cmp	r3, #4
 8004758:	d10c      	bne.n	8004774 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2280      	movs	r2, #128	; 0x80
 800475e:	03d1      	lsls	r1, r2, #15
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	4a0d      	ldr	r2, [pc, #52]	; (8004798 <UART_CheckIdleState+0x8c>)
 8004764:	9200      	str	r2, [sp, #0]
 8004766:	2200      	movs	r2, #0
 8004768:	f000 f818 	bl	800479c <UART_WaitOnFlagUntilTimeout>
 800476c:	1e03      	subs	r3, r0, #0
 800476e:	d001      	beq.n	8004774 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e00d      	b.n	8004790 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2220      	movs	r2, #32
 8004778:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2220      	movs	r2, #32
 800477e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2274      	movs	r2, #116	; 0x74
 800478a:	2100      	movs	r1, #0
 800478c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	0018      	movs	r0, r3
 8004792:	46bd      	mov	sp, r7
 8004794:	b004      	add	sp, #16
 8004796:	bd80      	pop	{r7, pc}
 8004798:	01ffffff 	.word	0x01ffffff

0800479c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b094      	sub	sp, #80	; 0x50
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	603b      	str	r3, [r7, #0]
 80047a8:	1dfb      	adds	r3, r7, #7
 80047aa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047ac:	e0a3      	b.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047b0:	3301      	adds	r3, #1
 80047b2:	d100      	bne.n	80047b6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80047b4:	e09f      	b.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047b6:	f7fd fdeb 	bl	8002390 <HAL_GetTick>
 80047ba:	0002      	movs	r2, r0
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d302      	bcc.n	80047cc <UART_WaitOnFlagUntilTimeout+0x30>
 80047c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d13d      	bne.n	8004848 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047cc:	f3ef 8310 	mrs	r3, PRIMASK
 80047d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80047d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047d4:	647b      	str	r3, [r7, #68]	; 0x44
 80047d6:	2301      	movs	r3, #1
 80047d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047dc:	f383 8810 	msr	PRIMASK, r3
}
 80047e0:	46c0      	nop			; (mov r8, r8)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	494c      	ldr	r1, [pc, #304]	; (8004920 <UART_WaitOnFlagUntilTimeout+0x184>)
 80047ee:	400a      	ands	r2, r1
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047f4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f8:	f383 8810 	msr	PRIMASK, r3
}
 80047fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004802:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004806:	643b      	str	r3, [r7, #64]	; 0x40
 8004808:	2301      	movs	r3, #1
 800480a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800480c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480e:	f383 8810 	msr	PRIMASK, r3
}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2101      	movs	r1, #1
 8004820:	438a      	bics	r2, r1
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004826:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800482a:	f383 8810 	msr	PRIMASK, r3
}
 800482e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2220      	movs	r2, #32
 8004834:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2220      	movs	r2, #32
 800483a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2274      	movs	r2, #116	; 0x74
 8004840:	2100      	movs	r1, #0
 8004842:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e067      	b.n	8004918 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2204      	movs	r2, #4
 8004850:	4013      	ands	r3, r2
 8004852:	d050      	beq.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	69da      	ldr	r2, [r3, #28]
 800485a:	2380      	movs	r3, #128	; 0x80
 800485c:	011b      	lsls	r3, r3, #4
 800485e:	401a      	ands	r2, r3
 8004860:	2380      	movs	r3, #128	; 0x80
 8004862:	011b      	lsls	r3, r3, #4
 8004864:	429a      	cmp	r2, r3
 8004866:	d146      	bne.n	80048f6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2280      	movs	r2, #128	; 0x80
 800486e:	0112      	lsls	r2, r2, #4
 8004870:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004872:	f3ef 8310 	mrs	r3, PRIMASK
 8004876:	613b      	str	r3, [r7, #16]
  return(result);
 8004878:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800487a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800487c:	2301      	movs	r3, #1
 800487e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f383 8810 	msr	PRIMASK, r3
}
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4923      	ldr	r1, [pc, #140]	; (8004920 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004894:	400a      	ands	r2, r1
 8004896:	601a      	str	r2, [r3, #0]
 8004898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800489a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	f383 8810 	msr	PRIMASK, r3
}
 80048a2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a4:	f3ef 8310 	mrs	r3, PRIMASK
 80048a8:	61fb      	str	r3, [r7, #28]
  return(result);
 80048aa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80048ae:	2301      	movs	r3, #1
 80048b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2101      	movs	r1, #1
 80048c6:	438a      	bics	r2, r1
 80048c8:	609a      	str	r2, [r3, #8]
 80048ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048cc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	f383 8810 	msr	PRIMASK, r3
}
 80048d4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2220      	movs	r2, #32
 80048da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2220      	movs	r2, #32
 80048e0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2280      	movs	r2, #128	; 0x80
 80048e6:	2120      	movs	r1, #32
 80048e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2274      	movs	r2, #116	; 0x74
 80048ee:	2100      	movs	r1, #0
 80048f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e010      	b.n	8004918 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	4013      	ands	r3, r2
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	425a      	negs	r2, r3
 8004906:	4153      	adcs	r3, r2
 8004908:	b2db      	uxtb	r3, r3
 800490a:	001a      	movs	r2, r3
 800490c:	1dfb      	adds	r3, r7, #7
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	429a      	cmp	r2, r3
 8004912:	d100      	bne.n	8004916 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004914:	e74b      	b.n	80047ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	0018      	movs	r0, r3
 800491a:	46bd      	mov	sp, r7
 800491c:	b014      	add	sp, #80	; 0x50
 800491e:	bd80      	pop	{r7, pc}
 8004920:	fffffe5f 	.word	0xfffffe5f

08004924 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b08c      	sub	sp, #48	; 0x30
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	1dbb      	adds	r3, r7, #6
 8004930:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	1dba      	adds	r2, r7, #6
 800493c:	2158      	movs	r1, #88	; 0x58
 800493e:	8812      	ldrh	r2, [r2, #0]
 8004940:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1dba      	adds	r2, r7, #6
 8004946:	215a      	movs	r1, #90	; 0x5a
 8004948:	8812      	ldrh	r2, [r2, #0]
 800494a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	689a      	ldr	r2, [r3, #8]
 8004956:	2380      	movs	r3, #128	; 0x80
 8004958:	015b      	lsls	r3, r3, #5
 800495a:	429a      	cmp	r2, r3
 800495c:	d10d      	bne.n	800497a <UART_Start_Receive_IT+0x56>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d104      	bne.n	8004970 <UART_Start_Receive_IT+0x4c>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	225c      	movs	r2, #92	; 0x5c
 800496a:	4943      	ldr	r1, [pc, #268]	; (8004a78 <UART_Start_Receive_IT+0x154>)
 800496c:	5299      	strh	r1, [r3, r2]
 800496e:	e02e      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	225c      	movs	r2, #92	; 0x5c
 8004974:	21ff      	movs	r1, #255	; 0xff
 8004976:	5299      	strh	r1, [r3, r2]
 8004978:	e029      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10d      	bne.n	800499e <UART_Start_Receive_IT+0x7a>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d104      	bne.n	8004994 <UART_Start_Receive_IT+0x70>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	225c      	movs	r2, #92	; 0x5c
 800498e:	21ff      	movs	r1, #255	; 0xff
 8004990:	5299      	strh	r1, [r3, r2]
 8004992:	e01c      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	225c      	movs	r2, #92	; 0x5c
 8004998:	217f      	movs	r1, #127	; 0x7f
 800499a:	5299      	strh	r1, [r3, r2]
 800499c:	e017      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	2380      	movs	r3, #128	; 0x80
 80049a4:	055b      	lsls	r3, r3, #21
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d10d      	bne.n	80049c6 <UART_Start_Receive_IT+0xa2>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d104      	bne.n	80049bc <UART_Start_Receive_IT+0x98>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	225c      	movs	r2, #92	; 0x5c
 80049b6:	217f      	movs	r1, #127	; 0x7f
 80049b8:	5299      	strh	r1, [r3, r2]
 80049ba:	e008      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	225c      	movs	r2, #92	; 0x5c
 80049c0:	213f      	movs	r1, #63	; 0x3f
 80049c2:	5299      	strh	r1, [r3, r2]
 80049c4:	e003      	b.n	80049ce <UART_Start_Receive_IT+0xaa>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	225c      	movs	r2, #92	; 0x5c
 80049ca:	2100      	movs	r1, #0
 80049cc:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2280      	movs	r2, #128	; 0x80
 80049d2:	2100      	movs	r1, #0
 80049d4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2222      	movs	r2, #34	; 0x22
 80049da:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049dc:	f3ef 8310 	mrs	r3, PRIMASK
 80049e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80049e2:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049e6:	2301      	movs	r3, #1
 80049e8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049ea:	6a3b      	ldr	r3, [r7, #32]
 80049ec:	f383 8810 	msr	PRIMASK, r3
}
 80049f0:	46c0      	nop			; (mov r8, r8)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2101      	movs	r1, #1
 80049fe:	430a      	orrs	r2, r1
 8004a00:	609a      	str	r2, [r3, #8]
 8004a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a08:	f383 8810 	msr	PRIMASK, r3
}
 8004a0c:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	2380      	movs	r3, #128	; 0x80
 8004a14:	015b      	lsls	r3, r3, #5
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d107      	bne.n	8004a2a <UART_Start_Receive_IT+0x106>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d103      	bne.n	8004a2a <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <UART_Start_Receive_IT+0x158>)
 8004a26:	665a      	str	r2, [r3, #100]	; 0x64
 8004a28:	e002      	b.n	8004a30 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4a14      	ldr	r2, [pc, #80]	; (8004a80 <UART_Start_Receive_IT+0x15c>)
 8004a2e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2274      	movs	r2, #116	; 0x74
 8004a34:	2100      	movs	r1, #0
 8004a36:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a38:	f3ef 8310 	mrs	r3, PRIMASK
 8004a3c:	613b      	str	r3, [r7, #16]
  return(result);
 8004a3e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004a40:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a42:	2301      	movs	r3, #1
 8004a44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f383 8810 	msr	PRIMASK, r3
}
 8004a4c:	46c0      	nop			; (mov r8, r8)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2190      	movs	r1, #144	; 0x90
 8004a5a:	0049      	lsls	r1, r1, #1
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a62:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	f383 8810 	msr	PRIMASK, r3
}
 8004a6a:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	0018      	movs	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	b00c      	add	sp, #48	; 0x30
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	46c0      	nop			; (mov r8, r8)
 8004a78:	000001ff 	.word	0x000001ff
 8004a7c:	08004d35 	.word	0x08004d35
 8004a80:	08004bcd 	.word	0x08004bcd

08004a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b08e      	sub	sp, #56	; 0x38
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a90:	617b      	str	r3, [r7, #20]
  return(result);
 8004a92:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a94:	637b      	str	r3, [r7, #52]	; 0x34
 8004a96:	2301      	movs	r3, #1
 8004a98:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	f383 8810 	msr	PRIMASK, r3
}
 8004aa0:	46c0      	nop			; (mov r8, r8)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4925      	ldr	r1, [pc, #148]	; (8004b44 <UART_EndRxTransfer+0xc0>)
 8004aae:	400a      	ands	r2, r1
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f383 8810 	msr	PRIMASK, r3
}
 8004abc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004abe:	f3ef 8310 	mrs	r3, PRIMASK
 8004ac2:	623b      	str	r3, [r7, #32]
  return(result);
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac6:	633b      	str	r3, [r7, #48]	; 0x30
 8004ac8:	2301      	movs	r3, #1
 8004aca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	f383 8810 	msr	PRIMASK, r3
}
 8004ad2:	46c0      	nop			; (mov r8, r8)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2101      	movs	r1, #1
 8004ae0:	438a      	bics	r2, r1
 8004ae2:	609a      	str	r2, [r3, #8]
 8004ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	f383 8810 	msr	PRIMASK, r3
}
 8004aee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d118      	bne.n	8004b2a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af8:	f3ef 8310 	mrs	r3, PRIMASK
 8004afc:	60bb      	str	r3, [r7, #8]
  return(result);
 8004afe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b02:	2301      	movs	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2110      	movs	r1, #16
 8004b1a:	438a      	bics	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f383 8810 	msr	PRIMASK, r3
}
 8004b28:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004b3c:	46c0      	nop			; (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	b00e      	add	sp, #56	; 0x38
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	fffffedf 	.word	0xfffffedf

08004b48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	225a      	movs	r2, #90	; 0x5a
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2252      	movs	r2, #82	; 0x52
 8004b62:	2100      	movs	r1, #0
 8004b64:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7ff fa49 	bl	8004000 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	46bd      	mov	sp, r7
 8004b72:	b004      	add	sp, #16
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b086      	sub	sp, #24
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b82:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b84:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	2301      	movs	r3, #1
 8004b8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			; (mov r8, r8)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2140      	movs	r1, #64	; 0x40
 8004ba0:	438a      	bics	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f383 8810 	msr	PRIMASK, r3
}
 8004bae:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f7ff fa16 	bl	8003ff0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bc4:	46c0      	nop			; (mov r8, r8)
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b006      	add	sp, #24
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b090      	sub	sp, #64	; 0x40
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004bd4:	203e      	movs	r0, #62	; 0x3e
 8004bd6:	183b      	adds	r3, r7, r0
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	215c      	movs	r1, #92	; 0x5c
 8004bdc:	5a52      	ldrh	r2, [r2, r1]
 8004bde:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004be4:	2b22      	cmp	r3, #34	; 0x22
 8004be6:	d000      	beq.n	8004bea <UART_RxISR_8BIT+0x1e>
 8004be8:	e095      	b.n	8004d16 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bf0:	213c      	movs	r1, #60	; 0x3c
 8004bf2:	187b      	adds	r3, r7, r1
 8004bf4:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bf6:	187b      	adds	r3, r7, r1
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	183b      	adds	r3, r7, r0
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	b2d9      	uxtb	r1, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c06:	400a      	ands	r2, r1
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	225a      	movs	r2, #90	; 0x5a
 8004c1a:	5a9b      	ldrh	r3, [r3, r2]
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	b299      	uxth	r1, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	225a      	movs	r2, #90	; 0x5a
 8004c26:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	225a      	movs	r2, #90	; 0x5a
 8004c2c:	5a9b      	ldrh	r3, [r3, r2]
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d178      	bne.n	8004d26 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c34:	f3ef 8310 	mrs	r3, PRIMASK
 8004c38:	61bb      	str	r3, [r7, #24]
  return(result);
 8004c3a:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c3e:	2301      	movs	r3, #1
 8004c40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f383 8810 	msr	PRIMASK, r3
}
 8004c48:	46c0      	nop			; (mov r8, r8)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4936      	ldr	r1, [pc, #216]	; (8004d30 <UART_RxISR_8BIT+0x164>)
 8004c56:	400a      	ands	r2, r1
 8004c58:	601a      	str	r2, [r3, #0]
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c5e:	6a3b      	ldr	r3, [r7, #32]
 8004c60:	f383 8810 	msr	PRIMASK, r3
}
 8004c64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c66:	f3ef 8310 	mrs	r3, PRIMASK
 8004c6a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8004c70:	2301      	movs	r3, #1
 8004c72:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c76:	f383 8810 	msr	PRIMASK, r3
}
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2101      	movs	r1, #1
 8004c88:	438a      	bics	r2, r1
 8004c8a:	609a      	str	r2, [r3, #8]
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c92:	f383 8810 	msr	PRIMASK, r3
}
 8004c96:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d12f      	bne.n	8004d0c <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb2:	f3ef 8310 	mrs	r3, PRIMASK
 8004cb6:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cb8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cba:	633b      	str	r3, [r7, #48]	; 0x30
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f383 8810 	msr	PRIMASK, r3
}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2110      	movs	r1, #16
 8004cd4:	438a      	bics	r2, r1
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f383 8810 	msr	PRIMASK, r3
}
 8004ce2:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	2210      	movs	r2, #16
 8004cec:	4013      	ands	r3, r2
 8004cee:	2b10      	cmp	r3, #16
 8004cf0:	d103      	bne.n	8004cfa <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2210      	movs	r2, #16
 8004cf8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2258      	movs	r2, #88	; 0x58
 8004cfe:	5a9a      	ldrh	r2, [r3, r2]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	0011      	movs	r1, r2
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7ff f983 	bl	8004010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d0a:	e00c      	b.n	8004d26 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f7fb fcb6 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004d14:	e007      	b.n	8004d26 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699a      	ldr	r2, [r3, #24]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2108      	movs	r1, #8
 8004d22:	430a      	orrs	r2, r1
 8004d24:	619a      	str	r2, [r3, #24]
}
 8004d26:	46c0      	nop			; (mov r8, r8)
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	b010      	add	sp, #64	; 0x40
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	46c0      	nop			; (mov r8, r8)
 8004d30:	fffffedf 	.word	0xfffffedf

08004d34 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b090      	sub	sp, #64	; 0x40
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d3c:	203e      	movs	r0, #62	; 0x3e
 8004d3e:	183b      	adds	r3, r7, r0
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	215c      	movs	r1, #92	; 0x5c
 8004d44:	5a52      	ldrh	r2, [r2, r1]
 8004d46:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d4c:	2b22      	cmp	r3, #34	; 0x22
 8004d4e:	d000      	beq.n	8004d52 <UART_RxISR_16BIT+0x1e>
 8004d50:	e095      	b.n	8004e7e <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d58:	213c      	movs	r1, #60	; 0x3c
 8004d5a:	187b      	adds	r3, r7, r1
 8004d5c:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d62:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8004d64:	187b      	adds	r3, r7, r1
 8004d66:	183a      	adds	r2, r7, r0
 8004d68:	881b      	ldrh	r3, [r3, #0]
 8004d6a:	8812      	ldrh	r2, [r2, #0]
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d72:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d78:	1c9a      	adds	r2, r3, #2
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	225a      	movs	r2, #90	; 0x5a
 8004d82:	5a9b      	ldrh	r3, [r3, r2]
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b299      	uxth	r1, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	225a      	movs	r2, #90	; 0x5a
 8004d8e:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	225a      	movs	r2, #90	; 0x5a
 8004d94:	5a9b      	ldrh	r3, [r3, r2]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d178      	bne.n	8004e8e <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004da0:	617b      	str	r3, [r7, #20]
  return(result);
 8004da2:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004da4:	637b      	str	r3, [r7, #52]	; 0x34
 8004da6:	2301      	movs	r3, #1
 8004da8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	f383 8810 	msr	PRIMASK, r3
}
 8004db0:	46c0      	nop			; (mov r8, r8)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4936      	ldr	r1, [pc, #216]	; (8004e98 <UART_RxISR_16BIT+0x164>)
 8004dbe:	400a      	ands	r2, r1
 8004dc0:	601a      	str	r2, [r3, #0]
 8004dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	f383 8810 	msr	PRIMASK, r3
}
 8004dcc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dce:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd2:	623b      	str	r3, [r7, #32]
  return(result);
 8004dd4:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dd6:	633b      	str	r3, [r7, #48]	; 0x30
 8004dd8:	2301      	movs	r3, #1
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dde:	f383 8810 	msr	PRIMASK, r3
}
 8004de2:	46c0      	nop			; (mov r8, r8)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	689a      	ldr	r2, [r3, #8]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2101      	movs	r1, #1
 8004df0:	438a      	bics	r2, r1
 8004df2:	609a      	str	r2, [r3, #8]
 8004df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dfa:	f383 8810 	msr	PRIMASK, r3
}
 8004dfe:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2220      	movs	r2, #32
 8004e04:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d12f      	bne.n	8004e74 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e20:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e24:	2301      	movs	r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f383 8810 	msr	PRIMASK, r3
}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2110      	movs	r1, #16
 8004e3c:	438a      	bics	r2, r1
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f383 8810 	msr	PRIMASK, r3
}
 8004e4a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	2210      	movs	r2, #16
 8004e54:	4013      	ands	r3, r2
 8004e56:	2b10      	cmp	r3, #16
 8004e58:	d103      	bne.n	8004e62 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2210      	movs	r2, #16
 8004e60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2258      	movs	r2, #88	; 0x58
 8004e66:	5a9a      	ldrh	r2, [r3, r2]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	0011      	movs	r1, r2
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f7ff f8cf 	bl	8004010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004e72:	e00c      	b.n	8004e8e <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	0018      	movs	r0, r3
 8004e78:	f7fb fc02 	bl	8000680 <HAL_UART_RxCpltCallback>
}
 8004e7c:	e007      	b.n	8004e8e <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	699a      	ldr	r2, [r3, #24]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2108      	movs	r1, #8
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	619a      	str	r2, [r3, #24]
}
 8004e8e:	46c0      	nop			; (mov r8, r8)
 8004e90:	46bd      	mov	sp, r7
 8004e92:	b010      	add	sp, #64	; 0x40
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	46c0      	nop			; (mov r8, r8)
 8004e98:	fffffedf 	.word	0xfffffedf

08004e9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ea4:	46c0      	nop			; (mov r8, r8)
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	b002      	add	sp, #8
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <__errno>:
 8004eac:	4b01      	ldr	r3, [pc, #4]	; (8004eb4 <__errno+0x8>)
 8004eae:	6818      	ldr	r0, [r3, #0]
 8004eb0:	4770      	bx	lr
 8004eb2:	46c0      	nop			; (mov r8, r8)
 8004eb4:	2000000c 	.word	0x2000000c

08004eb8 <__libc_init_array>:
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	2600      	movs	r6, #0
 8004ebc:	4d0c      	ldr	r5, [pc, #48]	; (8004ef0 <__libc_init_array+0x38>)
 8004ebe:	4c0d      	ldr	r4, [pc, #52]	; (8004ef4 <__libc_init_array+0x3c>)
 8004ec0:	1b64      	subs	r4, r4, r5
 8004ec2:	10a4      	asrs	r4, r4, #2
 8004ec4:	42a6      	cmp	r6, r4
 8004ec6:	d109      	bne.n	8004edc <__libc_init_array+0x24>
 8004ec8:	2600      	movs	r6, #0
 8004eca:	f000 f8db 	bl	8005084 <_init>
 8004ece:	4d0a      	ldr	r5, [pc, #40]	; (8004ef8 <__libc_init_array+0x40>)
 8004ed0:	4c0a      	ldr	r4, [pc, #40]	; (8004efc <__libc_init_array+0x44>)
 8004ed2:	1b64      	subs	r4, r4, r5
 8004ed4:	10a4      	asrs	r4, r4, #2
 8004ed6:	42a6      	cmp	r6, r4
 8004ed8:	d105      	bne.n	8004ee6 <__libc_init_array+0x2e>
 8004eda:	bd70      	pop	{r4, r5, r6, pc}
 8004edc:	00b3      	lsls	r3, r6, #2
 8004ede:	58eb      	ldr	r3, [r5, r3]
 8004ee0:	4798      	blx	r3
 8004ee2:	3601      	adds	r6, #1
 8004ee4:	e7ee      	b.n	8004ec4 <__libc_init_array+0xc>
 8004ee6:	00b3      	lsls	r3, r6, #2
 8004ee8:	58eb      	ldr	r3, [r5, r3]
 8004eea:	4798      	blx	r3
 8004eec:	3601      	adds	r6, #1
 8004eee:	e7f2      	b.n	8004ed6 <__libc_init_array+0x1e>
 8004ef0:	080054fc 	.word	0x080054fc
 8004ef4:	080054fc 	.word	0x080054fc
 8004ef8:	080054fc 	.word	0x080054fc
 8004efc:	08005500 	.word	0x08005500

08004f00 <malloc>:
 8004f00:	b510      	push	{r4, lr}
 8004f02:	4b03      	ldr	r3, [pc, #12]	; (8004f10 <malloc+0x10>)
 8004f04:	0001      	movs	r1, r0
 8004f06:	6818      	ldr	r0, [r3, #0]
 8004f08:	f000 f824 	bl	8004f54 <_malloc_r>
 8004f0c:	bd10      	pop	{r4, pc}
 8004f0e:	46c0      	nop			; (mov r8, r8)
 8004f10:	2000000c 	.word	0x2000000c

08004f14 <memcmp>:
 8004f14:	b530      	push	{r4, r5, lr}
 8004f16:	2400      	movs	r4, #0
 8004f18:	3901      	subs	r1, #1
 8004f1a:	42a2      	cmp	r2, r4
 8004f1c:	d101      	bne.n	8004f22 <memcmp+0xe>
 8004f1e:	2000      	movs	r0, #0
 8004f20:	e005      	b.n	8004f2e <memcmp+0x1a>
 8004f22:	5d03      	ldrb	r3, [r0, r4]
 8004f24:	3401      	adds	r4, #1
 8004f26:	5d0d      	ldrb	r5, [r1, r4]
 8004f28:	42ab      	cmp	r3, r5
 8004f2a:	d0f6      	beq.n	8004f1a <memcmp+0x6>
 8004f2c:	1b58      	subs	r0, r3, r5
 8004f2e:	bd30      	pop	{r4, r5, pc}

08004f30 <memcpy>:
 8004f30:	2300      	movs	r3, #0
 8004f32:	b510      	push	{r4, lr}
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d100      	bne.n	8004f3a <memcpy+0xa>
 8004f38:	bd10      	pop	{r4, pc}
 8004f3a:	5ccc      	ldrb	r4, [r1, r3]
 8004f3c:	54c4      	strb	r4, [r0, r3]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	e7f8      	b.n	8004f34 <memcpy+0x4>

08004f42 <memset>:
 8004f42:	0003      	movs	r3, r0
 8004f44:	1882      	adds	r2, r0, r2
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d100      	bne.n	8004f4c <memset+0xa>
 8004f4a:	4770      	bx	lr
 8004f4c:	7019      	strb	r1, [r3, #0]
 8004f4e:	3301      	adds	r3, #1
 8004f50:	e7f9      	b.n	8004f46 <memset+0x4>
	...

08004f54 <_malloc_r>:
 8004f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f56:	2303      	movs	r3, #3
 8004f58:	1ccd      	adds	r5, r1, #3
 8004f5a:	439d      	bics	r5, r3
 8004f5c:	3508      	adds	r5, #8
 8004f5e:	0006      	movs	r6, r0
 8004f60:	2d0c      	cmp	r5, #12
 8004f62:	d21f      	bcs.n	8004fa4 <_malloc_r+0x50>
 8004f64:	250c      	movs	r5, #12
 8004f66:	42a9      	cmp	r1, r5
 8004f68:	d81e      	bhi.n	8004fa8 <_malloc_r+0x54>
 8004f6a:	0030      	movs	r0, r6
 8004f6c:	f000 f878 	bl	8005060 <__malloc_lock>
 8004f70:	4925      	ldr	r1, [pc, #148]	; (8005008 <_malloc_r+0xb4>)
 8004f72:	680a      	ldr	r2, [r1, #0]
 8004f74:	0014      	movs	r4, r2
 8004f76:	2c00      	cmp	r4, #0
 8004f78:	d11a      	bne.n	8004fb0 <_malloc_r+0x5c>
 8004f7a:	4f24      	ldr	r7, [pc, #144]	; (800500c <_malloc_r+0xb8>)
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d104      	bne.n	8004f8c <_malloc_r+0x38>
 8004f82:	0021      	movs	r1, r4
 8004f84:	0030      	movs	r0, r6
 8004f86:	f000 f843 	bl	8005010 <_sbrk_r>
 8004f8a:	6038      	str	r0, [r7, #0]
 8004f8c:	0029      	movs	r1, r5
 8004f8e:	0030      	movs	r0, r6
 8004f90:	f000 f83e 	bl	8005010 <_sbrk_r>
 8004f94:	1c43      	adds	r3, r0, #1
 8004f96:	d12b      	bne.n	8004ff0 <_malloc_r+0x9c>
 8004f98:	230c      	movs	r3, #12
 8004f9a:	0030      	movs	r0, r6
 8004f9c:	6033      	str	r3, [r6, #0]
 8004f9e:	f000 f867 	bl	8005070 <__malloc_unlock>
 8004fa2:	e003      	b.n	8004fac <_malloc_r+0x58>
 8004fa4:	2d00      	cmp	r5, #0
 8004fa6:	dade      	bge.n	8004f66 <_malloc_r+0x12>
 8004fa8:	230c      	movs	r3, #12
 8004faa:	6033      	str	r3, [r6, #0]
 8004fac:	2000      	movs	r0, #0
 8004fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	1b5b      	subs	r3, r3, r5
 8004fb4:	d419      	bmi.n	8004fea <_malloc_r+0x96>
 8004fb6:	2b0b      	cmp	r3, #11
 8004fb8:	d903      	bls.n	8004fc2 <_malloc_r+0x6e>
 8004fba:	6023      	str	r3, [r4, #0]
 8004fbc:	18e4      	adds	r4, r4, r3
 8004fbe:	6025      	str	r5, [r4, #0]
 8004fc0:	e003      	b.n	8004fca <_malloc_r+0x76>
 8004fc2:	6863      	ldr	r3, [r4, #4]
 8004fc4:	42a2      	cmp	r2, r4
 8004fc6:	d10e      	bne.n	8004fe6 <_malloc_r+0x92>
 8004fc8:	600b      	str	r3, [r1, #0]
 8004fca:	0030      	movs	r0, r6
 8004fcc:	f000 f850 	bl	8005070 <__malloc_unlock>
 8004fd0:	0020      	movs	r0, r4
 8004fd2:	2207      	movs	r2, #7
 8004fd4:	300b      	adds	r0, #11
 8004fd6:	1d23      	adds	r3, r4, #4
 8004fd8:	4390      	bics	r0, r2
 8004fda:	1ac2      	subs	r2, r0, r3
 8004fdc:	4298      	cmp	r0, r3
 8004fde:	d0e6      	beq.n	8004fae <_malloc_r+0x5a>
 8004fe0:	1a1b      	subs	r3, r3, r0
 8004fe2:	50a3      	str	r3, [r4, r2]
 8004fe4:	e7e3      	b.n	8004fae <_malloc_r+0x5a>
 8004fe6:	6053      	str	r3, [r2, #4]
 8004fe8:	e7ef      	b.n	8004fca <_malloc_r+0x76>
 8004fea:	0022      	movs	r2, r4
 8004fec:	6864      	ldr	r4, [r4, #4]
 8004fee:	e7c2      	b.n	8004f76 <_malloc_r+0x22>
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	1cc4      	adds	r4, r0, #3
 8004ff4:	439c      	bics	r4, r3
 8004ff6:	42a0      	cmp	r0, r4
 8004ff8:	d0e1      	beq.n	8004fbe <_malloc_r+0x6a>
 8004ffa:	1a21      	subs	r1, r4, r0
 8004ffc:	0030      	movs	r0, r6
 8004ffe:	f000 f807 	bl	8005010 <_sbrk_r>
 8005002:	1c43      	adds	r3, r0, #1
 8005004:	d1db      	bne.n	8004fbe <_malloc_r+0x6a>
 8005006:	e7c7      	b.n	8004f98 <_malloc_r+0x44>
 8005008:	20000304 	.word	0x20000304
 800500c:	20000308 	.word	0x20000308

08005010 <_sbrk_r>:
 8005010:	2300      	movs	r3, #0
 8005012:	b570      	push	{r4, r5, r6, lr}
 8005014:	4d06      	ldr	r5, [pc, #24]	; (8005030 <_sbrk_r+0x20>)
 8005016:	0004      	movs	r4, r0
 8005018:	0008      	movs	r0, r1
 800501a:	602b      	str	r3, [r5, #0]
 800501c:	f7fb fcb2 	bl	8000984 <_sbrk>
 8005020:	1c43      	adds	r3, r0, #1
 8005022:	d103      	bne.n	800502c <_sbrk_r+0x1c>
 8005024:	682b      	ldr	r3, [r5, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d000      	beq.n	800502c <_sbrk_r+0x1c>
 800502a:	6023      	str	r3, [r4, #0]
 800502c:	bd70      	pop	{r4, r5, r6, pc}
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	20000408 	.word	0x20000408

08005034 <strstr>:
 8005034:	780a      	ldrb	r2, [r1, #0]
 8005036:	b530      	push	{r4, r5, lr}
 8005038:	2a00      	cmp	r2, #0
 800503a:	d10c      	bne.n	8005056 <strstr+0x22>
 800503c:	bd30      	pop	{r4, r5, pc}
 800503e:	429a      	cmp	r2, r3
 8005040:	d108      	bne.n	8005054 <strstr+0x20>
 8005042:	2301      	movs	r3, #1
 8005044:	5ccc      	ldrb	r4, [r1, r3]
 8005046:	2c00      	cmp	r4, #0
 8005048:	d0f8      	beq.n	800503c <strstr+0x8>
 800504a:	5cc5      	ldrb	r5, [r0, r3]
 800504c:	42a5      	cmp	r5, r4
 800504e:	d101      	bne.n	8005054 <strstr+0x20>
 8005050:	3301      	adds	r3, #1
 8005052:	e7f7      	b.n	8005044 <strstr+0x10>
 8005054:	3001      	adds	r0, #1
 8005056:	7803      	ldrb	r3, [r0, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1f0      	bne.n	800503e <strstr+0xa>
 800505c:	0018      	movs	r0, r3
 800505e:	e7ed      	b.n	800503c <strstr+0x8>

08005060 <__malloc_lock>:
 8005060:	b510      	push	{r4, lr}
 8005062:	4802      	ldr	r0, [pc, #8]	; (800506c <__malloc_lock+0xc>)
 8005064:	f000 f80c 	bl	8005080 <__retarget_lock_acquire_recursive>
 8005068:	bd10      	pop	{r4, pc}
 800506a:	46c0      	nop			; (mov r8, r8)
 800506c:	20000410 	.word	0x20000410

08005070 <__malloc_unlock>:
 8005070:	b510      	push	{r4, lr}
 8005072:	4802      	ldr	r0, [pc, #8]	; (800507c <__malloc_unlock+0xc>)
 8005074:	f000 f805 	bl	8005082 <__retarget_lock_release_recursive>
 8005078:	bd10      	pop	{r4, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	20000410 	.word	0x20000410

08005080 <__retarget_lock_acquire_recursive>:
 8005080:	4770      	bx	lr

08005082 <__retarget_lock_release_recursive>:
 8005082:	4770      	bx	lr

08005084 <_init>:
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508a:	bc08      	pop	{r3}
 800508c:	469e      	mov	lr, r3
 800508e:	4770      	bx	lr

08005090 <_fini>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	46c0      	nop			; (mov r8, r8)
 8005094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005096:	bc08      	pop	{r3}
 8005098:	469e      	mov	lr, r3
 800509a:	4770      	bx	lr
