

================================================================
== Vitis HLS Report for 'quant_ap_uint_256_ap_int_32_ap_int_8_32u_s'
================================================================
* Date:           Mon Jun  3 15:12:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.365 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                              |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96  |quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     403|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    67|    1088|    9185|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     101|    -|
|Register         |        -|     -|     177|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    67|    1265|    9689|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     3|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_1_1_U78                                                        |mul_32s_32s_32_1_1                                                  |        0|   3|     0|    20|    0|
    |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96  |quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1  |        0|  64|  1088|  9165|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                         |                                                                    |        0|  67|  1088|  9185|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |quant_shift_op_fu_152_p2     |         +|   0|  0|   39|          32|           5|
    |sub16_fu_170_p2              |         +|   0|  0|   40|          33|           2|
    |sub_fu_131_p2                |         -|   0|  0|   39|           1|          32|
    |cmp12_fu_145_p2              |      icmp|   0|  0|   20|          32|           1|
    |cmp6_fu_126_p2               |      icmp|   0|  0|   20|          32|           1|
    |ap_block_state1              |        or|   0|  0|    2|           1|           1|
    |left_shift_fu_136_p3         |    select|   0|  0|   32|           1|           1|
    |total_right_shift_fu_157_p3  |    select|   0|  0|   32|           1|          32|
    |shl17_fu_180_p2              |       shl|   0|  0|  179|           1|          64|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0|  403|         134|         139|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |data_out1_read     |   9|          2|    1|          2|
    |fm_COLS_blk_n      |   9|          2|    1|          2|
    |fm_COLS_c_blk_n    |   9|          2|    1|          2|
    |fm_ROWS_blk_n      |   9|          2|    1|          2|
    |fm_ROWS_c_blk_n    |   9|          2|    1|          2|
    |quant_mul_blk_n    |   9|          2|    1|          2|
    |quant_out2_write   |   9|          2|    1|          2|
    |quant_shift_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 101|         22|   10|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   3|   0|    3|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |cmp12_reg_213                                                                              |   1|   0|    1|          0|
    |div_cast_reg_203                                                                           |  27|   0|   27|          0|
    |empty_reg_223                                                                              |  32|   0|   32|          0|
    |grp_quant_ap_uint_256_ap_int_32_ap_int_8_32u_Pipeline_VITIS_LOOP_100_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |left_shift_reg_208                                                                         |  32|   0|   32|          0|
    |quant_mul_read_reg_191                                                                     |  16|   0|   16|          0|
    |quant_shift_read_reg_196                                                                   |  32|   0|   32|          0|
    |total_right_shift_reg_218                                                                  |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 177|   0|  177|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                  Source Object                  |    C Type    |
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>|  return value|
|data_out1_dout              |   in|  1024|     ap_fifo|                                        data_out1|       pointer|
|data_out1_num_data_valid    |   in|     7|     ap_fifo|                                        data_out1|       pointer|
|data_out1_fifo_cap          |   in|     7|     ap_fifo|                                        data_out1|       pointer|
|data_out1_empty_n           |   in|     1|     ap_fifo|                                        data_out1|       pointer|
|data_out1_read              |  out|     1|     ap_fifo|                                        data_out1|       pointer|
|fm_ROWS_dout                |   in|    32|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_num_data_valid      |   in|     3|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_fifo_cap            |   in|     3|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_empty_n             |   in|     1|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_ROWS_read                |  out|     1|     ap_fifo|                                          fm_ROWS|       pointer|
|fm_COLS_dout                |   in|    32|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_num_data_valid      |   in|     2|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_fifo_cap            |   in|     2|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_empty_n             |   in|     1|     ap_fifo|                                          fm_COLS|       pointer|
|fm_COLS_read                |  out|     1|     ap_fifo|                                          fm_COLS|       pointer|
|quant_out2_din              |  out|   256|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_num_data_valid   |   in|     2|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_fifo_cap         |   in|     2|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_full_n           |   in|     1|     ap_fifo|                                       quant_out2|       pointer|
|quant_out2_write            |  out|     1|     ap_fifo|                                       quant_out2|       pointer|
|quant_shift_dout            |   in|    32|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_num_data_valid  |   in|     3|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_fifo_cap        |   in|     3|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_empty_n         |   in|     1|     ap_fifo|                                      quant_shift|       pointer|
|quant_shift_read            |  out|     1|     ap_fifo|                                      quant_shift|       pointer|
|quant_mul_dout              |   in|    16|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_num_data_valid    |   in|     3|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_fifo_cap          |   in|     3|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_empty_n           |   in|     1|     ap_fifo|                                        quant_mul|       pointer|
|quant_mul_read              |  out|     1|     ap_fifo|                                        quant_mul|       pointer|
|fm_ROWS_c_din               |  out|    32|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_num_data_valid    |   in|     2|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_fifo_cap          |   in|     2|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_full_n            |   in|     1|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_ROWS_c_write             |  out|     1|     ap_fifo|                                        fm_ROWS_c|       pointer|
|fm_COLS_c_din               |  out|    32|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_num_data_valid    |   in|     2|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_fifo_cap          |   in|     2|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_full_n            |   in|     1|     ap_fifo|                                        fm_COLS_c|       pointer|
|fm_COLS_c_write             |  out|     1|     ap_fifo|                                        fm_COLS_c|       pointer|
+----------------------------+-----+------+------------+-------------------------------------------------+--------------+

