

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sun Nov 27 12:36:24 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_04_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 82 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 83 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 84 'partselect' 'bs_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bs_sig_V = trunc i64 %data_V"   --->   Operation 85 'trunc' 'bs_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %bs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 86 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 87 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 88 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (2.89ns)   --->   "%icmp_ln1019 = icmp_eq  i52 %bs_sig_V, i52 0"   --->   Operation 89 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1019" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 90 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 91 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln970 = xor i1 %tmp_2, i1 1"   --->   Operation 92 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln970" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:370]   --->   Operation 93 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.88ns)   --->   "%icmp_ln1019_1 = icmp_eq  i11 %bs_exp_V, i11 2047"   --->   Operation 94 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i64 %data_V"   --->   Operation 96 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 97 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln515, i12 3074" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:515]   --->   Operation 98 'add' 'b_exp_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 99 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V"   --->   Operation 100 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 101 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 102 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 103 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.88ns)   --->   "%icmp_ln407 = icmp_ne  i11 %bs_exp_V, i11 2047" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 104 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.88ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %bs_exp_V, i11 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 105 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 106 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 107 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (1.88ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %bs_exp_V, i11 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 108 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 109 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_12, i1 0"   --->   Operation 110 'bitconcatenate' 'p_Result_13' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12"   --->   Operation 111 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i53 %r_V_21"   --->   Operation 112 'zext' 'zext_ln1488' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1488, i54 %p_Result_13" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 113 'select' 'b_frac_V_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln838 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 114 'zext' 'zext_ln838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [5/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 115 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 116 [4/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 116 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 117 [3/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 117 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 118 [2/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 118 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 119 [1/5] (5.66ns)   --->   "%mul_ln838 = mul i54 %b_frac_V_1, i54 %zext_ln838"   --->   Operation 119 'mul' 'mul_ln838' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln838, i32 50, i32 53"   --->   Operation 120 'partselect' 'a_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i54 %mul_ln838"   --->   Operation 121 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln838, i32 53"   --->   Operation 122 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln838, i17 0"   --->   Operation 123 'bitconcatenate' 'z1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 124 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i71 %z1_V"   --->   Operation 125 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [5/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 126 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 127 [4/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 127 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 128 [3/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 128 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 129 [2/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 129 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 130 [1/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1273, i75 %zext_ln1271"   --->   Operation 130 'mul' 'r_V_22' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln838, i16 0"   --->   Operation 131 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln838, i17 0"   --->   Operation 132 'bitconcatenate' 'tmp_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i75 %zext_ln1488_cast"   --->   Operation 133 'zext' 'zext_ln1488_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (1.15ns)   --->   "%select_ln1488 = select i1 %tmp_7, i76 %tmp_5, i76 %zext_ln1488_1"   --->   Operation 134 'select' 'select_ln1488' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln813, i25 0"   --->   Operation 135 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i75 %lhs"   --->   Operation 136 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i76 %zext_ln1347, i76 %select_ln1488"   --->   Operation 137 'add' 'ret_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i75 %r_V_22"   --->   Operation 138 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_24, i76 %zext_ln1348"   --->   Operation 139 'sub' 'ret_V_2' <Predicate = true> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 140 'partselect' 'z2_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%a_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 141 'partselect' 'a_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 142 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %a_V_1"   --->   Operation 143 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i73 %z2_V"   --->   Operation 144 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [5/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 145 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 146 [4/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 146 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 147 [3/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 147 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 148 [2/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 148 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 149 [1/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1273_1, i79 %zext_ln1271_1"   --->   Operation 149 'mul' 'r_V_23' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i73 %z2_V"   --->   Operation 150 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln818"   --->   Operation 151 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0"   --->   Operation 152 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i81 %lhs_2"   --->   Operation 153 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i81 %eZ"   --->   Operation 154 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i82 %zext_ln1347_1, i82 %zext_ln813"   --->   Operation 155 'add' 'ret_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 156 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i80 %rhs_3"   --->   Operation 157 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_25, i82 %zext_ln1348_1"   --->   Operation 158 'sub' 'ret_V_4' <Predicate = true> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%a_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 159 'partselect' 'a_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln813_3 = trunc i82 %ret_V_4"   --->   Operation 160 'trunc' 'trunc_ln813_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 161 'bitconcatenate' 'z3_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %a_V_2"   --->   Operation 162 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i83 %z3_V"   --->   Operation 163 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [5/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 164 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 165 [4/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 165 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 166 [3/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 166 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 167 [2/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 167 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 168 [1/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1273_2, i89 %zext_ln1271_2"   --->   Operation 168 'mul' 'r_V_24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 169 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln813_3, i25 0"   --->   Operation 170 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i101 %lhs_4"   --->   Operation 171 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i96 %eZ_1"   --->   Operation 172 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i102 %zext_ln1347_2, i102 %zext_ln813_1"   --->   Operation 173 'add' 'ret_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 174 'bitconcatenate' 'rhs_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i95 %rhs_6"   --->   Operation 175 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_26, i102 %zext_ln1348_2"   --->   Operation 176 'sub' 'ret_V_6' <Predicate = true> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 177 'partselect' 'z4_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 178 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 179 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_3"   --->   Operation 180 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i92 %z4_V"   --->   Operation 181 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 182 [5/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 182 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 183 [4/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 183 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 184 [3/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 184 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 185 [2/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 185 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 186 [1/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1273_6, i98 %zext_ln1271_4"   --->   Operation 186 'mul' 'r_V_25' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i92 %z4_V"   --->   Operation 187 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln818_1"   --->   Operation 188 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0"   --->   Operation 189 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i120 %lhs_6"   --->   Operation 190 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i110 %eZ_2"   --->   Operation 191 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i121 %zext_ln1347_3, i121 %zext_ln813_2"   --->   Operation 192 'add' 'ret_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 193 'bitconcatenate' 'rhs_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i109 %rhs_9"   --->   Operation 194 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_27, i121 %zext_ln1348_3"   --->   Operation 195 'sub' 'ret_V_8' <Predicate = true> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 196 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 197 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 198 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i6 %tmp_9"   --->   Operation 199 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i87 %tmp_4"   --->   Operation 200 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [5/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 201 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 202 [4/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 202 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 203 [3/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 203 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 204 [2/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 204 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 205 [1/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1273_7, i93 %zext_ln1271_5"   --->   Operation 205 'mul' 'r_V_26' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_4"   --->   Operation 206 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_8, i44 0"   --->   Operation 207 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i125 %lhs_8"   --->   Operation 208 'zext' 'zext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i110 %eZ_3"   --->   Operation 209 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i126 %zext_ln1347_4, i126 %zext_ln813_3"   --->   Operation 210 'add' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 211 'bitconcatenate' 'rhs_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i109 %rhs_12"   --->   Operation 212 'zext' 'zext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_28, i126 %zext_ln1348_4"   --->   Operation 213 'sub' 'ret_V_10' <Predicate = true> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 214 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 215 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 216 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i6 %tmp_12"   --->   Operation 217 'zext' 'zext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i82 %tmp_10"   --->   Operation 218 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [5/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 219 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 220 [4/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 220 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 221 [3/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 221 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 222 [2/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 222 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 223 [1/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1273_8, i88 %zext_ln1271_6"   --->   Operation 223 'mul' 'r_V_27' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_10"   --->   Operation 224 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_11, i54 0"   --->   Operation 225 'bitconcatenate' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i130 %lhs_10"   --->   Operation 226 'zext' 'zext_ln1347_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i110 %eZ_4"   --->   Operation 227 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i131 %zext_ln1347_5, i131 %zext_ln813_4"   --->   Operation 228 'add' 'ret_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 229 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 229 'bitconcatenate' 'rhs_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i109 %rhs_15"   --->   Operation 230 'zext' 'zext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 231 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_29, i131 %zext_ln1348_5"   --->   Operation 231 'sub' 'ret_V_12' <Predicate = true> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 232 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 233 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 234 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 235 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_13"   --->   Operation 235 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_14, i64 0"   --->   Operation 236 'bitconcatenate' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1347_6 = zext i135 %lhs_12"   --->   Operation 237 'zext' 'zext_ln1347_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i110 %eZ_5"   --->   Operation 238 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 239 [1/1] (5.55ns)   --->   "%ret_V_30 = add i136 %zext_ln1347_6, i136 %zext_ln813_5"   --->   Operation 239 'add' 'ret_V_30' <Predicate = true> <Delay = 5.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i6 %tmp_15"   --->   Operation 240 'zext' 'zext_ln1271_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i77 %tmp_13"   --->   Operation 241 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 242 [5/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 242 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 243 [4/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 243 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 244 [3/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 244 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 245 [2/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 245 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %b_exp_2"   --->   Operation 246 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 247 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 248 [1/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1273_9, i83 %zext_ln1271_7"   --->   Operation 248 'mul' 'r_V_28' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 249 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 249 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 251 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 251 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 252 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 254 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_V_1"   --->   Operation 255 'zext' 'zext_ln541_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 256 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 257 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_V_2"   --->   Operation 258 'zext' 'zext_ln541_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 259 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 260 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_3"   --->   Operation 261 'zext' 'zext_ln541_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 263 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_9"   --->   Operation 264 'zext' 'zext_ln541_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 266 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_12"   --->   Operation 267 'zext' 'zext_ln541_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 269 'load' 'logn_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 270 'bitconcatenate' 'rhs_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i109 %rhs_18"   --->   Operation 271 'zext' 'zext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (5.58ns)   --->   "%ret_V_14 = sub i136 %ret_V_30, i136 %zext_ln1348_6"   --->   Operation 272 'sub' 'ret_V_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_15"   --->   Operation 273 'zext' 'zext_ln541_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 275 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 275 'load' 'logn_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 276 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 277 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 278 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 278 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 279 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 280 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 280 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 281 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 281 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 282 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 283 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 284 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 285 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 285 'load' 'logn_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i82 %logn_V_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 286 'zext' 'zext_ln223_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 287 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 287 'load' 'logn_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i77 %logn_V_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 288 'zext' 'zext_ln223_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 289 [1/1] (4.03ns)   --->   "%add_ln813_4 = add i83 %zext_ln223_5, i83 %zext_ln223_6"   --->   Operation 289 'add' 'add_ln813_4' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i40 %tmp_17"   --->   Operation 290 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 291 [2/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 291 'mul' 'r_V_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 292 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 292 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i105 %logn_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 293 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i102 %logn_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 294 'zext' 'zext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i97 %logn_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 295 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i92 %logn_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 296 'zext' 'zext_ln223_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i87 %logn_V_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:223->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 297 'zext' 'zext_ln223_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (4.80ns)   --->   "%add_ln813 = add i109 %zext_ln223, i109 %log_sum_V"   --->   Operation 298 'add' 'add_ln813' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (4.60ns)   --->   "%add_ln813_1 = add i103 %zext_ln223_1, i103 %zext_ln223_2"   --->   Operation 299 'add' 'add_ln813_1' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3 = add i93 %zext_ln223_3, i93 %zext_ln223_4"   --->   Operation 300 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i83 %add_ln813_4"   --->   Operation 301 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i93 %zext_ln813_7, i93 %add_ln813_3"   --->   Operation 302 'add' 'add_ln813_5' <Predicate = true> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 303 [1/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1270_2, i80 %zext_ln1270_2"   --->   Operation 303 'mul' 'r_V_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 304 'partselect' 'rhs_s' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 305 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln813, i90 418981761686000620659953"   --->   Operation 305 'mul' 'Elog2_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i103 %add_ln813_1"   --->   Operation 306 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2 = add i109 %zext_ln813_6, i109 %add_ln813"   --->   Operation 307 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i93 %add_ln813_5"   --->   Operation 308 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln813_8, i109 %add_ln813_2"   --->   Operation 309 'add' 'log_sum_V_1' <Predicate = true> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_16, i45 0"   --->   Operation 310 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1348_7 = zext i117 %lhs_V"   --->   Operation 311 'zext' 'zext_ln1348_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1348_8 = zext i79 %rhs_s"   --->   Operation 312 'zext' 'zext_ln1348_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 313 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1348_7, i118 %zext_ln1348_8"   --->   Operation 313 'sub' 'ret_V' <Predicate = true> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 314 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.94>
ST_53 : Operation 315 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 315 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i109 %log_sum_V_1"   --->   Operation 316 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i120 %lhs_V_2, i120 %sext_ln1347"   --->   Operation 317 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i73 %trunc_ln1"   --->   Operation 318 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 319 [1/1] (6.94ns) (root node of TernaryAdder)   --->   "%ret_V_16 = add i120 %ret_V_15, i120 %sext_ln1347_1"   --->   Operation 319 'add' 'ret_V_16' <Predicate = true> <Delay = 6.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_16, i32 104, i32 119"   --->   Operation 320 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 321 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_16, i32 49, i32 107"   --->   Operation 322 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 54 <SV = 53> <Delay = 1.05>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 323 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 324 [3/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 324 'mul' 'r_V_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.05>
ST_55 : Operation 325 [2/3] (1.05ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 325 'mul' 'r_V_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.10>
ST_56 : Operation 326 [1/3] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_30 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 326 'mul' 'r_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_14, i18 131072"   --->   Operation 327 'bitconcatenate' 'rhs_19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i19 %rhs_19"   --->   Operation 328 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30"   --->   Operation 329 'add' 'ret_V_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 5.23>
ST_57 : Operation 330 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_31 = add i31 %sext_ln1347_2, i31 %r_V_30"   --->   Operation 330 'add' 'ret_V_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 331 [1/1] (0.00ns)   --->   "%ret_V_25_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_31, i32 18, i32 30"   --->   Operation 331 'partselect' 'ret_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_31, i32 30"   --->   Operation 332 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_31"   --->   Operation 333 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (2.43ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 334 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 335 [1/1] (1.67ns)   --->   "%ret_V_18 = add i13 %ret_V_25_cast, i13 1"   --->   Operation 335 'add' 'ret_V_18' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node ret_V_32)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_25_cast, i13 %ret_V_18"   --->   Operation 336 'select' 'select_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_32 = select i1 %p_Result_5, i13 %select_ln1002, i13 %ret_V_25_cast"   --->   Operation 337 'select' 'ret_V_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_32"   --->   Operation 338 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 339 [5/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 339 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.97>
ST_59 : Operation 340 [4/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 340 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.97>
ST_60 : Operation 341 [3/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 341 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.97>
ST_61 : Operation 342 [2/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 342 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.97>
ST_62 : Operation 343 [1/5] (6.97ns)   --->   "%r_V_15 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 343 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_15, i32 12, i32 70"   --->   Operation 344 'partselect' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.64>
ST_63 : Operation 345 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 345 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 346 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 346 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 347 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 347 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 348 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 348 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 349 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 349 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 350 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 350 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 351 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 352 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 352 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 353 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 353 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_63 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 354 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 355 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 355 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 356 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 356 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 64 <SV = 63> <Delay = 5.92>
ST_64 : Operation 357 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 357 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_64 : Operation 358 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 358 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i35 %Z4"   --->   Operation 359 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %r"   --->   Operation 360 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 361 [1/1] (2.67ns)   --->   "%ret_V_33 = add i36 %zext_ln813_9, i36 %zext_ln813_10"   --->   Operation 361 'add' 'ret_V_33' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 362 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 362 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 65 <SV = 64> <Delay = 7.08>
ST_65 : Operation 363 [1/1] (0.00ns)   --->   "%ret_V_34 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 363 'bitconcatenate' 'ret_V_34' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_34"   --->   Operation 364 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i36 %ret_V_33"   --->   Operation 365 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 366 [3/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 366 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.08>
ST_66 : Operation 367 [2/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 367 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.08>
ST_67 : Operation 368 [1/3] (7.08ns)   --->   "%r_V_17 = mul i79 %zext_ln1270, i79 %zext_ln1273_3"   --->   Operation 368 'mul' 'r_V_17' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln813_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_17, i32 59, i32 78"   --->   Operation 369 'partselect' 'trunc_ln813_s' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 370 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 371 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 371 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 372 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 372 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 68 <SV = 67> <Delay = 5.67>
ST_68 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln1347_7 = zext i43 %ret_V_34"   --->   Operation 373 'zext' 'zext_ln1347_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i20 %trunc_ln813_s"   --->   Operation 374 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 375 [1/1] (2.71ns)   --->   "%add_ln813_7 = add i36 %ret_V_33, i36 %zext_ln813_11"   --->   Operation 375 'add' 'add_ln813_7' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i36 %add_ln813_7"   --->   Operation 376 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 377 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_12, i44 %zext_ln1347_7"   --->   Operation 377 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 378 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 378 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_68 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 379 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 5.66>
ST_69 : Operation 380 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18"   --->   Operation 380 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 381 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 382 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 383 [5/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 383 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.66>
ST_70 : Operation 384 [4/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 384 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.66>
ST_71 : Operation 385 [3/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 385 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.66>
ST_72 : Operation 386 [2/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 386 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.66>
ST_73 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 387 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 388 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 388 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 389 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 389 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_73 : Operation 390 [1/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_4"   --->   Operation 390 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln813_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 391 'partselect' 'trunc_ln813_2' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 6.17>
ST_74 : Operation 392 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 392 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_74 : Operation 393 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0"   --->   Operation 393 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1347_8 = zext i51 %lhs_V_4"   --->   Operation 394 'zext' 'zext_ln1347_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i36 %trunc_ln813_2"   --->   Operation 395 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 396 [1/1] (2.98ns)   --->   "%add_ln813_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_13"   --->   Operation 396 'add' 'add_ln813_9' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i44 %add_ln813_9"   --->   Operation 397 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 398 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_14, i52 %zext_ln1347_8"   --->   Operation 398 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 399 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 400 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 400 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 401 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 402 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 403 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 403 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 404 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 404 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 405 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 405 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 406 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 406 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 407 [1/1] (3.36ns)   --->   "%ret_V_35 = add i58 %exp_Z1_V, i58 16"   --->   Operation 407 'add' 'ret_V_35' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 408 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1273_5, i100 %zext_ln1271_3"   --->   Operation 408 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_35"   --->   Operation 409 'trunc' 'trunc_ln1347' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 4.75>
ST_80 : Operation 410 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_35, i49 0"   --->   Operation 410 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln1347_9 = zext i100 %r_V"   --->   Operation 411 'zext' 'zext_ln1347_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1347_10 = zext i100 %r_V"   --->   Operation 412 'zext' 'zext_ln1347_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347, i49 0"   --->   Operation 413 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 414 [1/1] (4.75ns)   --->   "%ret_V_23 = add i107 %lhs_V_7, i107 %zext_ln1347_9"   --->   Operation 414 'add' 'ret_V_23' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 415 [1/1] (4.69ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln3, i105 %zext_ln1347_10"   --->   Operation 415 'add' 'add_ln1347_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 416 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_23, i32 106"   --->   Operation 416 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.98>
ST_81 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 417 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019, i1 1"   --->   Operation 418 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1019_1, i1 %xor_ln1023" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 419 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 420 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 421 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 422 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 423 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 424 [1/1] (0.97ns)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 424 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 425 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 426 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 426 'select' 'select_ln407_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 427 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_32, i13 8191" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:653]   --->   Operation 427 'add' 'r_exp_V' <Predicate = (!p_Result_8)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 428 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %p_Result_8, i13 %ret_V_32, i13 %r_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 428 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 429 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 430 [1/1] (1.13ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_21, i3 0"   --->   Operation 430 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_16, i32 119"   --->   Operation 431 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_22, i64 0, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 432 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 433 [1/1] (2.09ns)   --->   "%icmp_ln1039 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 433 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %ret_V_23, i32 54, i32 105"   --->   Operation 434 'partselect' 'tmp' <Predicate = (p_Result_8)> <Delay = 0.00>
ST_81 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 435 'partselect' 'tmp_1' <Predicate = (!p_Result_8)> <Delay = 0.00>
ST_81 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_24 = select i1 %p_Result_8, i52 %tmp, i52 %tmp_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 436 'select' 'tmp_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 437 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 438 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 438 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_24"   --->   Operation 439 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_15" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 440 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln1035" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 441 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 442 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln526" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 442 'select' 'select_ln657' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%or_ln407_3 = or i1 %or_ln407_2, i1 %icmp_ln407_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 443 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%select_ln407_4 = select i1 %or_ln407_3, i64 %select_ln407_3, i64 %select_ln657" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 444 'select' 'select_ln407_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %icmp_ln1035, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 445 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 446 'and' 'and_ln1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln407_1"   --->   Operation 447 'and' 'and_ln1039_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 448 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 0, i64 %select_ln407_4"   --->   Operation 448 'select' 'select_ln1039' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 449 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln1039" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 449 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.58ns
The critical path consists of the following:
	wire read operation ('base_read', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488) on port 'base_r' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488) [15]  (0 ns)
	'add' operation ('b_exp', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515) [20]  (1.64 ns)
	'icmp' operation ('icmp_ln369', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369) [21]  (1.99 ns)
	'and' operation ('x_is_1', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:369) [23]  (0.978 ns)
	'and' operation ('x_is_p1', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:370) [26]  (0.978 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:531) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' [50]  (2.32 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'select' operation ('b_frac.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:513) [44]  (0.948 ns)
	'mul' operation ('mul_ln838') [54]  (5.66 ns)

 <State 4>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [54]  (5.66 ns)

 <State 5>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [54]  (5.66 ns)

 <State 6>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [54]  (5.66 ns)

 <State 7>: 5.66ns
The critical path consists of the following:
	'mul' operation ('mul_ln838') [54]  (5.66 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 13>: 6.81ns
The critical path consists of the following:
	'select' operation ('select_ln1488') [62]  (1.15 ns)
	'add' operation ('ret.V') [65]  (0 ns)
	'sub' operation ('ret.V') [70]  (5.66 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [86]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [86]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [86]  (6.98 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [86]  (6.98 ns)

 <State 18>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [86]  (6.98 ns)

 <State 19>: 5.83ns
The critical path consists of the following:
	'add' operation ('ret.V') [83]  (0 ns)
	'sub' operation ('ret.V') [89]  (5.83 ns)

 <State 20>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [104]  (6.98 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [104]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [104]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [104]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [104]  (6.98 ns)

 <State 25>: 6.42ns
The critical path consists of the following:
	'add' operation ('ret.V') [101]  (0 ns)
	'sub' operation ('ret.V') [107]  (6.42 ns)

 <State 26>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [123]  (6.98 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [123]  (6.98 ns)

 <State 28>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [123]  (6.98 ns)

 <State 29>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [123]  (6.98 ns)

 <State 30>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [123]  (6.98 ns)

 <State 31>: 6.97ns
The critical path consists of the following:
	'add' operation ('ret.V') [119]  (0 ns)
	'sub' operation ('ret.V') [126]  (6.97 ns)

 <State 32>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (6.98 ns)

 <State 33>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (6.98 ns)

 <State 34>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (6.98 ns)

 <State 35>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (6.98 ns)

 <State 36>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [141]  (6.98 ns)

 <State 37>: 7.12ns
The critical path consists of the following:
	'add' operation ('ret.V') [137]  (0 ns)
	'sub' operation ('ret.V') [144]  (7.12 ns)

 <State 38>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [159]  (6.98 ns)

 <State 39>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [159]  (6.98 ns)

 <State 40>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [159]  (6.98 ns)

 <State 41>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [159]  (6.98 ns)

 <State 42>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [159]  (6.98 ns)

 <State 43>: 7.27ns
The critical path consists of the following:
	'add' operation ('ret.V') [155]  (0 ns)
	'sub' operation ('ret.V') [162]  (7.27 ns)

 <State 44>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [177]  (6.98 ns)

 <State 45>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [177]  (6.98 ns)

 <State 46>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [177]  (6.98 ns)

 <State 47>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [177]  (6.98 ns)

 <State 48>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [47]  (6.98 ns)

 <State 49>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [47]  (6.98 ns)

 <State 50>: 7.29ns
The critical path consists of the following:
	'load' operation ('logn.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:75) on array 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V' [165]  (3.25 ns)
	'add' operation ('add_ln813_4') [190]  (4.04 ns)

 <State 51>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [47]  (6.98 ns)

 <State 52>: 6.98ns
The critical path consists of the following:
	'mul' operation ('Elog2.V') [47]  (6.98 ns)

 <State 53>: 6.95ns
The critical path consists of the following:
	'add' operation ('ret.V') [207]  (0 ns)
	'add' operation ('ret.V') [209]  (6.95 ns)

 <State 54>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('r.V') [213]  (1.05 ns)

 <State 55>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('r.V') [213]  (1.05 ns)

 <State 56>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('r.V') [213]  (0 ns)
	'add' operation of DSP[216] ('ret.V') [216]  (2.1 ns)

 <State 57>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[216] ('ret.V') [216]  (2.1 ns)
	'icmp' operation ('icmp_ln1003') [220]  (2.43 ns)
	'select' operation ('select_ln1002') [222]  (0 ns)
	'select' operation ('ret.V') [223]  (0.7 ns)

 <State 58>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [225]  (6.98 ns)

 <State 59>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [225]  (6.98 ns)

 <State 60>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [225]  (6.98 ns)

 <State 61>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [225]  (6.98 ns)

 <State 62>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [225]  (6.98 ns)

 <State 63>: 6.65ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [228]  (3.39 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr') [238]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [239]  (3.25 ns)

 <State 64>: 5.93ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [239]  (3.25 ns)
	'add' operation ('ret.V') [243]  (2.67 ns)

 <State 65>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [251]  (7.08 ns)

 <State 66>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [251]  (7.08 ns)

 <State 67>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [251]  (7.08 ns)

 <State 68>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln813_7') [254]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V') [256]  (2.96 ns)

 <State 69>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [264]  (5.66 ns)

 <State 70>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [264]  (5.66 ns)

 <State 71>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [264]  (5.66 ns)

 <State 72>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [264]  (5.66 ns)

 <State 73>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [264]  (5.66 ns)

 <State 74>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln813_9') [269]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [271]  (3.18 ns)

 <State 75>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [277]  (5.66 ns)

 <State 76>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [277]  (5.66 ns)

 <State 77>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [277]  (5.66 ns)

 <State 78>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [277]  (5.66 ns)

 <State 79>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [277]  (5.66 ns)

 <State 80>: 4.75ns
The critical path consists of the following:
	'add' operation ('ret.V') [283]  (4.75 ns)

 <State 81>: 6.98ns
The critical path consists of the following:
	'add' operation ('r_exp.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:653) [286]  (1.68 ns)
	'select' operation ('r_exp.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651) [287]  (0.7 ns)
	'add' operation ('out.exp.V') [297]  (1.64 ns)
	'select' operation ('select_ln657', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657) [306]  (1.48 ns)
	'select' operation ('select_ln407_4', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407) [309]  (0 ns)
	'select' operation ('select_ln1039') [313]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
