

================================================================
== Vitis HLS Report for 'dstout_loop_proc'
================================================================
* Date:           Tue Jul 27 20:14:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- dstout_loop  |       14|      653|        15|          1|          1|  1 ~ 640|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   12|       -|      -|    -|
|Expression       |        -|    -|       0|    207|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|    173|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     562|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|     727|    603|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U56  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    |mul_8ns_8ns_16_1_1_U57    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U58    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    |mul_8ns_8ns_16_1_1_U59    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165| 173|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U60  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U61  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U62  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mul_mul_10ns_8ns_17_4_1_U66         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_10ns_8ns_17_4_1_U67         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_10ns_8ns_17_4_1_U68         |mul_mul_10ns_8ns_17_4_1         |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U63        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U64        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U65        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U69        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U70        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    |mul_mul_17ns_19ns_35_4_1_U71        |mul_mul_17ns_19ns_35_4_1        |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_279_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln87_fu_307_p2         |         +|   0|  0|  39|          32|           1|
    |and_ln32_1_fu_415_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_409_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_1_fu_399_p2     |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln870_2_fu_404_p2     |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln870_fu_394_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln878_fu_313_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |src_b_V_3_fu_428_p3        |    select|   0|  0|   8|           1|           8|
    |src_g_V_3_fu_435_p3        |    select|   0|  0|   8|           1|           8|
    |src_r_V_3_fu_421_p3        |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ret_12_fu_442_p2           |       xor|   0|  0|   8|           8|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 207|         171|         155|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |alpha_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                 |  65|         12|    1|         12|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14  |   9|          2|    1|          2|
    |com_blk_n                 |   9|          2|    1|          2|
    |dst_blk_n_AW              |   9|          2|    1|          2|
    |dst_blk_n_B               |   9|          2|    1|          2|
    |dst_blk_n_W               |   9|          2|    1|          2|
    |dstout_blk_n              |   9|          2|    1|          2|
    |fill_blk_n                |   9|          2|    1|          2|
    |frame_size_blk_n          |   9|          2|    1|          2|
    |mapchip_draw_xsize_blk_n  |   9|          2|    1|          2|
    |x_reg_201                 |   9|          2|   32|         64|
    |y_blk_n                   |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 191|         40|   46|        102|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |alpha_read_reg_683               |   8|   0|    8|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |com_b_V_reg_708                  |   8|   0|    8|          0|
    |com_g_reg_713                    |   8|   0|    8|          0|
    |com_r_V_reg_703                  |   8|   0|    8|          0|
    |dst_addr_reg_748                 |  64|   0|   64|          0|
    |dst_b_V_reg_887                  |   8|   0|    8|          0|
    |dst_g_V_reg_892                  |   8|   0|    8|          0|
    |dst_r_V_reg_882                  |   8|   0|    8|          0|
    |dstout_read_reg_698              |  64|   0|   64|          0|
    |frame_size_read_reg_693          |  32|   0|   32|          0|
    |icmp_ln878_reg_766               |   1|   0|    1|          0|
    |mapchip_draw_xsize_read_reg_677  |  32|   0|   32|          0|
    |mul_i_i70_i_reg_743              |  62|   0|   62|          0|
    |src_b_V_1_reg_723                |   8|   0|    8|          0|
    |src_b_V_3_reg_805                |   8|   0|    8|          0|
    |src_b_V_3_reg_805_pp0_iter2_reg  |   8|   0|    8|          0|
    |src_g_V_1_reg_728                |   8|   0|    8|          0|
    |src_g_V_3_reg_810                |   8|   0|    8|          0|
    |src_g_V_3_reg_810_pp0_iter2_reg  |   8|   0|    8|          0|
    |src_r_V_1_reg_718                |   8|   0|    8|          0|
    |src_r_V_3_reg_800                |   8|   0|    8|          0|
    |src_r_V_3_reg_800_pp0_iter2_reg  |   8|   0|    8|          0|
    |trunc_ln_reg_785                 |   8|   0|    8|          0|
    |trunc_ln_reg_785_pp0_iter2_reg   |   8|   0|    8|          0|
    |x_reg_201                        |  32|   0|   32|          0|
    |y_read_reg_688                   |  32|   0|   32|          0|
    |zext_ln75_reg_754                |   8|   0|   17|          9|
    |icmp_ln878_reg_766               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 562|  32|  508|          9|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    dstout_loop_proc|  return value|
|mapchip_draw_xsize_dout     |   in|   32|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_empty_n  |   in|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|mapchip_draw_xsize_read     |  out|    1|     ap_fifo|  mapchip_draw_xsize|       pointer|
|src_V1_address0             |  out|   10|   ap_memory|              src_V1|         array|
|src_V1_ce0                  |  out|    1|   ap_memory|              src_V1|         array|
|src_V1_q0                   |   in|   32|   ap_memory|              src_V1|         array|
|dst_V2_address0             |  out|   10|   ap_memory|              dst_V2|         array|
|dst_V2_ce0                  |  out|    1|   ap_memory|              dst_V2|         array|
|dst_V2_q0                   |   in|   24|   ap_memory|              dst_V2|         array|
|com_dout                    |   in|   24|     ap_fifo|                 com|       pointer|
|com_empty_n                 |   in|    1|     ap_fifo|                 com|       pointer|
|com_read                    |  out|    1|     ap_fifo|                 com|       pointer|
|fill_dout                   |   in|   24|     ap_fifo|                fill|       pointer|
|fill_empty_n                |   in|    1|     ap_fifo|                fill|       pointer|
|fill_read                   |  out|    1|     ap_fifo|                fill|       pointer|
|alpha_dout                  |   in|    8|     ap_fifo|               alpha|       pointer|
|alpha_empty_n               |   in|    1|     ap_fifo|               alpha|       pointer|
|alpha_read                  |  out|    1|     ap_fifo|               alpha|       pointer|
|y_dout                      |   in|   32|     ap_fifo|                   y|       pointer|
|y_empty_n                   |   in|    1|     ap_fifo|                   y|       pointer|
|y_read                      |  out|    1|     ap_fifo|                   y|       pointer|
|frame_size_dout             |   in|   32|     ap_fifo|          frame_size|       pointer|
|frame_size_empty_n          |   in|    1|     ap_fifo|          frame_size|       pointer|
|frame_size_read             |  out|    1|     ap_fifo|          frame_size|       pointer|
|dstout_dout                 |   in|   64|     ap_fifo|              dstout|       pointer|
|dstout_empty_n              |   in|    1|     ap_fifo|              dstout|       pointer|
|dstout_read                 |  out|    1|     ap_fifo|              dstout|       pointer|
|m_axi_dst_AWVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_AWID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_AWSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_AWCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_AWQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_AWUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WVALID            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WREADY            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WDATA             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_WSTRB             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_WLAST             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WID               |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_WUSER             |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARVALID           |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREADY           |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARADDR            |  out|   64|       m_axi|                 dst|       pointer|
|m_axi_dst_ARID              |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLEN             |  out|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_ARSIZE            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARBURST           |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARLOCK            |  out|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_ARCACHE           |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARPROT            |  out|    3|       m_axi|                 dst|       pointer|
|m_axi_dst_ARQOS             |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARREGION          |  out|    4|       m_axi|                 dst|       pointer|
|m_axi_dst_ARUSER            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RDATA             |   in|   32|       m_axi|                 dst|       pointer|
|m_axi_dst_RLAST             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RUSER             |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_RRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BVALID            |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BREADY            |  out|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BRESP             |   in|    2|       m_axi|                 dst|       pointer|
|m_axi_dst_BID               |   in|    1|       m_axi|                 dst|       pointer|
|m_axi_dst_BUSER             |   in|    1|       m_axi|                 dst|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 21 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 6 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize"   --->   Operation 26 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%com_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %com"   --->   Operation 27 'read' 'com_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%fill_read = read i24 @_ssdm_op_Read.ap_fifo.i24P0A, i24 %fill"   --->   Operation 28 'read' 'fill_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %alpha" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 30 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %frame_size"   --->   Operation 31 'read' 'frame_size_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dstout"   --->   Operation 32 'read' 'dstout_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%com_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %com_read, i32 16, i32 23"   --->   Operation 33 'partselect' 'com_r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%com_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %com_read, i32 8, i32 15"   --->   Operation 34 'partselect' 'com_b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%com_g = trunc i24 %com_read"   --->   Operation 35 'trunc' 'com_g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%src_r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %fill_read, i32 16, i32 23"   --->   Operation 36 'partselect' 'src_r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%src_b_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %fill_read, i32 8, i32 15"   --->   Operation 37 'partselect' 'src_b_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%src_g_V_1 = trunc i24 %fill_read"   --->   Operation 38 'trunc' 'src_g_V_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i32 %y_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 39 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%frame_size_cast_i = zext i32 %frame_size_read"   --->   Operation 40 'zext' 'frame_size_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75_1, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 41 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 42 [1/2] (6.91ns)   --->   "%mul_i_i70_i = mul i62 %zext_ln75_1, i62 %frame_size_cast_i" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 42 'mul' 'mul_i_i70_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i70_i, i2 0"   --->   Operation 43 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %dstout_read, i64 %shl_ln329_1"   --->   Operation 44 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 45 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 46 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i32 %dst, i64 %sext_ln329"   --->   Operation 47 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %fill, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %com, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %alpha_read" [mapchip_color/mapchip_color.cpp:75]   --->   Operation 57 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (7.30ns)   --->   "%dst_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %dst_addr, i32 %mapchip_draw_xsize_read"   --->   Operation 58 'writereq' 'dst_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split294.i.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln87, void, i32 0, void %entry" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 60 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %x, i32 1" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 61 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %mapchip_draw_xsize_read"   --->   Operation 62 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln878, void, void %.exit" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 63 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i32 %x" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 64 'zext' 'zext_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln87" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 65 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 66 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%dst_V2_addr = getelementptr i24 %dst_V2, i64 0, i64 %zext_ln87" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 67 'getelementptr' 'dst_V2_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 68 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%src_V = load i10 %src_V1_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 69 'load' 'src_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%src_g_V = trunc i32 %src_V" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 70 'trunc' 'src_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%dst_V = load i10 %dst_V2_addr" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 71 'load' 'dst_V' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%dst_g_V_3 = trunc i24 %dst_V" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 72 'trunc' 'dst_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1345 = zext i8 %dst_g_V_3"   --->   Operation 73 'zext' 'zext_ln1345' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 24, i32 31"   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%src_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 16, i32 23"   --->   Operation 75 'partselect' 'src_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%src_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %src_V, i32 8, i32 15"   --->   Operation 76 'partselect' 'src_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1345_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 16, i32 23"   --->   Operation 77 'partselect' 'trunc_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1345_2 = zext i8 %trunc_ln1345_1"   --->   Operation 78 'zext' 'zext_ln1345_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %dst_V, i32 8, i32 15"   --->   Operation 79 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i8 %r"   --->   Operation 80 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln870 = icmp_eq  i8 %src_r_V, i8 %com_r_V"   --->   Operation 81 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln870_1 = icmp_eq  i8 %src_b_V, i8 %com_b_V"   --->   Operation 82 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln870_2 = icmp_eq  i8 %src_g_V, i8 %com_g"   --->   Operation 83 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln878)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%and_ln32 = and i1 %icmp_ln870_1, i1 %icmp_ln870_2" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 84 'and' 'and_ln32' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %and_ln32, i1 %icmp_ln870" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 85 'and' 'and_ln32_1' <Predicate = (!icmp_ln878)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.24ns)   --->   "%src_r_V_3 = select i1 %and_ln32_1, i8 %src_r_V_1, i8 %src_r_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 86 'select' 'src_r_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (1.24ns)   --->   "%src_b_V_3 = select i1 %and_ln32_1, i8 %src_b_V_1, i8 %src_b_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 87 'select' 'src_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.24ns)   --->   "%src_g_V_3 = select i1 %and_ln32_1, i8 %src_g_V_1, i8 %src_g_V" [mapchip_color/mapchip_color.cpp:32]   --->   Operation 88 'select' 'src_g_V_3' <Predicate = (!icmp_ln878)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.99ns)   --->   "%ret_12 = xor i8 %trunc_ln, i8 255"   --->   Operation 89 'xor' 'ret_12' <Predicate = (!icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1345_6 = zext i8 %ret_12"   --->   Operation 90 'zext' 'zext_ln1345_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 91 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [3/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 92 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [3/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 93 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.05>
ST_8 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 94 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 95 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 96 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1345_1 = zext i8 %trunc_ln"   --->   Operation 97 'zext' 'zext_ln1345_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1345_3 = zext i8 %src_r_V_3"   --->   Operation 98 'zext' 'zext_ln1345_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (4.17ns)   --->   "%ret_11 = mul i16 %zext_ln1345_3, i16 %zext_ln1345_1"   --->   Operation 99 'mul' 'ret_11' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i16 %ret_11"   --->   Operation 100 'zext' 'zext_ln1346' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1345_4 = zext i8 %src_b_V_3"   --->   Operation 101 'zext' 'zext_ln1345_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (4.17ns)   --->   "%ret_14 = mul i16 %zext_ln1345_4, i16 %zext_ln1345_1"   --->   Operation 102 'mul' 'ret_14' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i16 %ret_14"   --->   Operation 103 'zext' 'zext_ln1346_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1345_5 = zext i8 %src_g_V_3"   --->   Operation 104 'zext' 'zext_ln1345_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (4.17ns)   --->   "%ret_16 = mul i16 %zext_ln1345_5, i16 %zext_ln1345_1"   --->   Operation 105 'mul' 'ret_16' <Predicate = (!icmp_ln878)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1346_2 = zext i16 %ret_16"   --->   Operation 106 'zext' 'zext_ln1346_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%ret_17 = mul i16 %zext_ln1345_6, i16 %zext_ln1345"   --->   Operation 107 'mul' 'ret_17' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into DSP with root node ret_7)   --->   "%zext_ln1346_3 = zext i16 %ret_17"   --->   Operation 108 'zext' 'zext_ln1346_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_2, i17 %zext_ln1346_3"   --->   Operation 109 'add' 'ret_7' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%ret_15 = mul i16 %zext_ln1497, i16 %zext_ln1345_6"   --->   Operation 110 'mul' 'ret_15' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node ret_4)   --->   "%zext_ln1346_4 = zext i16 %ret_15"   --->   Operation 111 'zext' 'zext_ln1346_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_1, i17 %zext_ln1346_4"   --->   Operation 112 'add' 'ret_4' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node ret)   --->   "%ret_13 = mul i16 %zext_ln1345_2, i16 %zext_ln1345_6"   --->   Operation 113 'mul' 'ret_13' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into DSP with root node ret)   --->   "%zext_ln1346_5 = zext i16 %ret_13"   --->   Operation 114 'zext' 'zext_ln1346_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346, i17 %zext_ln1346_5"   --->   Operation 115 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.25>
ST_10 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_7 = add i17 %zext_ln1346_2, i17 %zext_ln1346_3"   --->   Operation 116 'add' 'ret_7' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 117 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_4 = add i17 %zext_ln1346_1, i17 %zext_ln1346_4"   --->   Operation 117 'add' 'ret_4' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 118 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret = add i17 %zext_ln1346, i17 %zext_ln1346_5"   --->   Operation 118 'add' 'ret' <Predicate = (!icmp_ln878)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i17 %ret"   --->   Operation 119 'zext' 'zext_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 120 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1364_2 = zext i17 %ret_4"   --->   Operation 121 'zext' 'zext_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 122 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1364_4 = zext i17 %ret_7"   --->   Operation 123 'zext' 'zext_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 124 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 124 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 125 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 126 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 127 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 128 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 128 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 129 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 130 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 130 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 131 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i35 %zext_ln1364, i35 131587"   --->   Operation 131 'mul' 'mul_ln1364' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364, i32 25, i32 34"   --->   Operation 132 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%dst_r_V_2 = zext i10 %tmp"   --->   Operation 133 'zext' 'dst_r_V_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_1 = mul i35 %zext_ln1364_2, i35 131587"   --->   Operation 134 'mul' 'mul_ln1364_1' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_1, i32 25, i32 34"   --->   Operation 135 'partselect' 'tmp_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%dst_b_V_3 = zext i10 %tmp_1"   --->   Operation 136 'zext' 'dst_b_V_3' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_2 = mul i35 %zext_ln1364_4, i35 131587"   --->   Operation 137 'mul' 'mul_ln1364_2' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i35.i32.i32, i35 %mul_ln1364_2, i32 25, i32 34"   --->   Operation 138 'partselect' 'tmp_2' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%dst_g_V_4 = zext i10 %tmp_2"   --->   Operation 139 'zext' 'dst_g_V_4' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_13 : Operation 140 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 140 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 141 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 142 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 142 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 143 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 143 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 144 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 144 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 145 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 145 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 146 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 146 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 147 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 147 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 148 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 148 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_8 = mul i17 %dst_r_V_2, i17 %zext_ln75"   --->   Operation 149 'mul' 'ret_8' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1364_6 = zext i17 %ret_8"   --->   Operation 150 'zext' 'zext_ln1364_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 151 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 151 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_9 = mul i17 %dst_b_V_3, i17 %zext_ln75"   --->   Operation 152 'mul' 'ret_9' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1364_7 = zext i17 %ret_9"   --->   Operation 153 'zext' 'zext_ln1364_7' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 154 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 154 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 155 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_10 = mul i17 %dst_g_V_4, i17 %zext_ln75"   --->   Operation 155 'mul' 'ret_10' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1364_8 = zext i17 %ret_10"   --->   Operation 156 'zext' 'zext_ln1364_8' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_16 : Operation 157 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 157 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 158 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 158 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 159 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 159 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 160 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 160 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 161 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 161 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 162 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 162 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 163 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 163 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 164 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_3 = mul i35 %zext_ln1364_6, i35 131587"   --->   Operation 164 'mul' 'mul_ln1364_3' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%dst_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_3, i32 25, i32 32"   --->   Operation 165 'partselect' 'dst_r_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 166 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_4 = mul i35 %zext_ln1364_7, i35 131587"   --->   Operation 166 'mul' 'mul_ln1364_4' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%dst_b_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_4, i32 25, i32 32"   --->   Operation 167 'partselect' 'dst_b_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_19 : Operation 168 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364_5 = mul i35 %zext_ln1364_8, i35 131587"   --->   Operation 168 'mul' 'mul_ln1364_5' <Predicate = (!icmp_ln878)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%dst_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i35.i32.i32, i35 %mul_ln1364_5, i32 25, i32 32"   --->   Operation 169 'partselect' 'dst_g_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 170 'specpipeline' 'specpipeline_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mapchip_color/mapchip_color.cpp:89]   --->   Operation 172 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%color_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %dst_r_V, i8 %dst_b_V, i8 %dst_g_V"   --->   Operation 173 'bitconcatenate' 'color_V' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i24 %color_V" [mapchip_color/mapchip_color.cpp:45]   --->   Operation 174 'zext' 'zext_ln45' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %dst_addr, i32 %zext_ln45, i4 15"   --->   Operation 175 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln87 = br void %.split294.i.i" [mapchip_color/mapchip_color.cpp:87]   --->   Operation 176 'br' 'br_ln87' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 7.30>
ST_21 : Operation 177 [5/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 177 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 7> <Delay = 7.30>
ST_22 : Operation 178 [4/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 178 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 7.30>
ST_23 : Operation 179 [3/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 179 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 7.30>
ST_24 : Operation 180 [2/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 180 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 7.30>
ST_25 : Operation 181 [1/5] (7.30ns)   --->   "%dst_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %dst_addr"   --->   Operation 181 'writeresp' 'dst_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ com]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fill]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ alpha]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mapchip_draw_xsize_read (read             ) [ 00111111111111111111100000]
com_read                (read             ) [ 00000000000000000000000000]
fill_read               (read             ) [ 00000000000000000000000000]
alpha_read              (read             ) [ 00111100000000000000000000]
y_read                  (read             ) [ 00100000000000000000000000]
frame_size_read         (read             ) [ 00100000000000000000000000]
dstout_read             (read             ) [ 00111000000000000000000000]
com_r_V                 (partselect       ) [ 00111111111111111111100000]
com_b_V                 (partselect       ) [ 00111111111111111111100000]
com_g                   (trunc            ) [ 00111111111111111111100000]
src_r_V_1               (partselect       ) [ 00111111111111111111100000]
src_b_V_1               (partselect       ) [ 00111111111111111111100000]
src_g_V_1               (trunc            ) [ 00111111111111111111100000]
zext_ln75_1             (zext             ) [ 00010000000000000000000000]
frame_size_cast_i       (zext             ) [ 00010000000000000000000000]
mul_i_i70_i             (mul              ) [ 00001000000000000000000000]
shl_ln329_1             (bitconcatenate   ) [ 00000000000000000000000000]
add_ln329               (add              ) [ 00000000000000000000000000]
trunc_ln329_1           (partselect       ) [ 00000000000000000000000000]
sext_ln329              (sext             ) [ 00000000000000000000000000]
dst_addr                (getelementptr    ) [ 00000111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000]
zext_ln75               (zext             ) [ 00000011111111111111100000]
dst_addr_1_wr_req       (writereq         ) [ 00000000000000000000000000]
br_ln0                  (br               ) [ 00000111111111111111100000]
x                       (phi              ) [ 00000010000000000000000000]
add_ln87                (add              ) [ 00000111111111111111100000]
icmp_ln878              (icmp             ) [ 00000011111111111111100000]
br_ln87                 (br               ) [ 00000000000000000000000000]
zext_ln87               (zext             ) [ 00000000000000000000000000]
src_V1_addr             (getelementptr    ) [ 00000011000000000000000000]
dst_V2_addr             (getelementptr    ) [ 00000011000000000000000000]
src_V                   (load             ) [ 00000000000000000000000000]
src_g_V                 (trunc            ) [ 00000000000000000000000000]
dst_V                   (load             ) [ 00000000000000000000000000]
dst_g_V_3               (trunc            ) [ 00000000000000000000000000]
zext_ln1345             (zext             ) [ 00000010110000000000000000]
trunc_ln                (partselect       ) [ 00000010110000000000000000]
src_r_V                 (partselect       ) [ 00000000000000000000000000]
src_b_V                 (partselect       ) [ 00000000000000000000000000]
trunc_ln1345_1          (partselect       ) [ 00000000000000000000000000]
zext_ln1345_2           (zext             ) [ 00000010110000000000000000]
r                       (partselect       ) [ 00000000000000000000000000]
zext_ln1497             (zext             ) [ 00000010110000000000000000]
icmp_ln870              (icmp             ) [ 00000000000000000000000000]
icmp_ln870_1            (icmp             ) [ 00000000000000000000000000]
icmp_ln870_2            (icmp             ) [ 00000000000000000000000000]
and_ln32                (and              ) [ 00000000000000000000000000]
and_ln32_1              (and              ) [ 00000000000000000000000000]
src_r_V_3               (select           ) [ 00000010110000000000000000]
src_b_V_3               (select           ) [ 00000010110000000000000000]
src_g_V_3               (select           ) [ 00000010110000000000000000]
ret_12                  (xor              ) [ 00000000000000000000000000]
zext_ln1345_6           (zext             ) [ 00000010110000000000000000]
zext_ln1345_1           (zext             ) [ 00000000000000000000000000]
zext_ln1345_3           (zext             ) [ 00000000000000000000000000]
ret_11                  (mul              ) [ 00000000000000000000000000]
zext_ln1346             (zext             ) [ 00000010001000000000000000]
zext_ln1345_4           (zext             ) [ 00000000000000000000000000]
ret_14                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_1           (zext             ) [ 00000010001000000000000000]
zext_ln1345_5           (zext             ) [ 00000000000000000000000000]
ret_16                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_2           (zext             ) [ 00000010001000000000000000]
ret_17                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_3           (zext             ) [ 00000010001000000000000000]
ret_15                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_4           (zext             ) [ 00000010001000000000000000]
ret_13                  (mul              ) [ 00000000000000000000000000]
zext_ln1346_5           (zext             ) [ 00000010001000000000000000]
ret_7                   (add              ) [ 00000000000000000000000000]
ret_4                   (add              ) [ 00000000000000000000000000]
ret                     (add              ) [ 00000000000000000000000000]
zext_ln1364             (zext             ) [ 00000010000111000000000000]
zext_ln1364_2           (zext             ) [ 00000010000111000000000000]
zext_ln1364_4           (zext             ) [ 00000010000111000000000000]
mul_ln1364              (mul              ) [ 00000000000000000000000000]
tmp                     (partselect       ) [ 00000000000000000000000000]
dst_r_V_2               (zext             ) [ 00000010000000111000000000]
mul_ln1364_1            (mul              ) [ 00000000000000000000000000]
tmp_1                   (partselect       ) [ 00000000000000000000000000]
dst_b_V_3               (zext             ) [ 00000010000000111000000000]
mul_ln1364_2            (mul              ) [ 00000000000000000000000000]
tmp_2                   (partselect       ) [ 00000000000000000000000000]
dst_g_V_4               (zext             ) [ 00000010000000111000000000]
ret_8                   (mul              ) [ 00000000000000000000000000]
zext_ln1364_6           (zext             ) [ 00000010000000000111000000]
ret_9                   (mul              ) [ 00000000000000000000000000]
zext_ln1364_7           (zext             ) [ 00000010000000000111000000]
ret_10                  (mul              ) [ 00000000000000000000000000]
zext_ln1364_8           (zext             ) [ 00000010000000000111000000]
mul_ln1364_3            (mul              ) [ 00000000000000000000000000]
dst_r_V                 (partselect       ) [ 00000010000000000000100000]
mul_ln1364_4            (mul              ) [ 00000000000000000000000000]
dst_b_V                 (partselect       ) [ 00000010000000000000100000]
mul_ln1364_5            (mul              ) [ 00000000000000000000000000]
dst_g_V                 (partselect       ) [ 00000010000000000000100000]
specpipeline_ln89       (specpipeline     ) [ 00000000000000000000000000]
speclooptripcount_ln89  (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln89       (specloopname     ) [ 00000000000000000000000000]
color_V                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln45               (zext             ) [ 00000000000000000000000000]
write_ln329             (write            ) [ 00000000000000000000000000]
br_ln87                 (br               ) [ 00000111111111111111100000]
dst_addr_1_wr_resp      (writeresp        ) [ 00000000000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="com">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="com"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fill">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="alpha">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_size">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dstout">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="mapchip_draw_xsize_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="com_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="com_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fill_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fill_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="alpha_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="frame_size_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dstout_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_writeresp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="32" slack="4"/>
<pin id="164" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dst_addr_1_wr_req/5 dst_addr_1_wr_resp/21 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln329_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="16"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/20 "/>
</bind>
</comp>

<comp id="175" class="1004" name="src_V1_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V1_addr/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_V/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="dst_V2_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_V2_addr/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_V/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="x_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="x_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="com_r_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="com_r_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="com_b_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="com_b_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="com_g_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="com_g/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="src_r_V_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_r_V_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="src_b_V_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="5" slack="0"/>
<pin id="251" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_b_V_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="src_g_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="src_g_V_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln75_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="frame_size_cast_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="frame_size_cast_i/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i70_i/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shl_ln329_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="62" slack="1"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln329_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="3"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln329_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="62" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln329_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="62" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="dst_addr_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln75_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="4"/>
<pin id="306" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln87_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln878_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="5"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln87_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="src_g_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="src_g_V/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="dst_g_V_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="dst_g_V_3/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln1345_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="src_r_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_r_V/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="src_b_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="5" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_b_V/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln1345_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1345_1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln1345_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_2/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="24" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="0" index="3" bw="5" slack="0"/>
<pin id="385" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1497_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln870_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="6"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln870_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="6"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_1/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln870_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="6"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_2/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="and_ln32_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln32_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32_1/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="src_r_V_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="6"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_r_V_3/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="src_b_V_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="6"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_b_V_3/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="src_g_V_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="6"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_g_V_3/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ret_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_12/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln1345_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_6/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln1345_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="2"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_1/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln1345_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_3/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="ret_11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_11/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln1346_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln1345_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="2"/>
<pin id="470" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_4/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="ret_14_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_14/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln1346_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln1345_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1345_5/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="ret_16_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_16/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln1346_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_2/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1364_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="17" slack="0"/>
<pin id="496" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1364_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="17" slack="0"/>
<pin id="499" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_2/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1364_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_4/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="35" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="dst_r_V_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_r_V_2/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="35" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="7" slack="0"/>
<pin id="521" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="525" class="1004" name="dst_b_V_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_b_V_3/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="35" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="7" slack="0"/>
<pin id="534" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="dst_g_V_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_g_V_4/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln1364_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="17" slack="0"/>
<pin id="544" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_6/16 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1364_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_7/16 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln1364_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="17" slack="0"/>
<pin id="550" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364_8/16 "/>
</bind>
</comp>

<comp id="551" class="1004" name="dst_r_V_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="35" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="7" slack="0"/>
<pin id="556" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_r_V/19 "/>
</bind>
</comp>

<comp id="560" class="1004" name="dst_b_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="35" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_b_V/19 "/>
</bind>
</comp>

<comp id="569" class="1004" name="dst_g_V_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="35" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="0" index="3" bw="7" slack="0"/>
<pin id="574" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dst_g_V/19 "/>
</bind>
</comp>

<comp id="578" class="1004" name="color_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="24" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="1"/>
<pin id="581" dir="0" index="2" bw="8" slack="1"/>
<pin id="582" dir="0" index="3" bw="8" slack="1"/>
<pin id="583" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="color_V/20 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln45_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="24" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/20 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="16" slack="0"/>
<pin id="594" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_17/7 zext_ln1346_3/9 ret_7/9 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="16" slack="0"/>
<pin id="603" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_15/7 zext_ln1346_4/9 ret_4/9 "/>
</bind>
</comp>

<comp id="608" class="1007" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="16" slack="0"/>
<pin id="612" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_13/7 zext_ln1346_5/9 ret/9 "/>
</bind>
</comp>

<comp id="617" class="1007" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="17" slack="0"/>
<pin id="619" dir="0" index="1" bw="35" slack="0"/>
<pin id="620" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364/10 "/>
</bind>
</comp>

<comp id="624" class="1007" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="17" slack="0"/>
<pin id="626" dir="0" index="1" bw="35" slack="0"/>
<pin id="627" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_1/10 "/>
</bind>
</comp>

<comp id="631" class="1007" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="17" slack="0"/>
<pin id="633" dir="0" index="1" bw="35" slack="0"/>
<pin id="634" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_2/10 "/>
</bind>
</comp>

<comp id="638" class="1007" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="8"/>
<pin id="641" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_8/13 "/>
</bind>
</comp>

<comp id="644" class="1007" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="8"/>
<pin id="647" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_9/13 "/>
</bind>
</comp>

<comp id="650" class="1007" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="8"/>
<pin id="653" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_10/13 "/>
</bind>
</comp>

<comp id="656" class="1007" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="17" slack="0"/>
<pin id="658" dir="0" index="1" bw="35" slack="0"/>
<pin id="659" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_3/16 "/>
</bind>
</comp>

<comp id="663" class="1007" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="17" slack="0"/>
<pin id="665" dir="0" index="1" bw="35" slack="0"/>
<pin id="666" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_4/16 "/>
</bind>
</comp>

<comp id="670" class="1007" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="17" slack="0"/>
<pin id="672" dir="0" index="1" bw="35" slack="0"/>
<pin id="673" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1364_5/16 "/>
</bind>
</comp>

<comp id="677" class="1005" name="mapchip_draw_xsize_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="4"/>
<pin id="679" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="alpha_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="4"/>
<pin id="685" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="y_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="frame_size_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="698" class="1005" name="dstout_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="3"/>
<pin id="700" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dstout_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="com_r_V_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="6"/>
<pin id="705" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="com_r_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="com_b_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="6"/>
<pin id="710" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="com_b_V "/>
</bind>
</comp>

<comp id="713" class="1005" name="com_g_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="6"/>
<pin id="715" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="com_g "/>
</bind>
</comp>

<comp id="718" class="1005" name="src_r_V_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="6"/>
<pin id="720" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_r_V_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="src_b_V_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="6"/>
<pin id="725" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_b_V_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="src_g_V_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="6"/>
<pin id="730" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_g_V_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="zext_ln75_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="62" slack="1"/>
<pin id="735" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="frame_size_cast_i_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="1"/>
<pin id="740" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_cast_i "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_i_i70_i_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="62" slack="1"/>
<pin id="745" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i70_i "/>
</bind>
</comp>

<comp id="748" class="1005" name="dst_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln75_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="8"/>
<pin id="756" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln87_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln878_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="770" class="1005" name="src_V1_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="1"/>
<pin id="772" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_V1_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="dst_V2_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="1"/>
<pin id="777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dst_V2_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln1345_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345 "/>
</bind>
</comp>

<comp id="785" class="1005" name="trunc_ln_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="2"/>
<pin id="787" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln1345_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="1"/>
<pin id="792" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_2 "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln1497_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="800" class="1005" name="src_r_V_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="2"/>
<pin id="802" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_r_V_3 "/>
</bind>
</comp>

<comp id="805" class="1005" name="src_b_V_3_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="2"/>
<pin id="807" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_b_V_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="src_g_V_3_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="2"/>
<pin id="812" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_g_V_3 "/>
</bind>
</comp>

<comp id="815" class="1005" name="zext_ln1345_6_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1345_6 "/>
</bind>
</comp>

<comp id="822" class="1005" name="zext_ln1346_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="17" slack="1"/>
<pin id="824" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346 "/>
</bind>
</comp>

<comp id="827" class="1005" name="zext_ln1346_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="17" slack="1"/>
<pin id="829" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln1346_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="17" slack="1"/>
<pin id="834" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1346_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln1364_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="35" slack="1"/>
<pin id="839" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364 "/>
</bind>
</comp>

<comp id="842" class="1005" name="zext_ln1364_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="35" slack="1"/>
<pin id="844" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_2 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln1364_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="35" slack="1"/>
<pin id="849" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="dst_r_V_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="17" slack="1"/>
<pin id="854" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_r_V_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="dst_b_V_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="17" slack="1"/>
<pin id="859" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_b_V_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="dst_g_V_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="17" slack="1"/>
<pin id="864" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="zext_ln1364_6_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="35" slack="1"/>
<pin id="869" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_6 "/>
</bind>
</comp>

<comp id="872" class="1005" name="zext_ln1364_7_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="35" slack="1"/>
<pin id="874" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_7 "/>
</bind>
</comp>

<comp id="877" class="1005" name="zext_ln1364_8_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="35" slack="1"/>
<pin id="879" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364_8 "/>
</bind>
</comp>

<comp id="882" class="1005" name="dst_r_V_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_r_V "/>
</bind>
</comp>

<comp id="887" class="1005" name="dst_b_V_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_b_V "/>
</bind>
</comp>

<comp id="892" class="1005" name="dst_g_V_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dst_g_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="112" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="114" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="174"><net_src comp="116" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="124" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="124" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="124" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="130" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="130" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="311"><net_src comp="205" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="205" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="205" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="327"><net_src comp="182" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="195" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="76" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="182" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="182" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="76" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="182" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="195" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="195" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="346" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="356" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="324" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="399" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="394" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="346" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="415" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="356" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="415" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="324" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="336" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="452" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="452" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="452" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="515"><net_src comp="503" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="528"><net_src comp="516" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="86" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="90" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="541"><net_src comp="529" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="92" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="88" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="577"><net_src comp="62" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="584"><net_src comp="110" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="595"><net_src comp="448" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="332" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="490" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="604"><net_src comp="390" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="448" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="477" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="613"><net_src comp="376" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="448" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="464" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="621"><net_src comp="494" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="623"><net_src comp="617" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="628"><net_src comp="497" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="84" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="630"><net_src comp="624" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="635"><net_src comp="500" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="84" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="642"><net_src comp="512" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="638" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="648"><net_src comp="525" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="644" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="654"><net_src comp="538" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="650" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="660"><net_src comp="542" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="84" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="662"><net_src comp="656" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="667"><net_src comp="545" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="663" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="674"><net_src comp="548" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="84" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="676"><net_src comp="670" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="680"><net_src comp="118" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="686"><net_src comp="136" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="691"><net_src comp="142" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="696"><net_src comp="148" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="701"><net_src comp="154" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="706"><net_src comp="212" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="711"><net_src comp="222" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="716"><net_src comp="232" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="721"><net_src comp="236" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="726"><net_src comp="246" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="731"><net_src comp="256" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="736"><net_src comp="260" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="741"><net_src comp="263" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="746"><net_src comp="266" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="751"><net_src comp="298" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="757"><net_src comp="304" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="764"><net_src comp="307" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="769"><net_src comp="313" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="175" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="778"><net_src comp="188" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="783"><net_src comp="332" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="788"><net_src comp="336" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="793"><net_src comp="376" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="798"><net_src comp="390" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="803"><net_src comp="421" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="808"><net_src comp="428" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="813"><net_src comp="435" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="818"><net_src comp="448" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="825"><net_src comp="464" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="830"><net_src comp="477" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="835"><net_src comp="490" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="840"><net_src comp="494" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="845"><net_src comp="497" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="850"><net_src comp="500" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="855"><net_src comp="512" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="860"><net_src comp="525" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="865"><net_src comp="538" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="870"><net_src comp="542" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="875"><net_src comp="545" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="880"><net_src comp="548" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="885"><net_src comp="551" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="890"><net_src comp="560" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="895"><net_src comp="569" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="578" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {5 20 21 22 23 24 25 }
 - Input state : 
	Port: dstout_loop_proc : mapchip_draw_xsize | {1 }
	Port: dstout_loop_proc : src_V1 | {6 7 }
	Port: dstout_loop_proc : dst_V2 | {6 7 }
	Port: dstout_loop_proc : com | {1 }
	Port: dstout_loop_proc : fill | {1 }
	Port: dstout_loop_proc : alpha | {1 }
	Port: dstout_loop_proc : y | {1 }
	Port: dstout_loop_proc : frame_size | {1 }
	Port: dstout_loop_proc : dstout | {1 }
	Port: dstout_loop_proc : dst | {}
  - Chain level:
	State 1
	State 2
		mul_i_i70_i : 1
	State 3
	State 4
		add_ln329 : 1
		trunc_ln329_1 : 2
		sext_ln329 : 3
		dst_addr : 4
	State 5
	State 6
		add_ln87 : 1
		icmp_ln878 : 1
		br_ln87 : 2
		zext_ln87 : 1
		src_V1_addr : 2
		src_V : 3
		dst_V2_addr : 2
		dst_V : 3
	State 7
		src_g_V : 1
		dst_g_V_3 : 1
		zext_ln1345 : 2
		trunc_ln : 1
		src_r_V : 1
		src_b_V : 1
		trunc_ln1345_1 : 1
		zext_ln1345_2 : 2
		r : 1
		zext_ln1497 : 2
		icmp_ln870 : 2
		icmp_ln870_1 : 2
		icmp_ln870_2 : 2
		and_ln32 : 3
		and_ln32_1 : 3
		src_r_V_3 : 3
		src_b_V_3 : 3
		src_g_V_3 : 3
		ret_12 : 2
		zext_ln1345_6 : 2
		ret_17 : 3
		ret_15 : 3
		ret_13 : 3
	State 8
	State 9
		ret_11 : 1
		zext_ln1346 : 2
		ret_14 : 1
		zext_ln1346_1 : 2
		ret_16 : 1
		zext_ln1346_2 : 2
		zext_ln1346_3 : 1
		ret_7 : 3
		zext_ln1346_4 : 1
		ret_4 : 3
		zext_ln1346_5 : 1
		ret : 3
	State 10
		zext_ln1364 : 1
		mul_ln1364 : 2
		zext_ln1364_2 : 1
		mul_ln1364_1 : 2
		zext_ln1364_4 : 1
		mul_ln1364_2 : 2
	State 11
	State 12
	State 13
		tmp : 1
		dst_r_V_2 : 2
		tmp_1 : 1
		dst_b_V_3 : 2
		tmp_2 : 1
		dst_g_V_4 : 2
		ret_8 : 3
		ret_9 : 3
		ret_10 : 3
	State 14
	State 15
	State 16
		zext_ln1364_6 : 1
		mul_ln1364_3 : 2
		zext_ln1364_7 : 1
		mul_ln1364_4 : 2
		zext_ln1364_8 : 1
		mul_ln1364_5 : 2
	State 17
	State 18
	State 19
		dst_r_V : 1
		dst_b_V : 1
		dst_g_V : 1
	State 20
		zext_ln45 : 1
		write_ln329 : 2
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_266             |    0    |   165   |    50   |
|          |            ret_11_fu_458            |    0    |    0    |    41   |
|          |            ret_14_fu_471            |    0    |    0    |    41   |
|          |            ret_16_fu_484            |    0    |    0    |    41   |
|          |              grp_fu_617             |    1    |    0    |    0    |
|          |              grp_fu_624             |    1    |    0    |    0    |
|    mul   |              grp_fu_631             |    1    |    0    |    0    |
|          |              grp_fu_638             |    1    |    0    |    0    |
|          |              grp_fu_644             |    1    |    0    |    0    |
|          |              grp_fu_650             |    1    |    0    |    0    |
|          |              grp_fu_656             |    1    |    0    |    0    |
|          |              grp_fu_663             |    1    |    0    |    0    |
|          |              grp_fu_670             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|    add   |           add_ln329_fu_279          |    0    |    0    |    71   |
|          |           add_ln87_fu_307           |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|
|          |          icmp_ln878_fu_313          |    0    |    0    |    18   |
|   icmp   |          icmp_ln870_fu_394          |    0    |    0    |    11   |
|          |         icmp_ln870_1_fu_399         |    0    |    0    |    11   |
|          |         icmp_ln870_2_fu_404         |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|
|          |           src_r_V_3_fu_421          |    0    |    0    |    8    |
|  select  |           src_b_V_3_fu_428          |    0    |    0    |    8    |
|          |           src_g_V_3_fu_435          |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |            ret_12_fu_442            |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |           and_ln32_fu_409           |    0    |    0    |    2    |
|          |          and_ln32_1_fu_415          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_590             |    1    |    0    |    0    |
|  muladd  |              grp_fu_599             |    1    |    0    |    0    |
|          |              grp_fu_608             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          | mapchip_draw_xsize_read_read_fu_118 |    0    |    0    |    0    |
|          |         com_read_read_fu_124        |    0    |    0    |    0    |
|          |        fill_read_read_fu_130        |    0    |    0    |    0    |
|   read   |        alpha_read_read_fu_136       |    0    |    0    |    0    |
|          |          y_read_read_fu_142         |    0    |    0    |    0    |
|          |     frame_size_read_read_fu_148     |    0    |    0    |    0    |
|          |       dstout_read_read_fu_154       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_160        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |       write_ln329_write_fu_166      |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            com_r_V_fu_212           |    0    |    0    |    0    |
|          |            com_b_V_fu_222           |    0    |    0    |    0    |
|          |           src_r_V_1_fu_236          |    0    |    0    |    0    |
|          |           src_b_V_1_fu_246          |    0    |    0    |    0    |
|          |         trunc_ln329_1_fu_284        |    0    |    0    |    0    |
|          |           trunc_ln_fu_336           |    0    |    0    |    0    |
|          |            src_r_V_fu_346           |    0    |    0    |    0    |
|partselect|            src_b_V_fu_356           |    0    |    0    |    0    |
|          |        trunc_ln1345_1_fu_366        |    0    |    0    |    0    |
|          |               r_fu_380              |    0    |    0    |    0    |
|          |              tmp_fu_503             |    0    |    0    |    0    |
|          |             tmp_1_fu_516            |    0    |    0    |    0    |
|          |             tmp_2_fu_529            |    0    |    0    |    0    |
|          |            dst_r_V_fu_551           |    0    |    0    |    0    |
|          |            dst_b_V_fu_560           |    0    |    0    |    0    |
|          |            dst_g_V_fu_569           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |             com_g_fu_232            |    0    |    0    |    0    |
|   trunc  |           src_g_V_1_fu_256          |    0    |    0    |    0    |
|          |            src_g_V_fu_324           |    0    |    0    |    0    |
|          |           dst_g_V_3_fu_328          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          zext_ln75_1_fu_260         |    0    |    0    |    0    |
|          |       frame_size_cast_i_fu_263      |    0    |    0    |    0    |
|          |           zext_ln75_fu_304          |    0    |    0    |    0    |
|          |           zext_ln87_fu_318          |    0    |    0    |    0    |
|          |          zext_ln1345_fu_332         |    0    |    0    |    0    |
|          |         zext_ln1345_2_fu_376        |    0    |    0    |    0    |
|          |          zext_ln1497_fu_390         |    0    |    0    |    0    |
|          |         zext_ln1345_6_fu_448        |    0    |    0    |    0    |
|          |         zext_ln1345_1_fu_452        |    0    |    0    |    0    |
|          |         zext_ln1345_3_fu_455        |    0    |    0    |    0    |
|          |          zext_ln1346_fu_464         |    0    |    0    |    0    |
|          |         zext_ln1345_4_fu_468        |    0    |    0    |    0    |
|   zext   |         zext_ln1346_1_fu_477        |    0    |    0    |    0    |
|          |         zext_ln1345_5_fu_481        |    0    |    0    |    0    |
|          |         zext_ln1346_2_fu_490        |    0    |    0    |    0    |
|          |          zext_ln1364_fu_494         |    0    |    0    |    0    |
|          |         zext_ln1364_2_fu_497        |    0    |    0    |    0    |
|          |         zext_ln1364_4_fu_500        |    0    |    0    |    0    |
|          |           dst_r_V_2_fu_512          |    0    |    0    |    0    |
|          |           dst_b_V_3_fu_525          |    0    |    0    |    0    |
|          |           dst_g_V_4_fu_538          |    0    |    0    |    0    |
|          |         zext_ln1364_6_fu_542        |    0    |    0    |    0    |
|          |         zext_ln1364_7_fu_545        |    0    |    0    |    0    |
|          |         zext_ln1364_8_fu_548        |    0    |    0    |    0    |
|          |           zext_ln45_fu_585          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln329_1_fu_272         |    0    |    0    |    0    |
|          |            color_V_fu_578           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |          sext_ln329_fu_294          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    12   |   165   |   370   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln87_reg_761       |   32   |
|       alpha_read_reg_683      |    8   |
|        com_b_V_reg_708        |    8   |
|         com_g_reg_713         |    8   |
|        com_r_V_reg_703        |    8   |
|      dst_V2_addr_reg_775      |   10   |
|        dst_addr_reg_748       |   32   |
|       dst_b_V_3_reg_857       |   17   |
|        dst_b_V_reg_887        |    8   |
|       dst_g_V_4_reg_862       |   17   |
|        dst_g_V_reg_892        |    8   |
|       dst_r_V_2_reg_852       |   17   |
|        dst_r_V_reg_882        |    8   |
|      dstout_read_reg_698      |   64   |
|   frame_size_cast_i_reg_738   |   62   |
|    frame_size_read_reg_693    |   32   |
|       icmp_ln878_reg_766      |    1   |
|mapchip_draw_xsize_read_reg_677|   32   |
|      mul_i_i70_i_reg_743      |   62   |
|      src_V1_addr_reg_770      |   10   |
|       src_b_V_1_reg_723       |    8   |
|       src_b_V_3_reg_805       |    8   |
|       src_g_V_1_reg_728       |    8   |
|       src_g_V_3_reg_810       |    8   |
|       src_r_V_1_reg_718       |    8   |
|       src_r_V_3_reg_800       |    8   |
|        trunc_ln_reg_785       |    8   |
|           x_reg_201           |   32   |
|         y_read_reg_688        |   32   |
|     zext_ln1345_2_reg_790     |   16   |
|     zext_ln1345_6_reg_815     |   16   |
|      zext_ln1345_reg_780      |   16   |
|     zext_ln1346_1_reg_827     |   17   |
|     zext_ln1346_2_reg_832     |   17   |
|      zext_ln1346_reg_822      |   17   |
|     zext_ln1364_2_reg_842     |   35   |
|     zext_ln1364_4_reg_847     |   35   |
|     zext_ln1364_6_reg_867     |   35   |
|     zext_ln1364_7_reg_872     |   35   |
|     zext_ln1364_8_reg_877     |   35   |
|      zext_ln1364_reg_837      |   35   |
|      zext_ln1497_reg_795      |   16   |
|      zext_ln75_1_reg_733      |   62   |
|       zext_ln75_reg_754       |   17   |
+-------------------------------+--------+
|             Total             |   968  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_160 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_182  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_195  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_266      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_266      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_590      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_590      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_599      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_599      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_608      |  p0  |   3  |   8  |   24   ||    14   |
|      grp_fu_608      |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fu_617      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_624      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_631      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_638      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_644      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_650      |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_656      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_663      |  p0  |   2  |  17  |   34   ||    9    |
|      grp_fu_670      |  p0  |   2  |  17  |   34   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   554  || 32.1179 ||   186   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   165  |   370  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   186  |
|  Register |    -   |    -   |   968  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   32   |  1133  |   556  |
+-----------+--------+--------+--------+--------+
