/**************************************************************
CAUTION : This file is Auto Generated by VBA based on *.xls.
          So, don't modify this file manually!
***************************************************************/
#ifndef V711_E5578_IOS_PD_CONFIG_H_
#define V711_E5578_IOS_PD_CONFIG_H_

/*配置管脚复用关系、内部上下拉以及驱动能力*/
#define V711_E5578_IOS_PD_CONFIG \
do{\
\
/*配置NANDFLASH(14个PIN)*/\
\
/*配置BOOT_MODE,JTAG_MODE(6个PIN）*/\
    /*antpa_sel[17]管脚复用配置*/\
    SET_IOS_ANTPA_SEL17_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL15;\
    CLR_IOS_GPIO1_0_CTRL1_1;\
    /*antpa_sel[17]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL15;\
\
    /*antpa_sel[18]管脚复用配置*/\
    SET_IOS_ANTPA_SEL18_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL16;\
    CLR_IOS_GPIO1_1_CTRL1_1;\
    /*antpa_sel[18]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL16;\
\
    /*antpa_sel[19]管脚复用配置*/\
    SET_IOS_ANTPA_SEL19_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL17;\
    CLR_IOS_GPIO1_2_CTRL1_1;\
    /*antpa_sel[19]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL17;\
\
    /*antpa_sel[20]管脚复用配置*/\
    SET_IOS_ANTPA_SEL20_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL18;\
    CLR_IOS_GPIO1_3_CTRL1_1;\
    /*antpa_sel[20]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL18;\
\
    /*antpa_sel[21]管脚复用配置*/\
    SET_IOS_ANTPA_SEL21_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL19;\
    CLR_IOS_GPIO1_4_CTRL1_1;\
    /*antpa_sel[21]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL19;\
\
\
/*配置MMC1(6个PIN）*/\
    /*gpio1[5]管脚复用配置*/\
    SET_IOS_GPIO1_5_CTRL1_1;\
    CLR_IOS_MMC1_CLK_CTRL1_1;\
    /*gpio1[5]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_5);\
\
    /*gpio1[6]管脚复用配置*/\
    SET_IOS_GPIO1_6_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    /*gpio1[6]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL22;\
    /*gpio1[6]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_6);\
\
    /*gpio1[7]管脚复用配置*/\
    SET_IOS_GPIO1_7_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    /*gpio1[7]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL23;\
    /*gpio1[7]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_7);\
\
    /*gpio1[8]管脚复用配置*/\
    SET_IOS_GPIO1_8_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    /*gpio1[8]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL24;\
    /*gpio1[8]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_8);\
\
    /*gpio1[9]管脚复用配置*/\
    SET_IOS_GPIO1_9_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    /*gpio1[9]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL25;\
    /*gpio1[9]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_9);\
\
    /*gpio1[10]管脚复用配置*/\
    SET_IOS_GPIO1_10_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    /*gpio1[10]管脚上下拉配置*/\
    PDSET_IOS_PD_IOM_CTRL26;\
    /*gpio1[10]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_10);\
\
\
/*配置JTAG0（6个PIN）*/\
\
/*配置GPIO/GSBI_0(20PIN）*/\
    /*gpio2[0]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL28;\
\
    /*gpio2[1]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL29;\
\
    /*gpio2[2]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_2);\
\
    /*gpio2[3]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL31;\
\
    /*gpio2[4]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_4);\
\
    /*gpio2[5]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_5);\
\
    /*gpio2[6]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_6);\
\
    /*gpio2[7]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_7);\
\
    /*gpio2[8]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL36;\
\
    /*lcd_rst_n管脚复用配置*/\
    CLR_IOS_LCD_CTRL3_1;\
    CLR_IOS_LCD_CTRL3_3;\
    SET_IOS_LCD_CTRL3_2;\
    OUTSET_IOS_PD_IOM_CTRL37;\
    CLR_IOS_GPIO2_9_CTRL1_1;\
    CLR_IOS_RGMII_CTRL1_1;\
    /*lcd_rst_n管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL37;\
\
    /*i2c0_sda管脚复用配置*/\
    CLR_IOS_I2C0_CTRL2_2;\
    SET_IOS_I2C0_CTRL2_1;\
    CLR_IOS_GPIO2_10_CTRL1_1;\
\
    /*i2c0_scl管脚复用配置*/\
    CLR_IOS_I2C0_CTRL2_2;\
    SET_IOS_I2C0_CTRL2_1;\
    CLR_IOS_GPIO2_11_CTRL1_1;\
\
    /*antpa_sel[22]管脚复用配置*/\
    CLR_IOS_ANTPA_SEL22_CTRL3_2;\
    CLR_IOS_ANTPA_SEL22_CTRL3_3;\
    SET_IOS_ANTPA_SEL22_CTRL3_1;\
    OUTSET_IOS_PD_IOM_CTRL40;\
    CLR_IOS_GPIO2_12_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_1;\
    CLR_IOS_SPI0_CS1_CTRL3_2;\
    /*antpa_sel[22]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL40;\
\
    /*antpa_sel[23]管脚复用配置*/\
    CLR_IOS_ANTPA_SEL23_CTRL3_2;\
    CLR_IOS_ANTPA_SEL23_CTRL3_3;\
    SET_IOS_ANTPA_SEL23_CTRL3_1;\
    OUTSET_IOS_PD_IOM_CTRL41;\
    CLR_IOS_GPIO2_13_CTRL1_1;\
    CLR_IOS_MMC0_CTRL1_1;\
    CLR_IOS_PCM_CTRL2_1;\
    CLR_IOS_SPI1_CS1_CTRL4_2;\
    /*antpa_sel[23]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL41;\
\
    /*gpio2[14]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_14);\
\
    /*gpio2[15]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL43;\
\
    /*spi0_cs0_n管脚复用配置*/\
    CLR_IOS_SPI0_CS0_CTRL2_2;\
    SET_IOS_SPI0_CS0_CTRL2_1;\
    OUTSET_IOS_PD_IOM_CTRL44;\
    CLR_IOS_GPIO2_16_CTRL1_1;\
    CLR_IOS_UART3_4LINE_CTRL2_1;\
    /*spi0_cs0_n管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL44;\
\
    /*spi0_clk管脚复用配置*/\
    CLR_IOS_SPI0_CTRL2_2;\
    SET_IOS_SPI0_CTRL2_1;\
    OUTSET_IOS_PD_IOM_CTRL45;\
    CLR_IOS_GPIO2_17_CTRL1_1;\
    CLR_IOS_UART3_4LINE_CTRL2_1;\
    /*spi0_clk管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL45;\
\
    /*spi0_dio管脚复用配置*/\
    CLR_IOS_SPI0_CTRL2_2;\
    SET_IOS_SPI0_CTRL2_1;\
    CLR_IOS_GPIO2_18_CTRL1_1;\
    CLR_IOS_UART3_CTRL2_1;\
    /*spi0_dio管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL46;\
\
    /*gpio2[19]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_19);\
\
\
/*配置GPIO/GSBI_1(7PIN）*/\
    /*gpio2[20]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL48;\
\
    /*gpio2[22]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL50;\
\
    /*gpio2[23]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL51;\
\
    /*gpio2[24]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_24);\
\
    /*gpio2[25]管脚输入方向配置*/\
    gpio_direction_input(GPIO_2_25);\
\
    /*gpio2[26]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL54;\
\
\
/*配置RF线控：CH0 FEM(7PIN）*/\
    /*ch0_apt_pdm管脚复用配置*/\
    SET_IOS_CH0_APT_PDM_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL58;\
    CLR_IOS_GPIO1_11_CTRL1_1;\
\
    /*ch0_mipi_clk管脚复用配置*/\
    SET_IOS_CH0_MIPI_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL59;\
    CLR_IOS_GPIO1_12_CTRL1_1;\
\
    /*ch0_mipi_data管脚复用配置*/\
    SET_IOS_CH0_MIPI_CTRL1_1;\
    CLR_IOS_GPIO1_13_CTRL1_1;\
\
\
/*配置RF线控：FEM(17个PIN）*/\
    /*antpa_sel[0]管脚复用配置*/\
    SET_IOS_ANTPA_SEL0_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL62;\
    CLR_IOS_GPIO1_15_CTRL1_1;\
    /*antpa_sel[0]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL62;\
\
    /*gpio1[16]管脚输入方向配置*/\
    gpio_direction_input(GPIO_1_16);\
\
    /*antpa_sel[2]管脚复用配置*/\
    SET_IOS_ANTPA_SEL2_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL64;\
    CLR_IOS_GPIO1_17_CTRL1_1;\
    /*antpa_sel[2]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL64;\
\
    /*antpa_sel[3]管脚复用配置*/\
    SET_IOS_ANTPA_SEL3_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL65;\
    CLR_IOS_GPIO1_18_CTRL1_1;\
    /*antpa_sel[3]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL65;\
\
    /*antpa_sel[4]管脚复用配置*/\
    SET_IOS_ANTPA_SEL4_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL66;\
    CLR_IOS_GPIO1_19_CTRL1_1;\
    /*antpa_sel[4]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL66;\
\
    /*antpa_sel[5]管脚复用配置*/\
    SET_IOS_ANTPA_SEL5_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL67;\
    CLR_IOS_GPIO1_20_CTRL1_1;\
    /*antpa_sel[5]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL67;\
\
    /*antpa_sel[6]管脚复用配置*/\
    SET_IOS_ANTPA_SEL6_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL68;\
    CLR_IOS_GPIO1_21_CTRL1_1;\
    /*antpa_sel[6]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL68;\
\
    /*antpa_sel[7]管脚复用配置*/\
    SET_IOS_ANTPA_SEL7_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL69;\
    CLR_IOS_GPIO1_22_CTRL1_1;\
    /*antpa_sel[7]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL69;\
\
    /*antpa_sel[8]管脚复用配置*/\
    SET_IOS_ANTPA_SEL8_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL70;\
    CLR_IOS_GPIO1_23_CTRL1_1;\
    /*antpa_sel[8]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL70;\
\
    /*antpa_sel[9]管脚复用配置*/\
    SET_IOS_ANTPA_SEL9_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL71;\
    CLR_IOS_GPIO1_24_CTRL1_1;\
    /*antpa_sel[9]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL71;\
\
    /*antpa_sel[10]管脚复用配置*/\
    SET_IOS_ANTPA_SEL10_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL72;\
    CLR_IOS_GPIO1_25_CTRL1_1;\
    /*antpa_sel[10]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL72;\
\
    /*antpa_sel[11]管脚复用配置*/\
    SET_IOS_ANTPA_SEL11_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL73;\
    CLR_IOS_GPIO1_26_CTRL1_1;\
    /*antpa_sel[11]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL73;\
\
    /*antpa_sel[12]管脚复用配置*/\
    SET_IOS_ANTPA_SEL12_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL74;\
    CLR_IOS_GPIO1_27_CTRL1_1;\
    /*antpa_sel[12]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL74;\
\
    /*antpa_sel[13]管脚复用配置*/\
    SET_IOS_ANTPA_SEL13_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL75;\
    CLR_IOS_GPIO1_28_CTRL1_1;\
    /*antpa_sel[13]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL75;\
\
    /*antpa_sel[14]管脚复用配置*/\
    SET_IOS_ANTPA_SEL14_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL76;\
    CLR_IOS_GPIO1_29_CTRL1_1;\
    /*antpa_sel[14]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL76;\
\
    /*antpa_sel[15]管脚复用配置*/\
    SET_IOS_ANTPA_SEL15_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL77;\
    CLR_IOS_GPIO1_30_CTRL1_1;\
    /*antpa_sel[15]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL77;\
\
    /*antpa_sel[16]管脚复用配置*/\
    SET_IOS_ANTPA_SEL16_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL78;\
    CLR_IOS_GPIO1_31_CTRL1_1;\
    /*antpa_sel[16]管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL78;\
\
\
/*配置ABB信号（18个PIN）*/\
\
/*配置LPDDR2信号（61个PIN） CA信号（16个PIN）*/\
\
/*配置LPDDR2信号（61个PIN） DQ信号（45个PIN）*/\
\
/*配置LPDDR2 KGD信号（1个PIN）*/\
\
/*配置PCIE（7个PIN）*/\
\
/*配置PCIE 差分时钟（2个PIN）*/\
\
/*配置HSIC（2个PIN）*/\
\
}while(0)

#endif

