# coreRISCV01
lan: TL Verilog <br/>
instructions implemented
<ul>
<li>R-type:   &ensp; add, and, xor, or, sub, sll, slt, sltu, sra, srl </li>
<li>I-type:   &ensp; addi, andi, xori, ori, jalr, slli, slti, sltiu, srai, srli </li>
<li>S-type:   &ensp; sb, sh, sw </li>
<li>SB-type:  &ensp; beq, bge, bgeu, blt, bltu, bne </li>
<li>JU-type:  &ensp; jal </li>
<li>U-type:   &ensp; lui, auipc </li>
</ul>

![image](https://github.com/ARohithReddy/coreRISCV01/assets/63339312/95ee449d-8efb-4494-8d1d-1de07a6a5423)
