|main
clk => clk.IN5
reset => rst_n.IN1
reset => _.IN1
sda <> iic_part:iic_part.sda
wifi_rx => uart_tx.DATAIN
wifi_tx <= uart_part:uart_part.wifi_tx
uart_tx <= wifi_rx.DB_MAX_OUTPUT_PORT_TYPE
scl <= iic_part:iic_part.scl
rck <= iic_part:iic_part.rck
sck <= iic_part:iic_part.sck
din <= iic_part:iic_part.din
lcd_rst <= picture_display:picture_display_inst.lcd_rst
lcd_blk <= picture_display:picture_display_inst.lcd_blk
lcd_dc <= picture_display:picture_display_inst.lcd_dc
lcd_sclk <= picture_display:picture_display_inst.lcd_sclk
lcd_mosi <= picture_display:picture_display_inst.lcd_mosi
lcd_cs <= picture_display:picture_display_inst.lcd_cs


|main|clk_gen:clk_gen_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|main|clk_gen:clk_gen_inst|altpll:altpll_component
inclk[0] => clk_gen_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_gen_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|main|picture_display:picture_display_inst
clk => ~NO_FANOUT~
rst_n => rst_n.IN4
clk_50m => clk_50m.IN4
lcd_rst <= lcd_init:lcd_init_inst.lcd_rst
lcd_blk <= <VCC>
lcd_dc <= lcd_write:lcd_write_inst.dc
lcd_sclk <= lcd_write:lcd_write_inst.sclk
lcd_mosi <= lcd_write:lcd_write_inst.mosi
lcd_cs <= lcd_write:lcd_write_inst.cs


|main|picture_display:picture_display_inst|lcd_write:lcd_write_inst
sys_clk_50MHz => wr_done~reg0.CLK
sys_clk_50MHz => mosi~reg0.CLK
sys_clk_50MHz => sclk~reg0.CLK
sys_clk_50MHz => state2_finish_flag.CLK
sys_clk_50MHz => sclk_flag.CLK
sys_clk_50MHz => cnt_sclk[0].CLK
sys_clk_50MHz => cnt_sclk[1].CLK
sys_clk_50MHz => cnt_sclk[2].CLK
sys_clk_50MHz => cnt_sclk[3].CLK
sys_clk_50MHz => cnt1[0].CLK
sys_clk_50MHz => cnt1[1].CLK
sys_clk_50MHz => cnt1[2].CLK
sys_clk_50MHz => cnt1[3].CLK
sys_clk_50MHz => cnt_delay[0].CLK
sys_clk_50MHz => cnt_delay[1].CLK
sys_clk_50MHz => cnt_delay[2].CLK
sys_clk_50MHz => cnt_delay[3].CLK
sys_clk_50MHz => cnt_delay[4].CLK
sys_clk_50MHz => state~2.DATAIN
sys_rst_n => wr_done~reg0.ACLR
sys_rst_n => sclk~reg0.ACLR
sys_rst_n => mosi~reg0.ACLR
sys_rst_n => cnt_delay[0].ACLR
sys_rst_n => cnt_delay[1].ACLR
sys_rst_n => cnt_delay[2].ACLR
sys_rst_n => cnt_delay[3].ACLR
sys_rst_n => cnt_delay[4].ACLR
sys_rst_n => cnt1[0].ACLR
sys_rst_n => cnt1[1].ACLR
sys_rst_n => cnt1[2].ACLR
sys_rst_n => cnt1[3].ACLR
sys_rst_n => cnt_sclk[0].ACLR
sys_rst_n => cnt_sclk[1].ACLR
sys_rst_n => cnt_sclk[2].ACLR
sys_rst_n => cnt_sclk[3].ACLR
sys_rst_n => sclk_flag.ACLR
sys_rst_n => state2_finish_flag.ACLR
sys_rst_n => state~4.DATAIN
data[0] => Mux0.IN7
data[1] => Mux0.IN6
data[2] => Mux0.IN5
data[3] => Mux0.IN4
data[4] => Mux0.IN3
data[5] => Mux0.IN2
data[6] => Mux0.IN1
data[7] => mosi.DATAB
data[8] => dc.DATAIN
en_write => Selector1.IN3
en_write => Selector0.IN2
wr_done <= wr_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs <= cs.DB_MAX_OUTPUT_PORT_TYPE
dc <= data[8].DB_MAX_OUTPUT_PORT_TYPE
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|picture_display:picture_display_inst|control:control_inst
sys_clk_50MHz => show_pic_flag~reg0.CLK
sys_clk_50MHz => cnt1[0].CLK
sys_clk_50MHz => cnt1[1].CLK
sys_clk_50MHz => en_write~reg0.CLK
sys_clk_50MHz => data[0]~reg0.CLK
sys_clk_50MHz => data[1]~reg0.CLK
sys_clk_50MHz => data[2]~reg0.CLK
sys_clk_50MHz => data[3]~reg0.CLK
sys_clk_50MHz => data[4]~reg0.CLK
sys_clk_50MHz => data[5]~reg0.CLK
sys_clk_50MHz => data[6]~reg0.CLK
sys_clk_50MHz => data[7]~reg0.CLK
sys_clk_50MHz => data[8]~reg0.CLK
sys_rst_n => data[0]~reg0.ACLR
sys_rst_n => data[1]~reg0.ACLR
sys_rst_n => data[2]~reg0.ACLR
sys_rst_n => data[3]~reg0.ACLR
sys_rst_n => data[4]~reg0.ACLR
sys_rst_n => data[5]~reg0.ACLR
sys_rst_n => data[6]~reg0.ACLR
sys_rst_n => data[7]~reg0.ACLR
sys_rst_n => data[8]~reg0.ACLR
sys_rst_n => show_pic_flag~reg0.ACLR
sys_rst_n => en_write~reg0.ACLR
sys_rst_n => cnt1[0].ACLR
sys_rst_n => cnt1[1].ACLR
init_data[0] => data.DATAB
init_data[1] => data.DATAB
init_data[2] => data.DATAB
init_data[3] => data.DATAB
init_data[4] => data.DATAB
init_data[5] => data.DATAB
init_data[6] => data.DATAB
init_data[7] => data.DATAB
init_data[8] => data.DATAB
en_write_init => en_write.DATAA
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => en_write.OUTPUTSELECT
init_done => always2.IN1
init_done => en_write.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
init_done => data.OUTPUTSELECT
show_pic_data[0] => data.DATAB
show_pic_data[1] => data.DATAB
show_pic_data[2] => data.DATAB
show_pic_data[3] => data.DATAB
show_pic_data[4] => data.DATAB
show_pic_data[5] => data.DATAB
show_pic_data[6] => data.DATAB
show_pic_data[7] => data.DATAB
show_pic_data[8] => data.DATAB
en_write_show_pic => en_write.DATAB
show_pic_done => ~NO_FANOUT~
show_pic_flag <= show_pic_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_write <= en_write~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|picture_display:picture_display_inst|lcd_init:lcd_init_inst
sys_clk_50MHz => cnt_s4_num_done.CLK
sys_clk_50MHz => cnt_s4_num[0].CLK
sys_clk_50MHz => cnt_s4_num[1].CLK
sys_clk_50MHz => cnt_s4_num[2].CLK
sys_clk_50MHz => cnt_s4_num[3].CLK
sys_clk_50MHz => cnt_s4_num[4].CLK
sys_clk_50MHz => cnt_s4_num[5].CLK
sys_clk_50MHz => cnt_s4_num[6].CLK
sys_clk_50MHz => cnt_s4_num[7].CLK
sys_clk_50MHz => cnt_s4_num[8].CLK
sys_clk_50MHz => cnt_s4_num[9].CLK
sys_clk_50MHz => cnt_s4_num[10].CLK
sys_clk_50MHz => cnt_s4_num[11].CLK
sys_clk_50MHz => cnt_s4_num[12].CLK
sys_clk_50MHz => cnt_s4_num[13].CLK
sys_clk_50MHz => cnt_s4_num[14].CLK
sys_clk_50MHz => cnt_s4_num[15].CLK
sys_clk_50MHz => cnt_s4_num[16].CLK
sys_clk_50MHz => cnt_s4_num[17].CLK
sys_clk_50MHz => init_data[0]~reg0.CLK
sys_clk_50MHz => init_data[1]~reg0.CLK
sys_clk_50MHz => init_data[2]~reg0.CLK
sys_clk_50MHz => init_data[3]~reg0.CLK
sys_clk_50MHz => init_data[4]~reg0.CLK
sys_clk_50MHz => init_data[5]~reg0.CLK
sys_clk_50MHz => init_data[6]~reg0.CLK
sys_clk_50MHz => init_data[7]~reg0.CLK
sys_clk_50MHz => init_data[8]~reg0.CLK
sys_clk_50MHz => cnt_s2_num_done.CLK
sys_clk_50MHz => cnt_s2_num[0].CLK
sys_clk_50MHz => cnt_s2_num[1].CLK
sys_clk_50MHz => cnt_s2_num[2].CLK
sys_clk_50MHz => cnt_s2_num[3].CLK
sys_clk_50MHz => cnt_s2_num[4].CLK
sys_clk_50MHz => cnt_s2_num[5].CLK
sys_clk_50MHz => cnt_s2_num[6].CLK
sys_clk_50MHz => lcd_rst~reg0.CLK
sys_clk_50MHz => lcd_rst_high_flag.CLK
sys_clk_50MHz => cnt_150ms[0].CLK
sys_clk_50MHz => cnt_150ms[1].CLK
sys_clk_50MHz => cnt_150ms[2].CLK
sys_clk_50MHz => cnt_150ms[3].CLK
sys_clk_50MHz => cnt_150ms[4].CLK
sys_clk_50MHz => cnt_150ms[5].CLK
sys_clk_50MHz => cnt_150ms[6].CLK
sys_clk_50MHz => cnt_150ms[7].CLK
sys_clk_50MHz => cnt_150ms[8].CLK
sys_clk_50MHz => cnt_150ms[9].CLK
sys_clk_50MHz => cnt_150ms[10].CLK
sys_clk_50MHz => cnt_150ms[11].CLK
sys_clk_50MHz => cnt_150ms[12].CLK
sys_clk_50MHz => cnt_150ms[13].CLK
sys_clk_50MHz => cnt_150ms[14].CLK
sys_clk_50MHz => cnt_150ms[15].CLK
sys_clk_50MHz => cnt_150ms[16].CLK
sys_clk_50MHz => cnt_150ms[17].CLK
sys_clk_50MHz => cnt_150ms[18].CLK
sys_clk_50MHz => cnt_150ms[19].CLK
sys_clk_50MHz => cnt_150ms[20].CLK
sys_clk_50MHz => cnt_150ms[21].CLK
sys_clk_50MHz => cnt_150ms[22].CLK
sys_clk_50MHz => state~2.DATAIN
sys_rst_n => cnt_150ms[0].ACLR
sys_rst_n => cnt_150ms[1].ACLR
sys_rst_n => cnt_150ms[2].ACLR
sys_rst_n => cnt_150ms[3].ACLR
sys_rst_n => cnt_150ms[4].ACLR
sys_rst_n => cnt_150ms[5].ACLR
sys_rst_n => cnt_150ms[6].ACLR
sys_rst_n => cnt_150ms[7].ACLR
sys_rst_n => cnt_150ms[8].ACLR
sys_rst_n => cnt_150ms[9].ACLR
sys_rst_n => cnt_150ms[10].ACLR
sys_rst_n => cnt_150ms[11].ACLR
sys_rst_n => cnt_150ms[12].ACLR
sys_rst_n => cnt_150ms[13].ACLR
sys_rst_n => cnt_150ms[14].ACLR
sys_rst_n => cnt_150ms[15].ACLR
sys_rst_n => cnt_150ms[16].ACLR
sys_rst_n => cnt_150ms[17].ACLR
sys_rst_n => cnt_150ms[18].ACLR
sys_rst_n => cnt_150ms[19].ACLR
sys_rst_n => cnt_150ms[20].ACLR
sys_rst_n => cnt_150ms[21].ACLR
sys_rst_n => cnt_150ms[22].ACLR
sys_rst_n => init_data[0]~reg0.ACLR
sys_rst_n => init_data[1]~reg0.ACLR
sys_rst_n => init_data[2]~reg0.ACLR
sys_rst_n => init_data[3]~reg0.ACLR
sys_rst_n => init_data[4]~reg0.ACLR
sys_rst_n => init_data[5]~reg0.ACLR
sys_rst_n => init_data[6]~reg0.ACLR
sys_rst_n => init_data[7]~reg0.ACLR
sys_rst_n => init_data[8]~reg0.ACLR
sys_rst_n => lcd_rst~reg0.ACLR
sys_rst_n => lcd_rst_high_flag.ACLR
sys_rst_n => cnt_s2_num[0].ACLR
sys_rst_n => cnt_s2_num[1].ACLR
sys_rst_n => cnt_s2_num[2].ACLR
sys_rst_n => cnt_s2_num[3].ACLR
sys_rst_n => cnt_s2_num[4].ACLR
sys_rst_n => cnt_s2_num[5].ACLR
sys_rst_n => cnt_s2_num[6].ACLR
sys_rst_n => cnt_s2_num_done.ACLR
sys_rst_n => cnt_s4_num[0].ACLR
sys_rst_n => cnt_s4_num[1].ACLR
sys_rst_n => cnt_s4_num[2].ACLR
sys_rst_n => cnt_s4_num[3].ACLR
sys_rst_n => cnt_s4_num[4].ACLR
sys_rst_n => cnt_s4_num[5].ACLR
sys_rst_n => cnt_s4_num[6].ACLR
sys_rst_n => cnt_s4_num[7].ACLR
sys_rst_n => cnt_s4_num[8].ACLR
sys_rst_n => cnt_s4_num[9].ACLR
sys_rst_n => cnt_s4_num[10].ACLR
sys_rst_n => cnt_s4_num[11].ACLR
sys_rst_n => cnt_s4_num[12].ACLR
sys_rst_n => cnt_s4_num[13].ACLR
sys_rst_n => cnt_s4_num[14].ACLR
sys_rst_n => cnt_s4_num[15].ACLR
sys_rst_n => cnt_s4_num[16].ACLR
sys_rst_n => cnt_s4_num[17].ACLR
sys_rst_n => cnt_s4_num_done.ACLR
sys_rst_n => state~4.DATAIN
wr_done => always4.IN0
wr_done => always5.IN1
wr_done => always7.IN0
wr_done => always8.IN1
lcd_rst <= lcd_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[0] <= init_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[1] <= init_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[2] <= init_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[3] <= init_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[4] <= init_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[5] <= init_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[6] <= init_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[7] <= init_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data[8] <= init_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_write <= en_write.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done.DB_MAX_OUTPUT_PORT_TYPE


|main|picture_display:picture_display_inst|lcd_show_pic:lcd_show_pic_inst
sys_clk => data[0].CLK
sys_clk => data[1].CLK
sys_clk => data[2].CLK
sys_clk => data[3].CLK
sys_clk => data[4].CLK
sys_clk => data[5].CLK
sys_clk => data[6].CLK
sys_clk => data[7].CLK
sys_clk => data[8].CLK
sys_clk => cnt_wr_color_data[0].CLK
sys_clk => cnt_wr_color_data[1].CLK
sys_clk => cnt_wr_color_data[2].CLK
sys_clk => cnt_wr_color_data[3].CLK
sys_clk => cnt_wr_color_data[4].CLK
sys_clk => cnt_wr_color_data[5].CLK
sys_clk => cnt_wr_color_data[6].CLK
sys_clk => cnt_wr_color_data[7].CLK
sys_clk => cnt_wr_color_data[8].CLK
sys_clk => cnt_wr_color_data[9].CLK
sys_clk => cnt_length_num[0].CLK
sys_clk => cnt_length_num[1].CLK
sys_clk => cnt_length_num[2].CLK
sys_clk => cnt_length_num[3].CLK
sys_clk => cnt_length_num[4].CLK
sys_clk => cnt_length_num[5].CLK
sys_clk => cnt_length_num[6].CLK
sys_clk => cnt_length_num[7].CLK
sys_clk => cnt_length_num[8].CLK
sys_clk => length_num_flag.CLK
sys_clk => temp[0].CLK
sys_clk => temp[1].CLK
sys_clk => temp[2].CLK
sys_clk => temp[3].CLK
sys_clk => temp[4].CLK
sys_clk => temp[5].CLK
sys_clk => temp[6].CLK
sys_clk => temp[7].CLK
sys_clk => temp[8].CLK
sys_clk => temp[9].CLK
sys_clk => temp[10].CLK
sys_clk => temp[11].CLK
sys_clk => temp[12].CLK
sys_clk => temp[13].CLK
sys_clk => temp[14].CLK
sys_clk => temp[15].CLK
sys_clk => temp[16].CLK
sys_clk => temp[17].CLK
sys_clk => temp[18].CLK
sys_clk => temp[19].CLK
sys_clk => temp[20].CLK
sys_clk => temp[21].CLK
sys_clk => temp[22].CLK
sys_clk => temp[23].CLK
sys_clk => temp[24].CLK
sys_clk => temp[25].CLK
sys_clk => temp[26].CLK
sys_clk => temp[27].CLK
sys_clk => temp[28].CLK
sys_clk => temp[29].CLK
sys_clk => temp[30].CLK
sys_clk => temp[31].CLK
sys_clk => temp[32].CLK
sys_clk => temp[33].CLK
sys_clk => temp[34].CLK
sys_clk => temp[35].CLK
sys_clk => temp[36].CLK
sys_clk => temp[37].CLK
sys_clk => temp[38].CLK
sys_clk => temp[39].CLK
sys_clk => temp[40].CLK
sys_clk => temp[41].CLK
sys_clk => temp[42].CLK
sys_clk => temp[43].CLK
sys_clk => temp[44].CLK
sys_clk => temp[45].CLK
sys_clk => temp[46].CLK
sys_clk => temp[47].CLK
sys_clk => temp[48].CLK
sys_clk => temp[49].CLK
sys_clk => temp[50].CLK
sys_clk => temp[51].CLK
sys_clk => temp[52].CLK
sys_clk => temp[53].CLK
sys_clk => temp[54].CLK
sys_clk => temp[55].CLK
sys_clk => temp[56].CLK
sys_clk => temp[57].CLK
sys_clk => temp[58].CLK
sys_clk => temp[59].CLK
sys_clk => temp[60].CLK
sys_clk => temp[61].CLK
sys_clk => temp[62].CLK
sys_clk => temp[63].CLK
sys_clk => temp[64].CLK
sys_clk => temp[65].CLK
sys_clk => temp[66].CLK
sys_clk => temp[67].CLK
sys_clk => temp[68].CLK
sys_clk => temp[69].CLK
sys_clk => temp[70].CLK
sys_clk => temp[71].CLK
sys_clk => temp[72].CLK
sys_clk => temp[73].CLK
sys_clk => temp[74].CLK
sys_clk => temp[75].CLK
sys_clk => temp[76].CLK
sys_clk => temp[77].CLK
sys_clk => temp[78].CLK
sys_clk => temp[79].CLK
sys_clk => temp[80].CLK
sys_clk => temp[81].CLK
sys_clk => temp[82].CLK
sys_clk => temp[83].CLK
sys_clk => temp[84].CLK
sys_clk => temp[85].CLK
sys_clk => temp[86].CLK
sys_clk => temp[87].CLK
sys_clk => temp[88].CLK
sys_clk => temp[89].CLK
sys_clk => temp[90].CLK
sys_clk => temp[91].CLK
sys_clk => temp[92].CLK
sys_clk => temp[93].CLK
sys_clk => temp[94].CLK
sys_clk => temp[95].CLK
sys_clk => temp[96].CLK
sys_clk => temp[97].CLK
sys_clk => temp[98].CLK
sys_clk => temp[99].CLK
sys_clk => temp[100].CLK
sys_clk => temp[101].CLK
sys_clk => temp[102].CLK
sys_clk => temp[103].CLK
sys_clk => temp[104].CLK
sys_clk => temp[105].CLK
sys_clk => temp[106].CLK
sys_clk => temp[107].CLK
sys_clk => temp[108].CLK
sys_clk => temp[109].CLK
sys_clk => temp[110].CLK
sys_clk => temp[111].CLK
sys_clk => temp[112].CLK
sys_clk => temp[113].CLK
sys_clk => temp[114].CLK
sys_clk => temp[115].CLK
sys_clk => temp[116].CLK
sys_clk => temp[117].CLK
sys_clk => temp[118].CLK
sys_clk => temp[119].CLK
sys_clk => temp[120].CLK
sys_clk => temp[121].CLK
sys_clk => temp[122].CLK
sys_clk => temp[123].CLK
sys_clk => temp[124].CLK
sys_clk => temp[125].CLK
sys_clk => temp[126].CLK
sys_clk => temp[127].CLK
sys_clk => temp[128].CLK
sys_clk => temp[129].CLK
sys_clk => temp[130].CLK
sys_clk => temp[131].CLK
sys_clk => temp[132].CLK
sys_clk => temp[133].CLK
sys_clk => temp[134].CLK
sys_clk => temp[135].CLK
sys_clk => temp[136].CLK
sys_clk => temp[137].CLK
sys_clk => temp[138].CLK
sys_clk => temp[139].CLK
sys_clk => temp[140].CLK
sys_clk => temp[141].CLK
sys_clk => temp[142].CLK
sys_clk => temp[143].CLK
sys_clk => temp[144].CLK
sys_clk => temp[145].CLK
sys_clk => temp[146].CLK
sys_clk => temp[147].CLK
sys_clk => temp[148].CLK
sys_clk => temp[149].CLK
sys_clk => temp[150].CLK
sys_clk => temp[151].CLK
sys_clk => temp[152].CLK
sys_clk => temp[153].CLK
sys_clk => temp[154].CLK
sys_clk => temp[155].CLK
sys_clk => temp[156].CLK
sys_clk => temp[157].CLK
sys_clk => temp[158].CLK
sys_clk => temp[159].CLK
sys_clk => temp[160].CLK
sys_clk => temp[161].CLK
sys_clk => temp[162].CLK
sys_clk => temp[163].CLK
sys_clk => temp[164].CLK
sys_clk => temp[165].CLK
sys_clk => temp[166].CLK
sys_clk => temp[167].CLK
sys_clk => temp[168].CLK
sys_clk => temp[169].CLK
sys_clk => temp[170].CLK
sys_clk => temp[171].CLK
sys_clk => temp[172].CLK
sys_clk => temp[173].CLK
sys_clk => temp[174].CLK
sys_clk => temp[175].CLK
sys_clk => temp[176].CLK
sys_clk => temp[177].CLK
sys_clk => temp[178].CLK
sys_clk => temp[179].CLK
sys_clk => temp[180].CLK
sys_clk => temp[181].CLK
sys_clk => temp[182].CLK
sys_clk => temp[183].CLK
sys_clk => temp[184].CLK
sys_clk => temp[185].CLK
sys_clk => temp[186].CLK
sys_clk => temp[187].CLK
sys_clk => temp[188].CLK
sys_clk => temp[189].CLK
sys_clk => temp[190].CLK
sys_clk => temp[191].CLK
sys_clk => temp[192].CLK
sys_clk => temp[193].CLK
sys_clk => temp[194].CLK
sys_clk => temp[195].CLK
sys_clk => temp[196].CLK
sys_clk => temp[197].CLK
sys_clk => temp[198].CLK
sys_clk => temp[199].CLK
sys_clk => temp[200].CLK
sys_clk => temp[201].CLK
sys_clk => temp[202].CLK
sys_clk => temp[203].CLK
sys_clk => temp[204].CLK
sys_clk => temp[205].CLK
sys_clk => temp[206].CLK
sys_clk => temp[207].CLK
sys_clk => temp[208].CLK
sys_clk => temp[209].CLK
sys_clk => temp[210].CLK
sys_clk => temp[211].CLK
sys_clk => temp[212].CLK
sys_clk => temp[213].CLK
sys_clk => temp[214].CLK
sys_clk => temp[215].CLK
sys_clk => temp[216].CLK
sys_clk => temp[217].CLK
sys_clk => temp[218].CLK
sys_clk => temp[219].CLK
sys_clk => temp[220].CLK
sys_clk => temp[221].CLK
sys_clk => temp[222].CLK
sys_clk => temp[223].CLK
sys_clk => temp[224].CLK
sys_clk => temp[225].CLK
sys_clk => temp[226].CLK
sys_clk => temp[227].CLK
sys_clk => temp[228].CLK
sys_clk => temp[229].CLK
sys_clk => temp[230].CLK
sys_clk => temp[231].CLK
sys_clk => temp[232].CLK
sys_clk => temp[233].CLK
sys_clk => temp[234].CLK
sys_clk => temp[235].CLK
sys_clk => temp[236].CLK
sys_clk => temp[237].CLK
sys_clk => temp[238].CLK
sys_clk => temp[239].CLK
sys_clk => rom_addr[0]~reg0.CLK
sys_clk => rom_addr[1]~reg0.CLK
sys_clk => rom_addr[2]~reg0.CLK
sys_clk => rom_addr[3]~reg0.CLK
sys_clk => rom_addr[4]~reg0.CLK
sys_clk => rom_addr[5]~reg0.CLK
sys_clk => rom_addr[6]~reg0.CLK
sys_clk => rom_addr[7]~reg0.CLK
sys_clk => rom_addr[8]~reg0.CLK
sys_clk => cnt_rom_prepare[0].CLK
sys_clk => cnt_rom_prepare[1].CLK
sys_clk => cnt_rom_prepare[2].CLK
sys_clk => state1_finish_flag.CLK
sys_clk => cnt_set_windows[0].CLK
sys_clk => cnt_set_windows[1].CLK
sys_clk => cnt_set_windows[2].CLK
sys_clk => cnt_set_windows[3].CLK
sys_clk => the1_wr_done.CLK
sys_clk => state~3.DATAIN
sys_rst_n => temp[0].ACLR
sys_rst_n => temp[1].ACLR
sys_rst_n => temp[2].ACLR
sys_rst_n => temp[3].ACLR
sys_rst_n => temp[4].ACLR
sys_rst_n => temp[5].ACLR
sys_rst_n => temp[6].ACLR
sys_rst_n => temp[7].ACLR
sys_rst_n => temp[8].ACLR
sys_rst_n => temp[9].ACLR
sys_rst_n => temp[10].ACLR
sys_rst_n => temp[11].ACLR
sys_rst_n => temp[12].ACLR
sys_rst_n => temp[13].ACLR
sys_rst_n => temp[14].ACLR
sys_rst_n => temp[15].ACLR
sys_rst_n => temp[16].ACLR
sys_rst_n => temp[17].ACLR
sys_rst_n => temp[18].ACLR
sys_rst_n => temp[19].ACLR
sys_rst_n => temp[20].ACLR
sys_rst_n => temp[21].ACLR
sys_rst_n => temp[22].ACLR
sys_rst_n => temp[23].ACLR
sys_rst_n => temp[24].ACLR
sys_rst_n => temp[25].ACLR
sys_rst_n => temp[26].ACLR
sys_rst_n => temp[27].ACLR
sys_rst_n => temp[28].ACLR
sys_rst_n => temp[29].ACLR
sys_rst_n => temp[30].ACLR
sys_rst_n => temp[31].ACLR
sys_rst_n => temp[32].ACLR
sys_rst_n => temp[33].ACLR
sys_rst_n => temp[34].ACLR
sys_rst_n => temp[35].ACLR
sys_rst_n => temp[36].ACLR
sys_rst_n => temp[37].ACLR
sys_rst_n => temp[38].ACLR
sys_rst_n => temp[39].ACLR
sys_rst_n => temp[40].ACLR
sys_rst_n => temp[41].ACLR
sys_rst_n => temp[42].ACLR
sys_rst_n => temp[43].ACLR
sys_rst_n => temp[44].ACLR
sys_rst_n => temp[45].ACLR
sys_rst_n => temp[46].ACLR
sys_rst_n => temp[47].ACLR
sys_rst_n => temp[48].ACLR
sys_rst_n => temp[49].ACLR
sys_rst_n => temp[50].ACLR
sys_rst_n => temp[51].ACLR
sys_rst_n => temp[52].ACLR
sys_rst_n => temp[53].ACLR
sys_rst_n => temp[54].ACLR
sys_rst_n => temp[55].ACLR
sys_rst_n => temp[56].ACLR
sys_rst_n => temp[57].ACLR
sys_rst_n => temp[58].ACLR
sys_rst_n => temp[59].ACLR
sys_rst_n => temp[60].ACLR
sys_rst_n => temp[61].ACLR
sys_rst_n => temp[62].ACLR
sys_rst_n => temp[63].ACLR
sys_rst_n => temp[64].ACLR
sys_rst_n => temp[65].ACLR
sys_rst_n => temp[66].ACLR
sys_rst_n => temp[67].ACLR
sys_rst_n => temp[68].ACLR
sys_rst_n => temp[69].ACLR
sys_rst_n => temp[70].ACLR
sys_rst_n => temp[71].ACLR
sys_rst_n => temp[72].ACLR
sys_rst_n => temp[73].ACLR
sys_rst_n => temp[74].ACLR
sys_rst_n => temp[75].ACLR
sys_rst_n => temp[76].ACLR
sys_rst_n => temp[77].ACLR
sys_rst_n => temp[78].ACLR
sys_rst_n => temp[79].ACLR
sys_rst_n => temp[80].ACLR
sys_rst_n => temp[81].ACLR
sys_rst_n => temp[82].ACLR
sys_rst_n => temp[83].ACLR
sys_rst_n => temp[84].ACLR
sys_rst_n => temp[85].ACLR
sys_rst_n => temp[86].ACLR
sys_rst_n => temp[87].ACLR
sys_rst_n => temp[88].ACLR
sys_rst_n => temp[89].ACLR
sys_rst_n => temp[90].ACLR
sys_rst_n => temp[91].ACLR
sys_rst_n => temp[92].ACLR
sys_rst_n => temp[93].ACLR
sys_rst_n => temp[94].ACLR
sys_rst_n => temp[95].ACLR
sys_rst_n => temp[96].ACLR
sys_rst_n => temp[97].ACLR
sys_rst_n => temp[98].ACLR
sys_rst_n => temp[99].ACLR
sys_rst_n => temp[100].ACLR
sys_rst_n => temp[101].ACLR
sys_rst_n => temp[102].ACLR
sys_rst_n => temp[103].ACLR
sys_rst_n => temp[104].ACLR
sys_rst_n => temp[105].ACLR
sys_rst_n => temp[106].ACLR
sys_rst_n => temp[107].ACLR
sys_rst_n => temp[108].ACLR
sys_rst_n => temp[109].ACLR
sys_rst_n => temp[110].ACLR
sys_rst_n => temp[111].ACLR
sys_rst_n => temp[112].ACLR
sys_rst_n => temp[113].ACLR
sys_rst_n => temp[114].ACLR
sys_rst_n => temp[115].ACLR
sys_rst_n => temp[116].ACLR
sys_rst_n => temp[117].ACLR
sys_rst_n => temp[118].ACLR
sys_rst_n => temp[119].ACLR
sys_rst_n => temp[120].ACLR
sys_rst_n => temp[121].ACLR
sys_rst_n => temp[122].ACLR
sys_rst_n => temp[123].ACLR
sys_rst_n => temp[124].ACLR
sys_rst_n => temp[125].ACLR
sys_rst_n => temp[126].ACLR
sys_rst_n => temp[127].ACLR
sys_rst_n => temp[128].ACLR
sys_rst_n => temp[129].ACLR
sys_rst_n => temp[130].ACLR
sys_rst_n => temp[131].ACLR
sys_rst_n => temp[132].ACLR
sys_rst_n => temp[133].ACLR
sys_rst_n => temp[134].ACLR
sys_rst_n => temp[135].ACLR
sys_rst_n => temp[136].ACLR
sys_rst_n => temp[137].ACLR
sys_rst_n => temp[138].ACLR
sys_rst_n => temp[139].ACLR
sys_rst_n => temp[140].ACLR
sys_rst_n => temp[141].ACLR
sys_rst_n => temp[142].ACLR
sys_rst_n => temp[143].ACLR
sys_rst_n => temp[144].ACLR
sys_rst_n => temp[145].ACLR
sys_rst_n => temp[146].ACLR
sys_rst_n => temp[147].ACLR
sys_rst_n => temp[148].ACLR
sys_rst_n => temp[149].ACLR
sys_rst_n => temp[150].ACLR
sys_rst_n => temp[151].ACLR
sys_rst_n => temp[152].ACLR
sys_rst_n => temp[153].ACLR
sys_rst_n => temp[154].ACLR
sys_rst_n => temp[155].ACLR
sys_rst_n => temp[156].ACLR
sys_rst_n => temp[157].ACLR
sys_rst_n => temp[158].ACLR
sys_rst_n => temp[159].ACLR
sys_rst_n => temp[160].ACLR
sys_rst_n => temp[161].ACLR
sys_rst_n => temp[162].ACLR
sys_rst_n => temp[163].ACLR
sys_rst_n => temp[164].ACLR
sys_rst_n => temp[165].ACLR
sys_rst_n => temp[166].ACLR
sys_rst_n => temp[167].ACLR
sys_rst_n => temp[168].ACLR
sys_rst_n => temp[169].ACLR
sys_rst_n => temp[170].ACLR
sys_rst_n => temp[171].ACLR
sys_rst_n => temp[172].ACLR
sys_rst_n => temp[173].ACLR
sys_rst_n => temp[174].ACLR
sys_rst_n => temp[175].ACLR
sys_rst_n => temp[176].ACLR
sys_rst_n => temp[177].ACLR
sys_rst_n => temp[178].ACLR
sys_rst_n => temp[179].ACLR
sys_rst_n => temp[180].ACLR
sys_rst_n => temp[181].ACLR
sys_rst_n => temp[182].ACLR
sys_rst_n => temp[183].ACLR
sys_rst_n => temp[184].ACLR
sys_rst_n => temp[185].ACLR
sys_rst_n => temp[186].ACLR
sys_rst_n => temp[187].ACLR
sys_rst_n => temp[188].ACLR
sys_rst_n => temp[189].ACLR
sys_rst_n => temp[190].ACLR
sys_rst_n => temp[191].ACLR
sys_rst_n => temp[192].ACLR
sys_rst_n => temp[193].ACLR
sys_rst_n => temp[194].ACLR
sys_rst_n => temp[195].ACLR
sys_rst_n => temp[196].ACLR
sys_rst_n => temp[197].ACLR
sys_rst_n => temp[198].ACLR
sys_rst_n => temp[199].ACLR
sys_rst_n => temp[200].ACLR
sys_rst_n => temp[201].ACLR
sys_rst_n => temp[202].ACLR
sys_rst_n => temp[203].ACLR
sys_rst_n => temp[204].ACLR
sys_rst_n => temp[205].ACLR
sys_rst_n => temp[206].ACLR
sys_rst_n => temp[207].ACLR
sys_rst_n => temp[208].ACLR
sys_rst_n => temp[209].ACLR
sys_rst_n => temp[210].ACLR
sys_rst_n => temp[211].ACLR
sys_rst_n => temp[212].ACLR
sys_rst_n => temp[213].ACLR
sys_rst_n => temp[214].ACLR
sys_rst_n => temp[215].ACLR
sys_rst_n => temp[216].ACLR
sys_rst_n => temp[217].ACLR
sys_rst_n => temp[218].ACLR
sys_rst_n => temp[219].ACLR
sys_rst_n => temp[220].ACLR
sys_rst_n => temp[221].ACLR
sys_rst_n => temp[222].ACLR
sys_rst_n => temp[223].ACLR
sys_rst_n => temp[224].ACLR
sys_rst_n => temp[225].ACLR
sys_rst_n => temp[226].ACLR
sys_rst_n => temp[227].ACLR
sys_rst_n => temp[228].ACLR
sys_rst_n => temp[229].ACLR
sys_rst_n => temp[230].ACLR
sys_rst_n => temp[231].ACLR
sys_rst_n => temp[232].ACLR
sys_rst_n => temp[233].ACLR
sys_rst_n => temp[234].ACLR
sys_rst_n => temp[235].ACLR
sys_rst_n => temp[236].ACLR
sys_rst_n => temp[237].ACLR
sys_rst_n => temp[238].ACLR
sys_rst_n => temp[239].ACLR
sys_rst_n => rom_addr[0]~reg0.ACLR
sys_rst_n => rom_addr[1]~reg0.ACLR
sys_rst_n => rom_addr[2]~reg0.ACLR
sys_rst_n => rom_addr[3]~reg0.ACLR
sys_rst_n => rom_addr[4]~reg0.ACLR
sys_rst_n => rom_addr[5]~reg0.ACLR
sys_rst_n => rom_addr[6]~reg0.ACLR
sys_rst_n => rom_addr[7]~reg0.ACLR
sys_rst_n => rom_addr[8]~reg0.ACLR
sys_rst_n => data[0].ACLR
sys_rst_n => data[1].ACLR
sys_rst_n => data[2].ACLR
sys_rst_n => data[3].ACLR
sys_rst_n => data[4].ACLR
sys_rst_n => data[5].ACLR
sys_rst_n => data[6].ACLR
sys_rst_n => data[7].ACLR
sys_rst_n => data[8].ACLR
sys_rst_n => the1_wr_done.ACLR
sys_rst_n => cnt_set_windows[0].ACLR
sys_rst_n => cnt_set_windows[1].ACLR
sys_rst_n => cnt_set_windows[2].ACLR
sys_rst_n => cnt_set_windows[3].ACLR
sys_rst_n => state1_finish_flag.ACLR
sys_rst_n => cnt_rom_prepare[0].ACLR
sys_rst_n => cnt_rom_prepare[1].ACLR
sys_rst_n => cnt_rom_prepare[2].ACLR
sys_rst_n => length_num_flag.ACLR
sys_rst_n => cnt_length_num[0].ACLR
sys_rst_n => cnt_length_num[1].ACLR
sys_rst_n => cnt_length_num[2].ACLR
sys_rst_n => cnt_length_num[3].ACLR
sys_rst_n => cnt_length_num[4].ACLR
sys_rst_n => cnt_length_num[5].ACLR
sys_rst_n => cnt_length_num[6].ACLR
sys_rst_n => cnt_length_num[7].ACLR
sys_rst_n => cnt_length_num[8].ACLR
sys_rst_n => cnt_wr_color_data[0].ACLR
sys_rst_n => cnt_wr_color_data[1].ACLR
sys_rst_n => cnt_wr_color_data[2].ACLR
sys_rst_n => cnt_wr_color_data[3].ACLR
sys_rst_n => cnt_wr_color_data[4].ACLR
sys_rst_n => cnt_wr_color_data[5].ACLR
sys_rst_n => cnt_wr_color_data[6].ACLR
sys_rst_n => cnt_wr_color_data[7].ACLR
sys_rst_n => cnt_wr_color_data[8].ACLR
sys_rst_n => cnt_wr_color_data[9].ACLR
sys_rst_n => state~5.DATAIN
wr_done => the1_wr_done.DATAIN
show_pic_flag => Selector1.IN3
show_pic_flag => Selector0.IN2
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[8] <= rom_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_q[0] => temp.DATAB
rom_q[1] => temp.DATAB
rom_q[2] => temp.DATAB
rom_q[3] => temp.DATAB
rom_q[4] => temp.DATAB
rom_q[5] => temp.DATAB
rom_q[6] => temp.DATAB
rom_q[7] => temp.DATAB
rom_q[8] => temp.DATAB
rom_q[9] => temp.DATAB
rom_q[10] => temp.DATAB
rom_q[11] => temp.DATAB
rom_q[12] => temp.DATAB
rom_q[13] => temp.DATAB
rom_q[14] => temp.DATAB
rom_q[15] => temp.DATAB
rom_q[16] => temp.DATAB
rom_q[17] => temp.DATAB
rom_q[18] => temp.DATAB
rom_q[19] => temp.DATAB
rom_q[20] => temp.DATAB
rom_q[21] => temp.DATAB
rom_q[22] => temp.DATAB
rom_q[23] => temp.DATAB
rom_q[24] => temp.DATAB
rom_q[25] => temp.DATAB
rom_q[26] => temp.DATAB
rom_q[27] => temp.DATAB
rom_q[28] => temp.DATAB
rom_q[29] => temp.DATAB
rom_q[30] => temp.DATAB
rom_q[31] => temp.DATAB
rom_q[32] => temp.DATAB
rom_q[33] => temp.DATAB
rom_q[34] => temp.DATAB
rom_q[35] => temp.DATAB
rom_q[36] => temp.DATAB
rom_q[37] => temp.DATAB
rom_q[38] => temp.DATAB
rom_q[39] => temp.DATAB
rom_q[40] => temp.DATAB
rom_q[41] => temp.DATAB
rom_q[42] => temp.DATAB
rom_q[43] => temp.DATAB
rom_q[44] => temp.DATAB
rom_q[45] => temp.DATAB
rom_q[46] => temp.DATAB
rom_q[47] => temp.DATAB
rom_q[48] => temp.DATAB
rom_q[49] => temp.DATAB
rom_q[50] => temp.DATAB
rom_q[51] => temp.DATAB
rom_q[52] => temp.DATAB
rom_q[53] => temp.DATAB
rom_q[54] => temp.DATAB
rom_q[55] => temp.DATAB
rom_q[56] => temp.DATAB
rom_q[57] => temp.DATAB
rom_q[58] => temp.DATAB
rom_q[59] => temp.DATAB
rom_q[60] => temp.DATAB
rom_q[61] => temp.DATAB
rom_q[62] => temp.DATAB
rom_q[63] => temp.DATAB
rom_q[64] => temp.DATAB
rom_q[65] => temp.DATAB
rom_q[66] => temp.DATAB
rom_q[67] => temp.DATAB
rom_q[68] => temp.DATAB
rom_q[69] => temp.DATAB
rom_q[70] => temp.DATAB
rom_q[71] => temp.DATAB
rom_q[72] => temp.DATAB
rom_q[73] => temp.DATAB
rom_q[74] => temp.DATAB
rom_q[75] => temp.DATAB
rom_q[76] => temp.DATAB
rom_q[77] => temp.DATAB
rom_q[78] => temp.DATAB
rom_q[79] => temp.DATAB
rom_q[80] => temp.DATAB
rom_q[81] => temp.DATAB
rom_q[82] => temp.DATAB
rom_q[83] => temp.DATAB
rom_q[84] => temp.DATAB
rom_q[85] => temp.DATAB
rom_q[86] => temp.DATAB
rom_q[87] => temp.DATAB
rom_q[88] => temp.DATAB
rom_q[89] => temp.DATAB
rom_q[90] => temp.DATAB
rom_q[91] => temp.DATAB
rom_q[92] => temp.DATAB
rom_q[93] => temp.DATAB
rom_q[94] => temp.DATAB
rom_q[95] => temp.DATAB
rom_q[96] => temp.DATAB
rom_q[97] => temp.DATAB
rom_q[98] => temp.DATAB
rom_q[99] => temp.DATAB
rom_q[100] => temp.DATAB
rom_q[101] => temp.DATAB
rom_q[102] => temp.DATAB
rom_q[103] => temp.DATAB
rom_q[104] => temp.DATAB
rom_q[105] => temp.DATAB
rom_q[106] => temp.DATAB
rom_q[107] => temp.DATAB
rom_q[108] => temp.DATAB
rom_q[109] => temp.DATAB
rom_q[110] => temp.DATAB
rom_q[111] => temp.DATAB
rom_q[112] => temp.DATAB
rom_q[113] => temp.DATAB
rom_q[114] => temp.DATAB
rom_q[115] => temp.DATAB
rom_q[116] => temp.DATAB
rom_q[117] => temp.DATAB
rom_q[118] => temp.DATAB
rom_q[119] => temp.DATAB
rom_q[120] => temp.DATAB
rom_q[121] => temp.DATAB
rom_q[122] => temp.DATAB
rom_q[123] => temp.DATAB
rom_q[124] => temp.DATAB
rom_q[125] => temp.DATAB
rom_q[126] => temp.DATAB
rom_q[127] => temp.DATAB
rom_q[128] => temp.DATAB
rom_q[129] => temp.DATAB
rom_q[130] => temp.DATAB
rom_q[131] => temp.DATAB
rom_q[132] => temp.DATAB
rom_q[133] => temp.DATAB
rom_q[134] => temp.DATAB
rom_q[135] => temp.DATAB
rom_q[136] => temp.DATAB
rom_q[137] => temp.DATAB
rom_q[138] => temp.DATAB
rom_q[139] => temp.DATAB
rom_q[140] => temp.DATAB
rom_q[141] => temp.DATAB
rom_q[142] => temp.DATAB
rom_q[143] => temp.DATAB
rom_q[144] => temp.DATAB
rom_q[145] => temp.DATAB
rom_q[146] => temp.DATAB
rom_q[147] => temp.DATAB
rom_q[148] => temp.DATAB
rom_q[149] => temp.DATAB
rom_q[150] => temp.DATAB
rom_q[151] => temp.DATAB
rom_q[152] => temp.DATAB
rom_q[153] => temp.DATAB
rom_q[154] => temp.DATAB
rom_q[155] => temp.DATAB
rom_q[156] => temp.DATAB
rom_q[157] => temp.DATAB
rom_q[158] => temp.DATAB
rom_q[159] => temp.DATAB
rom_q[160] => temp.DATAB
rom_q[161] => temp.DATAB
rom_q[162] => temp.DATAB
rom_q[163] => temp.DATAB
rom_q[164] => temp.DATAB
rom_q[165] => temp.DATAB
rom_q[166] => temp.DATAB
rom_q[167] => temp.DATAB
rom_q[168] => temp.DATAB
rom_q[169] => temp.DATAB
rom_q[170] => temp.DATAB
rom_q[171] => temp.DATAB
rom_q[172] => temp.DATAB
rom_q[173] => temp.DATAB
rom_q[174] => temp.DATAB
rom_q[175] => temp.DATAB
rom_q[176] => temp.DATAB
rom_q[177] => temp.DATAB
rom_q[178] => temp.DATAB
rom_q[179] => temp.DATAB
rom_q[180] => temp.DATAB
rom_q[181] => temp.DATAB
rom_q[182] => temp.DATAB
rom_q[183] => temp.DATAB
rom_q[184] => temp.DATAB
rom_q[185] => temp.DATAB
rom_q[186] => temp.DATAB
rom_q[187] => temp.DATAB
rom_q[188] => temp.DATAB
rom_q[189] => temp.DATAB
rom_q[190] => temp.DATAB
rom_q[191] => temp.DATAB
rom_q[192] => temp.DATAB
rom_q[193] => temp.DATAB
rom_q[194] => temp.DATAB
rom_q[195] => temp.DATAB
rom_q[196] => temp.DATAB
rom_q[197] => temp.DATAB
rom_q[198] => temp.DATAB
rom_q[199] => temp.DATAB
rom_q[200] => temp.DATAB
rom_q[201] => temp.DATAB
rom_q[202] => temp.DATAB
rom_q[203] => temp.DATAB
rom_q[204] => temp.DATAB
rom_q[205] => temp.DATAB
rom_q[206] => temp.DATAB
rom_q[207] => temp.DATAB
rom_q[208] => temp.DATAB
rom_q[209] => temp.DATAB
rom_q[210] => temp.DATAB
rom_q[211] => temp.DATAB
rom_q[212] => temp.DATAB
rom_q[213] => temp.DATAB
rom_q[214] => temp.DATAB
rom_q[215] => temp.DATAB
rom_q[216] => temp.DATAB
rom_q[217] => temp.DATAB
rom_q[218] => temp.DATAB
rom_q[219] => temp.DATAB
rom_q[220] => temp.DATAB
rom_q[221] => temp.DATAB
rom_q[222] => temp.DATAB
rom_q[223] => temp.DATAB
rom_q[224] => temp.DATAB
rom_q[225] => temp.DATAB
rom_q[226] => temp.DATAB
rom_q[227] => temp.DATAB
rom_q[228] => temp.DATAB
rom_q[229] => temp.DATAB
rom_q[230] => temp.DATAB
rom_q[231] => temp.DATAB
rom_q[232] => temp.DATAB
rom_q[233] => temp.DATAB
rom_q[234] => temp.DATAB
rom_q[235] => temp.DATAB
rom_q[236] => temp.DATAB
rom_q[237] => temp.DATAB
rom_q[238] => temp.DATAB
rom_q[239] => temp.DATAB
show_pic_data[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
show_pic_data[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
show_pic_done <= show_pic_done.DB_MAX_OUTPUT_PORT_TYPE
en_write_show_pic <= en_write_show_pic.DB_MAX_OUTPUT_PORT_TYPE


|main|picture_display:picture_display_inst|pic_ram:pic_ram_u0
address[0] => Decoder0.IN8
address[1] => Decoder0.IN7
address[2] => Decoder0.IN6
address[3] => Decoder0.IN5
address[4] => Decoder0.IN4
address[5] => Decoder0.IN3
address[6] => Decoder0.IN2
address[7] => Decoder0.IN1
address[8] => Decoder0.IN0
q[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= WideOr207.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= WideOr206.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= WideOr205.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= WideOr204.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= WideOr203.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= WideOr202.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= WideOr201.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= WideOr200.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= WideOr199.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= WideOr198.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= WideOr197.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= WideOr196.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= WideOr195.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= WideOr194.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= WideOr193.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= WideOr193.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= WideOr192.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= WideOr191.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= WideOr190.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= WideOr189.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= WideOr188.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= WideOr187.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= WideOr186.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= WideOr185.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= WideOr184.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= WideOr183.DB_MAX_OUTPUT_PORT_TYPE
q[32] <= WideOr182.DB_MAX_OUTPUT_PORT_TYPE
q[33] <= WideOr181.DB_MAX_OUTPUT_PORT_TYPE
q[34] <= WideOr180.DB_MAX_OUTPUT_PORT_TYPE
q[35] <= WideOr179.DB_MAX_OUTPUT_PORT_TYPE
q[36] <= WideOr178.DB_MAX_OUTPUT_PORT_TYPE
q[37] <= WideOr177.DB_MAX_OUTPUT_PORT_TYPE
q[38] <= WideOr176.DB_MAX_OUTPUT_PORT_TYPE
q[39] <= WideOr175.DB_MAX_OUTPUT_PORT_TYPE
q[40] <= WideOr174.DB_MAX_OUTPUT_PORT_TYPE
q[41] <= WideOr173.DB_MAX_OUTPUT_PORT_TYPE
q[42] <= WideOr172.DB_MAX_OUTPUT_PORT_TYPE
q[43] <= WideOr171.DB_MAX_OUTPUT_PORT_TYPE
q[44] <= WideOr170.DB_MAX_OUTPUT_PORT_TYPE
q[45] <= WideOr169.DB_MAX_OUTPUT_PORT_TYPE
q[46] <= WideOr168.DB_MAX_OUTPUT_PORT_TYPE
q[47] <= WideOr167.DB_MAX_OUTPUT_PORT_TYPE
q[48] <= WideOr166.DB_MAX_OUTPUT_PORT_TYPE
q[49] <= WideOr165.DB_MAX_OUTPUT_PORT_TYPE
q[50] <= WideOr164.DB_MAX_OUTPUT_PORT_TYPE
q[51] <= WideOr163.DB_MAX_OUTPUT_PORT_TYPE
q[52] <= WideOr162.DB_MAX_OUTPUT_PORT_TYPE
q[53] <= WideOr161.DB_MAX_OUTPUT_PORT_TYPE
q[54] <= WideOr160.DB_MAX_OUTPUT_PORT_TYPE
q[55] <= WideOr159.DB_MAX_OUTPUT_PORT_TYPE
q[56] <= WideOr158.DB_MAX_OUTPUT_PORT_TYPE
q[57] <= WideOr157.DB_MAX_OUTPUT_PORT_TYPE
q[58] <= WideOr156.DB_MAX_OUTPUT_PORT_TYPE
q[59] <= WideOr155.DB_MAX_OUTPUT_PORT_TYPE
q[60] <= WideOr154.DB_MAX_OUTPUT_PORT_TYPE
q[61] <= WideOr153.DB_MAX_OUTPUT_PORT_TYPE
q[62] <= WideOr152.DB_MAX_OUTPUT_PORT_TYPE
q[63] <= WideOr151.DB_MAX_OUTPUT_PORT_TYPE
q[64] <= WideOr150.DB_MAX_OUTPUT_PORT_TYPE
q[65] <= WideOr149.DB_MAX_OUTPUT_PORT_TYPE
q[66] <= WideOr148.DB_MAX_OUTPUT_PORT_TYPE
q[67] <= WideOr147.DB_MAX_OUTPUT_PORT_TYPE
q[68] <= WideOr146.DB_MAX_OUTPUT_PORT_TYPE
q[69] <= WideOr145.DB_MAX_OUTPUT_PORT_TYPE
q[70] <= WideOr144.DB_MAX_OUTPUT_PORT_TYPE
q[71] <= WideOr143.DB_MAX_OUTPUT_PORT_TYPE
q[72] <= WideOr142.DB_MAX_OUTPUT_PORT_TYPE
q[73] <= WideOr141.DB_MAX_OUTPUT_PORT_TYPE
q[74] <= WideOr140.DB_MAX_OUTPUT_PORT_TYPE
q[75] <= WideOr139.DB_MAX_OUTPUT_PORT_TYPE
q[76] <= WideOr138.DB_MAX_OUTPUT_PORT_TYPE
q[77] <= WideOr137.DB_MAX_OUTPUT_PORT_TYPE
q[78] <= WideOr136.DB_MAX_OUTPUT_PORT_TYPE
q[79] <= WideOr135.DB_MAX_OUTPUT_PORT_TYPE
q[80] <= WideOr134.DB_MAX_OUTPUT_PORT_TYPE
q[81] <= WideOr133.DB_MAX_OUTPUT_PORT_TYPE
q[82] <= WideOr132.DB_MAX_OUTPUT_PORT_TYPE
q[83] <= WideOr131.DB_MAX_OUTPUT_PORT_TYPE
q[84] <= WideOr130.DB_MAX_OUTPUT_PORT_TYPE
q[85] <= WideOr129.DB_MAX_OUTPUT_PORT_TYPE
q[86] <= WideOr128.DB_MAX_OUTPUT_PORT_TYPE
q[87] <= WideOr127.DB_MAX_OUTPUT_PORT_TYPE
q[88] <= WideOr126.DB_MAX_OUTPUT_PORT_TYPE
q[89] <= WideOr125.DB_MAX_OUTPUT_PORT_TYPE
q[90] <= WideOr124.DB_MAX_OUTPUT_PORT_TYPE
q[91] <= WideOr123.DB_MAX_OUTPUT_PORT_TYPE
q[92] <= WideOr122.DB_MAX_OUTPUT_PORT_TYPE
q[93] <= WideOr121.DB_MAX_OUTPUT_PORT_TYPE
q[94] <= WideOr120.DB_MAX_OUTPUT_PORT_TYPE
q[95] <= WideOr119.DB_MAX_OUTPUT_PORT_TYPE
q[96] <= WideOr118.DB_MAX_OUTPUT_PORT_TYPE
q[97] <= WideOr117.DB_MAX_OUTPUT_PORT_TYPE
q[98] <= WideOr116.DB_MAX_OUTPUT_PORT_TYPE
q[99] <= WideOr115.DB_MAX_OUTPUT_PORT_TYPE
q[100] <= WideOr114.DB_MAX_OUTPUT_PORT_TYPE
q[101] <= WideOr113.DB_MAX_OUTPUT_PORT_TYPE
q[102] <= WideOr112.DB_MAX_OUTPUT_PORT_TYPE
q[103] <= WideOr111.DB_MAX_OUTPUT_PORT_TYPE
q[104] <= WideOr110.DB_MAX_OUTPUT_PORT_TYPE
q[105] <= WideOr109.DB_MAX_OUTPUT_PORT_TYPE
q[106] <= WideOr108.DB_MAX_OUTPUT_PORT_TYPE
q[107] <= WideOr107.DB_MAX_OUTPUT_PORT_TYPE
q[108] <= WideOr106.DB_MAX_OUTPUT_PORT_TYPE
q[109] <= WideOr105.DB_MAX_OUTPUT_PORT_TYPE
q[110] <= WideOr104.DB_MAX_OUTPUT_PORT_TYPE
q[111] <= WideOr103.DB_MAX_OUTPUT_PORT_TYPE
q[112] <= WideOr102.DB_MAX_OUTPUT_PORT_TYPE
q[113] <= WideOr101.DB_MAX_OUTPUT_PORT_TYPE
q[114] <= WideOr100.DB_MAX_OUTPUT_PORT_TYPE
q[115] <= WideOr99.DB_MAX_OUTPUT_PORT_TYPE
q[116] <= WideOr98.DB_MAX_OUTPUT_PORT_TYPE
q[117] <= WideOr97.DB_MAX_OUTPUT_PORT_TYPE
q[118] <= WideOr96.DB_MAX_OUTPUT_PORT_TYPE
q[119] <= WideOr95.DB_MAX_OUTPUT_PORT_TYPE
q[120] <= WideOr94.DB_MAX_OUTPUT_PORT_TYPE
q[121] <= WideOr93.DB_MAX_OUTPUT_PORT_TYPE
q[122] <= WideOr92.DB_MAX_OUTPUT_PORT_TYPE
q[123] <= WideOr91.DB_MAX_OUTPUT_PORT_TYPE
q[124] <= WideOr90.DB_MAX_OUTPUT_PORT_TYPE
q[125] <= WideOr89.DB_MAX_OUTPUT_PORT_TYPE
q[126] <= WideOr88.DB_MAX_OUTPUT_PORT_TYPE
q[127] <= WideOr87.DB_MAX_OUTPUT_PORT_TYPE
q[128] <= WideOr86.DB_MAX_OUTPUT_PORT_TYPE
q[129] <= WideOr85.DB_MAX_OUTPUT_PORT_TYPE
q[130] <= WideOr84.DB_MAX_OUTPUT_PORT_TYPE
q[131] <= WideOr83.DB_MAX_OUTPUT_PORT_TYPE
q[132] <= WideOr82.DB_MAX_OUTPUT_PORT_TYPE
q[133] <= WideOr81.DB_MAX_OUTPUT_PORT_TYPE
q[134] <= WideOr80.DB_MAX_OUTPUT_PORT_TYPE
q[135] <= WideOr79.DB_MAX_OUTPUT_PORT_TYPE
q[136] <= WideOr78.DB_MAX_OUTPUT_PORT_TYPE
q[137] <= WideOr77.DB_MAX_OUTPUT_PORT_TYPE
q[138] <= WideOr76.DB_MAX_OUTPUT_PORT_TYPE
q[139] <= WideOr75.DB_MAX_OUTPUT_PORT_TYPE
q[140] <= WideOr74.DB_MAX_OUTPUT_PORT_TYPE
q[141] <= WideOr73.DB_MAX_OUTPUT_PORT_TYPE
q[142] <= WideOr72.DB_MAX_OUTPUT_PORT_TYPE
q[143] <= WideOr71.DB_MAX_OUTPUT_PORT_TYPE
q[144] <= WideOr70.DB_MAX_OUTPUT_PORT_TYPE
q[145] <= WideOr69.DB_MAX_OUTPUT_PORT_TYPE
q[146] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
q[147] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
q[148] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
q[149] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
q[150] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
q[151] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
q[152] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
q[153] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
q[154] <= WideOr60.DB_MAX_OUTPUT_PORT_TYPE
q[155] <= WideOr59.DB_MAX_OUTPUT_PORT_TYPE
q[156] <= WideOr58.DB_MAX_OUTPUT_PORT_TYPE
q[157] <= WideOr57.DB_MAX_OUTPUT_PORT_TYPE
q[158] <= WideOr56.DB_MAX_OUTPUT_PORT_TYPE
q[159] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
q[160] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
q[161] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
q[162] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
q[163] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
q[164] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
q[165] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE
q[166] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
q[167] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
q[168] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
q[169] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
q[170] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
q[171] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
q[172] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
q[173] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
q[174] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
q[175] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
q[176] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
q[177] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
q[178] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
q[179] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
q[180] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
q[181] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
q[182] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
q[183] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
q[184] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
q[185] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
q[186] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
q[187] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
q[188] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
q[189] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
q[190] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
q[191] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
q[192] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
q[193] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
q[194] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
q[195] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
q[196] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
q[197] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
q[198] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
q[199] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
q[200] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
q[201] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
q[202] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
q[203] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
q[204] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
q[205] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
q[206] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
q[207] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
q[208] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
q[209] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
q[210] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
q[211] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
q[212] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
q[213] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
q[214] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
q[215] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
q[216] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
q[217] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[218] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[219] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[220] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[221] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[222] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[223] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[224] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[225] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[226] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[227] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[228] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[229] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[230] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[231] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[232] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[233] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[234] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[235] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[236] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[237] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[238] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[239] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|main|iic_part:iic_part
clk => clk.IN1
clk_400k => clk_400k.IN1
reset => reset.IN3
trans_en <= iic:iic.trans_en
scl <= iic:iic.i2c_scl
sda <> iic:iic.i2c_sda
rck <= display:display.rck
sck <= display:display.sck
din <= display:display.din
temp1[0] <= bcd:bcd.t_data
temp1[1] <= bcd:bcd.t_data
temp1[2] <= bcd:bcd.t_data
temp1[3] <= bcd:bcd.t_data
temp1[4] <= bcd:bcd.t_data
temp1[5] <= bcd:bcd.t_data
temp1[6] <= bcd:bcd.t_data
temp1[7] <= bcd:bcd.t_data
temp1[8] <= bcd:bcd.t_data
temp1[9] <= bcd:bcd.t_data
temp1[10] <= bcd:bcd.t_data
temp1[11] <= bcd:bcd.t_data
temp1[12] <= bcd:bcd.t_data
temp1[13] <= bcd:bcd.t_data
temp1[14] <= bcd:bcd.t_data
temp1[15] <= bcd:bcd.t_data
final_h[0] <= bcd:bcd.h_data
final_h[1] <= bcd:bcd.h_data
final_h[2] <= bcd:bcd.h_data
final_h[3] <= bcd:bcd.h_data
final_h[4] <= bcd:bcd.h_data
final_h[5] <= bcd:bcd.h_data
final_h[6] <= bcd:bcd.h_data
final_h[7] <= bcd:bcd.h_data
final_h[8] <= bcd:bcd.h_data
final_h[9] <= bcd:bcd.h_data
final_h[10] <= bcd:bcd.h_data
final_h[11] <= bcd:bcd.h_data
final_h[12] <= bcd:bcd.h_data
final_h[13] <= bcd:bcd.h_data
final_h[14] <= bcd:bcd.h_data
final_h[15] <= bcd:bcd.h_data


|main|iic_part:iic_part|iic:iic
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => tmdata_h[0].CLK
clk => tmdata_h[1].CLK
clk => tmdata_h[2].CLK
clk => tmdata_h[3].CLK
clk => tmdata_h[4].CLK
clk => tmdata_h[5].CLK
clk => tmdata_h[6].CLK
clk => tmdata_h[7].CLK
clk => tmdata_l[0].CLK
clk => tmdata_l[1].CLK
clk => tmdata_l[2].CLK
clk => tmdata_l[3].CLK
clk => tmdata_l[4].CLK
clk => tmdata_l[5].CLK
clk => tmdata_l[6].CLK
clk => tmdata_l[7].CLK
clk => hmdata_h[0].CLK
clk => hmdata_h[1].CLK
clk => hmdata_h[2].CLK
clk => hmdata_h[3].CLK
clk => hmdata_h[4].CLK
clk => hmdata_h[5].CLK
clk => hmdata_h[6].CLK
clk => hmdata_h[7].CLK
clk => hmdata_l[0].CLK
clk => hmdata_l[1].CLK
clk => hmdata_l[2].CLK
clk => hmdata_l[3].CLK
clk => hmdata_l[4].CLK
clk => hmdata_l[5].CLK
clk => hmdata_l[6].CLK
clk => hmdata_l[7].CLK
clk => H_code[0]~reg0.CLK
clk => H_code[1]~reg0.CLK
clk => H_code[2]~reg0.CLK
clk => H_code[3]~reg0.CLK
clk => H_code[4]~reg0.CLK
clk => H_code[5]~reg0.CLK
clk => H_code[6]~reg0.CLK
clk => H_code[7]~reg0.CLK
clk => H_code[8]~reg0.CLK
clk => H_code[9]~reg0.CLK
clk => H_code[10]~reg0.CLK
clk => H_code[11]~reg0.CLK
clk => H_code[12]~reg0.CLK
clk => H_code[13]~reg0.CLK
clk => H_code[14]~reg0.CLK
clk => H_code[15]~reg0.CLK
clk => T_code[0]~reg0.CLK
clk => T_code[1]~reg0.CLK
clk => T_code[2]~reg0.CLK
clk => T_code[3]~reg0.CLK
clk => T_code[4]~reg0.CLK
clk => T_code[5]~reg0.CLK
clk => T_code[6]~reg0.CLK
clk => T_code[7]~reg0.CLK
clk => T_code[8]~reg0.CLK
clk => T_code[9]~reg0.CLK
clk => T_code[10]~reg0.CLK
clk => T_code[11]~reg0.CLK
clk => T_code[12]~reg0.CLK
clk => T_code[13]~reg0.CLK
clk => T_code[14]~reg0.CLK
clk => T_code[15]~reg0.CLK
clk => data_wr[0].CLK
clk => data_wr[1].CLK
clk => data_wr[2].CLK
clk => data_wr[3].CLK
clk => data_wr[4].CLK
clk => data_wr[5].CLK
clk => data_wr[6].CLK
clk => data_wr[7].CLK
clk => trans_en~reg0.CLK
clk => reg_addr[0].CLK
clk => reg_addr[1].CLK
clk => reg_addr[2].CLK
clk => reg_addr[3].CLK
clk => reg_addr[4].CLK
clk => reg_addr[5].CLK
clk => reg_addr[6].CLK
clk => reg_addr[7].CLK
clk => reg_addr[8].CLK
clk => reg_addr[9].CLK
clk => reg_addr[10].CLK
clk => reg_addr[11].CLK
clk => reg_addr[12].CLK
clk => reg_addr[13].CLK
clk => reg_addr[14].CLK
clk => reg_addr[15].CLK
clk => dev_addr[0].CLK
clk => dev_addr[1].CLK
clk => dev_addr[2].CLK
clk => dev_addr[3].CLK
clk => dev_addr[4].CLK
clk => dev_addr[5].CLK
clk => dev_addr[6].CLK
clk => num_delay[0].CLK
clk => num_delay[1].CLK
clk => num_delay[2].CLK
clk => num_delay[3].CLK
clk => num_delay[4].CLK
clk => num_delay[5].CLK
clk => num_delay[6].CLK
clk => num_delay[7].CLK
clk => num_delay[8].CLK
clk => num_delay[9].CLK
clk => num_delay[10].CLK
clk => num_delay[11].CLK
clk => num_delay[12].CLK
clk => num_delay[13].CLK
clk => num_delay[14].CLK
clk => num_delay[15].CLK
clk => num_delay[16].CLK
clk => num_delay[17].CLK
clk => num_delay[18].CLK
clk => num_delay[19].CLK
clk => num_delay[20].CLK
clk => num_delay[21].CLK
clk => num_delay[22].CLK
clk => num_delay[23].CLK
clk => cnt_delay[0].CLK
clk => cnt_delay[1].CLK
clk => cnt_delay[2].CLK
clk => cnt_delay[3].CLK
clk => cnt_delay[4].CLK
clk => cnt_delay[5].CLK
clk => cnt_delay[6].CLK
clk => cnt_delay[7].CLK
clk => cnt_delay[8].CLK
clk => cnt_delay[9].CLK
clk => cnt_delay[10].CLK
clk => cnt_delay[11].CLK
clk => cnt_delay[12].CLK
clk => cnt_delay[13].CLK
clk => cnt_delay[14].CLK
clk => cnt_delay[15].CLK
clk => cnt_delay[16].CLK
clk => cnt_delay[17].CLK
clk => cnt_delay[18].CLK
clk => cnt_delay[19].CLK
clk => cnt_delay[20].CLK
clk => cnt_delay[21].CLK
clk => cnt_delay[22].CLK
clk => cnt_delay[23].CLK
clk => cnt_stop[0].CLK
clk => cnt_stop[1].CLK
clk => cnt_stop[2].CLK
clk => cnt_stop[3].CLK
clk => cnt_read[0].CLK
clk => cnt_read[1].CLK
clk => cnt_read[2].CLK
clk => cnt_read[3].CLK
clk => cnt_write[0].CLK
clk => cnt_write[1].CLK
clk => cnt_write[2].CLK
clk => cnt_write[3].CLK
clk => cnt_start[0].CLK
clk => cnt_start[1].CLK
clk => cnt_start[2].CLK
clk => cnt_start[3].CLK
clk => cnt_mode2[0].CLK
clk => cnt_mode2[1].CLK
clk => cnt_mode2[2].CLK
clk => cnt_mode2[3].CLK
clk => cnt_main[0].CLK
clk => cnt_main[1].CLK
clk => cnt_main[2].CLK
clk => cnt_main[3].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => ack_flag.CLK
clk => ack.CLK
clk => sda.CLK
clk => sda~en.CLK
clk => scl.CLK
clk => state_back~1.DATAIN
clk => state~5.DATAIN
clk => cnt_mode1~1.DATAIN
rst_n => num_delay[0].ACLR
rst_n => num_delay[1].ACLR
rst_n => num_delay[2].ACLR
rst_n => num_delay[3].ACLR
rst_n => num_delay[4].ACLR
rst_n => num_delay[5].ACLR
rst_n => num_delay[6].ACLR
rst_n => num_delay[7].PRESET
rst_n => num_delay[8].PRESET
rst_n => num_delay[9].PRESET
rst_n => num_delay[10].ACLR
rst_n => num_delay[11].PRESET
rst_n => num_delay[12].PRESET
rst_n => num_delay[13].PRESET
rst_n => num_delay[14].ACLR
rst_n => num_delay[15].PRESET
rst_n => num_delay[16].ACLR
rst_n => num_delay[17].ACLR
rst_n => num_delay[18].ACLR
rst_n => num_delay[19].ACLR
rst_n => num_delay[20].ACLR
rst_n => num_delay[21].ACLR
rst_n => num_delay[22].ACLR
rst_n => num_delay[23].ACLR
rst_n => cnt_delay[0].ACLR
rst_n => cnt_delay[1].ACLR
rst_n => cnt_delay[2].ACLR
rst_n => cnt_delay[3].ACLR
rst_n => cnt_delay[4].ACLR
rst_n => cnt_delay[5].ACLR
rst_n => cnt_delay[6].ACLR
rst_n => cnt_delay[7].ACLR
rst_n => cnt_delay[8].ACLR
rst_n => cnt_delay[9].ACLR
rst_n => cnt_delay[10].ACLR
rst_n => cnt_delay[11].ACLR
rst_n => cnt_delay[12].ACLR
rst_n => cnt_delay[13].ACLR
rst_n => cnt_delay[14].ACLR
rst_n => cnt_delay[15].ACLR
rst_n => cnt_delay[16].ACLR
rst_n => cnt_delay[17].ACLR
rst_n => cnt_delay[18].ACLR
rst_n => cnt_delay[19].ACLR
rst_n => cnt_delay[20].ACLR
rst_n => cnt_delay[21].ACLR
rst_n => cnt_delay[22].ACLR
rst_n => cnt_delay[23].ACLR
rst_n => cnt_stop[0].ACLR
rst_n => cnt_stop[1].ACLR
rst_n => cnt_stop[2].ACLR
rst_n => cnt_stop[3].ACLR
rst_n => cnt_read[0].ACLR
rst_n => cnt_read[1].ACLR
rst_n => cnt_read[2].ACLR
rst_n => cnt_read[3].ACLR
rst_n => cnt_write[0].ACLR
rst_n => cnt_write[1].ACLR
rst_n => cnt_write[2].ACLR
rst_n => cnt_write[3].ACLR
rst_n => cnt_start[0].ACLR
rst_n => cnt_start[1].ACLR
rst_n => cnt_start[2].ACLR
rst_n => cnt_start[3].ACLR
rst_n => cnt_mode2[0].ACLR
rst_n => cnt_mode2[1].ACLR
rst_n => cnt_mode2[2].ACLR
rst_n => cnt_mode2[3].ACLR
rst_n => cnt_main[0].ACLR
rst_n => cnt_main[1].ACLR
rst_n => cnt_main[2].ACLR
rst_n => cnt_main[3].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => ack_flag.ACLR
rst_n => ack.ACLR
rst_n => sda.PRESET
rst_n => scl.PRESET
rst_n => state_back~3.DATAIN
rst_n => state~7.DATAIN
rst_n => cnt_mode1~3.DATAIN
rst_n => sda~en.PRESET
rst_n => dev_addr[6].ENA
rst_n => dev_addr[5].ENA
rst_n => dev_addr[4].ENA
rst_n => dev_addr[3].ENA
rst_n => dev_addr[2].ENA
rst_n => dev_addr[1].ENA
rst_n => dev_addr[0].ENA
rst_n => reg_addr[15].ENA
rst_n => reg_addr[14].ENA
rst_n => reg_addr[13].ENA
rst_n => reg_addr[12].ENA
rst_n => reg_addr[11].ENA
rst_n => reg_addr[10].ENA
rst_n => reg_addr[9].ENA
rst_n => reg_addr[8].ENA
rst_n => reg_addr[7].ENA
rst_n => reg_addr[6].ENA
rst_n => reg_addr[5].ENA
rst_n => reg_addr[4].ENA
rst_n => reg_addr[3].ENA
rst_n => reg_addr[2].ENA
rst_n => reg_addr[1].ENA
rst_n => reg_addr[0].ENA
rst_n => trans_en~reg0.ENA
rst_n => data_wr[7].ENA
rst_n => data_wr[6].ENA
rst_n => data_wr[5].ENA
rst_n => data_wr[4].ENA
rst_n => data_wr[3].ENA
rst_n => data_wr[2].ENA
rst_n => data_wr[1].ENA
rst_n => data_wr[0].ENA
rst_n => T_code[15]~reg0.ENA
rst_n => T_code[14]~reg0.ENA
rst_n => T_code[13]~reg0.ENA
rst_n => T_code[12]~reg0.ENA
rst_n => T_code[11]~reg0.ENA
rst_n => T_code[10]~reg0.ENA
rst_n => T_code[9]~reg0.ENA
rst_n => T_code[8]~reg0.ENA
rst_n => T_code[7]~reg0.ENA
rst_n => T_code[6]~reg0.ENA
rst_n => T_code[5]~reg0.ENA
rst_n => T_code[4]~reg0.ENA
rst_n => T_code[3]~reg0.ENA
rst_n => T_code[2]~reg0.ENA
rst_n => T_code[1]~reg0.ENA
rst_n => T_code[0]~reg0.ENA
rst_n => H_code[15]~reg0.ENA
rst_n => H_code[14]~reg0.ENA
rst_n => H_code[13]~reg0.ENA
rst_n => H_code[12]~reg0.ENA
rst_n => H_code[11]~reg0.ENA
rst_n => H_code[10]~reg0.ENA
rst_n => H_code[9]~reg0.ENA
rst_n => H_code[8]~reg0.ENA
rst_n => H_code[7]~reg0.ENA
rst_n => H_code[6]~reg0.ENA
rst_n => H_code[5]~reg0.ENA
rst_n => H_code[4]~reg0.ENA
rst_n => H_code[3]~reg0.ENA
rst_n => H_code[2]~reg0.ENA
rst_n => H_code[1]~reg0.ENA
rst_n => H_code[0]~reg0.ENA
rst_n => hmdata_l[7].ENA
rst_n => hmdata_l[6].ENA
rst_n => hmdata_l[5].ENA
rst_n => hmdata_l[4].ENA
rst_n => hmdata_l[3].ENA
rst_n => hmdata_l[2].ENA
rst_n => hmdata_l[1].ENA
rst_n => hmdata_l[0].ENA
rst_n => hmdata_h[7].ENA
rst_n => hmdata_h[6].ENA
rst_n => hmdata_h[5].ENA
rst_n => hmdata_h[4].ENA
rst_n => hmdata_h[3].ENA
rst_n => hmdata_h[2].ENA
rst_n => hmdata_h[1].ENA
rst_n => data_r[0].ENA
rst_n => hmdata_h[0].ENA
rst_n => tmdata_l[7].ENA
rst_n => tmdata_l[6].ENA
rst_n => tmdata_l[5].ENA
rst_n => tmdata_l[4].ENA
rst_n => tmdata_l[3].ENA
rst_n => tmdata_l[2].ENA
rst_n => tmdata_l[1].ENA
rst_n => tmdata_l[0].ENA
rst_n => tmdata_h[7].ENA
rst_n => tmdata_h[6].ENA
rst_n => tmdata_h[5].ENA
rst_n => tmdata_h[4].ENA
rst_n => tmdata_h[3].ENA
rst_n => tmdata_h[2].ENA
rst_n => tmdata_h[1].ENA
rst_n => tmdata_h[0].ENA
rst_n => data_r[7].ENA
rst_n => data_r[6].ENA
rst_n => data_r[5].ENA
rst_n => data_r[4].ENA
rst_n => data_r[3].ENA
rst_n => data_r[2].ENA
rst_n => data_r[1].ENA
i2c_scl <= scl.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda
trans_en <= trans_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[0] <= T_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[1] <= T_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[2] <= T_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[3] <= T_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[4] <= T_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[5] <= T_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[6] <= T_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[7] <= T_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[8] <= T_code[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[9] <= T_code[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[10] <= T_code[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[11] <= T_code[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[12] <= T_code[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[13] <= T_code[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[14] <= T_code[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_code[15] <= T_code[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[0] <= H_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[1] <= H_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[2] <= H_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[3] <= H_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[4] <= H_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[5] <= H_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[6] <= H_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[7] <= H_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[8] <= H_code[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[9] <= H_code[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[10] <= H_code[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[11] <= H_code[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[12] <= H_code[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[13] <= H_code[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[14] <= H_code[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_code[15] <= H_code[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|iic_part:iic_part|bcd:bcd
rst_n => rst_n.IN2
T_code[0] => Mult0.IN30
T_code[1] => Mult0.IN29
T_code[2] => Mult0.IN28
T_code[3] => Mult0.IN27
T_code[4] => Mult0.IN26
T_code[5] => Mult0.IN25
T_code[6] => Mult0.IN24
T_code[7] => Mult0.IN23
T_code[8] => Mult0.IN22
T_code[9] => Mult0.IN21
T_code[10] => Mult0.IN20
T_code[11] => Mult0.IN19
T_code[12] => Mult0.IN18
T_code[13] => Mult0.IN17
T_code[14] => Mult0.IN16
T_code[15] => Mult0.IN15
H_code[0] => Mult1.IN25
H_code[1] => Mult1.IN24
H_code[2] => Mult1.IN23
H_code[3] => Mult1.IN22
H_code[4] => Mult1.IN21
H_code[5] => Mult1.IN20
H_code[6] => Mult1.IN19
H_code[7] => Mult1.IN18
H_code[8] => Mult1.IN17
H_code[9] => Mult1.IN16
H_code[10] => Mult1.IN15
H_code[11] => Mult1.IN14
H_code[12] => Mult1.IN13
H_code[13] => Mult1.IN12
H_code[14] => Mult1.IN11
H_code[15] => Mult1.IN10
t_data[0] <= T_data_bin[0].DB_MAX_OUTPUT_PORT_TYPE
t_data[1] <= T_data_bin[1].DB_MAX_OUTPUT_PORT_TYPE
t_data[2] <= T_data_bin[2].DB_MAX_OUTPUT_PORT_TYPE
t_data[3] <= T_data_bin[3].DB_MAX_OUTPUT_PORT_TYPE
t_data[4] <= T_data_bin[4].DB_MAX_OUTPUT_PORT_TYPE
t_data[5] <= T_data_bin[5].DB_MAX_OUTPUT_PORT_TYPE
t_data[6] <= T_data_bin[6].DB_MAX_OUTPUT_PORT_TYPE
t_data[7] <= T_data_bin[7].DB_MAX_OUTPUT_PORT_TYPE
t_data[8] <= T_data_bin[8].DB_MAX_OUTPUT_PORT_TYPE
t_data[9] <= T_data_bin[9].DB_MAX_OUTPUT_PORT_TYPE
t_data[10] <= T_data_bin[10].DB_MAX_OUTPUT_PORT_TYPE
t_data[11] <= T_data_bin[11].DB_MAX_OUTPUT_PORT_TYPE
t_data[12] <= T_data_bin[12].DB_MAX_OUTPUT_PORT_TYPE
t_data[13] <= T_data_bin[13].DB_MAX_OUTPUT_PORT_TYPE
t_data[14] <= T_data_bin[14].DB_MAX_OUTPUT_PORT_TYPE
t_data[15] <= T_data_bin[15].DB_MAX_OUTPUT_PORT_TYPE
h_data[0] <= H_data_bin[0].DB_MAX_OUTPUT_PORT_TYPE
h_data[1] <= H_data_bin[1].DB_MAX_OUTPUT_PORT_TYPE
h_data[2] <= H_data_bin[2].DB_MAX_OUTPUT_PORT_TYPE
h_data[3] <= H_data_bin[3].DB_MAX_OUTPUT_PORT_TYPE
h_data[4] <= H_data_bin[4].DB_MAX_OUTPUT_PORT_TYPE
h_data[5] <= H_data_bin[5].DB_MAX_OUTPUT_PORT_TYPE
h_data[6] <= H_data_bin[6].DB_MAX_OUTPUT_PORT_TYPE
h_data[7] <= H_data_bin[7].DB_MAX_OUTPUT_PORT_TYPE
h_data[8] <= H_data_bin[8].DB_MAX_OUTPUT_PORT_TYPE
h_data[9] <= H_data_bin[9].DB_MAX_OUTPUT_PORT_TYPE
h_data[10] <= H_data_bin[10].DB_MAX_OUTPUT_PORT_TYPE
h_data[11] <= H_data_bin[11].DB_MAX_OUTPUT_PORT_TYPE
h_data[12] <= H_data_bin[12].DB_MAX_OUTPUT_PORT_TYPE
h_data[13] <= H_data_bin[13].DB_MAX_OUTPUT_PORT_TYPE
h_data[14] <= H_data_bin[14].DB_MAX_OUTPUT_PORT_TYPE
h_data[15] <= H_data_bin[15].DB_MAX_OUTPUT_PORT_TYPE
T_data[0] <= transform:transform2.bcd_code
T_data[1] <= transform:transform2.bcd_code
T_data[2] <= transform:transform2.bcd_code
T_data[3] <= transform:transform2.bcd_code
T_data[4] <= transform:transform2.bcd_code
T_data[5] <= transform:transform2.bcd_code
T_data[6] <= transform:transform2.bcd_code
T_data[7] <= transform:transform2.bcd_code
T_data[8] <= transform:transform2.bcd_code
T_data[9] <= transform:transform2.bcd_code
T_data[10] <= transform:transform2.bcd_code
T_data[11] <= transform:transform2.bcd_code
T_data[12] <= T_data.DB_MAX_OUTPUT_PORT_TYPE
T_data[13] <= T_data.DB_MAX_OUTPUT_PORT_TYPE
T_data[14] <= T_data.DB_MAX_OUTPUT_PORT_TYPE
T_data[15] <= T_data.DB_MAX_OUTPUT_PORT_TYPE
H_data[0] <= transform:transform1.bcd_code
H_data[1] <= transform:transform1.bcd_code
H_data[2] <= transform:transform1.bcd_code
H_data[3] <= transform:transform1.bcd_code
H_data[4] <= transform:transform1.bcd_code
H_data[5] <= transform:transform1.bcd_code
H_data[6] <= transform:transform1.bcd_code
H_data[7] <= transform:transform1.bcd_code
H_data[8] <= transform:transform1.bcd_code
H_data[9] <= transform:transform1.bcd_code
H_data[10] <= transform:transform1.bcd_code
H_data[11] <= transform:transform1.bcd_code
H_data[12] <= transform:transform1.bcd_code
H_data[13] <= transform:transform1.bcd_code
H_data[14] <= transform:transform1.bcd_code
H_data[15] <= transform:transform1.bcd_code
dat_en[0] <= <VCC>
dat_en[1] <= <VCC>
dat_en[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat_en[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat_en[4] <= <VCC>
dat_en[5] <= <VCC>
dat_en[6] <= dat_en.DB_MAX_OUTPUT_PORT_TYPE
dat_en[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dot_en[0] <= <GND>
dot_en[1] <= <VCC>
dot_en[2] <= <GND>
dot_en[3] <= <GND>
dot_en[4] <= <GND>
dot_en[5] <= <VCC>
dot_en[6] <= <GND>
dot_en[7] <= <GND>


|main|iic_part:iic_part|bcd:bcd|transform:transform2
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
bin_code[0] => bcd_code.DATAA
bin_code[1] => LessThan30.IN8
bin_code[1] => Add30.IN8
bin_code[1] => shift_reg.DATAA
bin_code[2] => LessThan26.IN8
bin_code[2] => Add26.IN8
bin_code[2] => shift_reg.DATAA
bin_code[3] => LessThan22.IN8
bin_code[3] => Add22.IN8
bin_code[3] => shift_reg.DATAA
bin_code[4] => LessThan18.IN8
bin_code[4] => Add18.IN8
bin_code[4] => shift_reg.DATAA
bin_code[5] => LessThan15.IN8
bin_code[5] => Add15.IN8
bin_code[5] => shift_reg.DATAA
bin_code[6] => LessThan12.IN8
bin_code[6] => Add12.IN8
bin_code[6] => shift_reg.DATAA
bin_code[7] => LessThan9.IN8
bin_code[7] => Add9.IN8
bin_code[7] => shift_reg.DATAA
bin_code[8] => LessThan7.IN8
bin_code[8] => Add7.IN8
bin_code[8] => shift_reg.DATAA
bin_code[9] => LessThan5.IN8
bin_code[9] => Add5.IN8
bin_code[9] => shift_reg.DATAA
bin_code[10] => LessThan3.IN8
bin_code[10] => Add3.IN8
bin_code[10] => shift_reg.DATAA
bin_code[11] => LessThan2.IN8
bin_code[11] => Add2.IN8
bin_code[11] => shift_reg.DATAA
bin_code[12] => LessThan1.IN8
bin_code[12] => Add1.IN8
bin_code[12] => shift_reg.DATAA
bin_code[13] => LessThan0.IN6
bin_code[13] => Add0.IN6
bin_code[13] => shift_reg.DATAA
bin_code[14] => LessThan0.IN5
bin_code[14] => Add0.IN5
bin_code[14] => shift_reg.DATAA
bin_code[15] => LessThan0.IN4
bin_code[15] => Add0.IN4
bin_code[15] => shift_reg.DATAA
bcd_code[0] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[1] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[2] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[3] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[4] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[5] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[6] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[7] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[8] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[9] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[10] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[11] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[12] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[13] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[14] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[15] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[16] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[17] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[18] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[19] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE


|main|iic_part:iic_part|bcd:bcd|transform:transform1
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
rst_n => bcd_code.OUTPUTSELECT
bin_code[0] => bcd_code.DATAA
bin_code[1] => LessThan30.IN8
bin_code[1] => Add30.IN8
bin_code[1] => shift_reg.DATAA
bin_code[2] => LessThan26.IN8
bin_code[2] => Add26.IN8
bin_code[2] => shift_reg.DATAA
bin_code[3] => LessThan22.IN8
bin_code[3] => Add22.IN8
bin_code[3] => shift_reg.DATAA
bin_code[4] => LessThan18.IN8
bin_code[4] => Add18.IN8
bin_code[4] => shift_reg.DATAA
bin_code[5] => LessThan15.IN8
bin_code[5] => Add15.IN8
bin_code[5] => shift_reg.DATAA
bin_code[6] => LessThan12.IN8
bin_code[6] => Add12.IN8
bin_code[6] => shift_reg.DATAA
bin_code[7] => LessThan9.IN8
bin_code[7] => Add9.IN8
bin_code[7] => shift_reg.DATAA
bin_code[8] => LessThan7.IN8
bin_code[8] => Add7.IN8
bin_code[8] => shift_reg.DATAA
bin_code[9] => LessThan5.IN8
bin_code[9] => Add5.IN8
bin_code[9] => shift_reg.DATAA
bin_code[10] => LessThan3.IN8
bin_code[10] => Add3.IN8
bin_code[10] => shift_reg.DATAA
bin_code[11] => LessThan2.IN8
bin_code[11] => Add2.IN8
bin_code[11] => shift_reg.DATAA
bin_code[12] => LessThan1.IN8
bin_code[12] => Add1.IN8
bin_code[12] => shift_reg.DATAA
bin_code[13] => LessThan0.IN6
bin_code[13] => Add0.IN6
bin_code[13] => shift_reg.DATAA
bin_code[14] => LessThan0.IN5
bin_code[14] => Add0.IN5
bin_code[14] => shift_reg.DATAA
bin_code[15] => LessThan0.IN4
bin_code[15] => Add0.IN4
bin_code[15] => shift_reg.DATAA
bcd_code[0] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[1] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[2] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[3] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[4] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[5] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[6] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[7] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[8] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[9] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[10] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[11] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[12] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[13] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[14] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[15] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[16] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[17] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[18] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE
bcd_code[19] <= bcd_code.DB_MAX_OUTPUT_PORT_TYPE


|main|iic_part:iic_part|display:display
clk => clk_40khz.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
rst_n => seg[0][0].CLK
rst_n => seg[0][1].CLK
rst_n => seg[0][2].CLK
rst_n => seg[0][3].CLK
rst_n => seg[0][4].CLK
rst_n => seg[0][5].CLK
rst_n => seg[0][6].CLK
rst_n => seg[1][0].CLK
rst_n => seg[1][1].CLK
rst_n => seg[1][2].CLK
rst_n => seg[1][3].CLK
rst_n => seg[1][4].CLK
rst_n => seg[1][5].CLK
rst_n => seg[1][6].CLK
rst_n => seg[2][0].CLK
rst_n => seg[2][1].CLK
rst_n => seg[2][2].CLK
rst_n => seg[2][3].CLK
rst_n => seg[2][4].CLK
rst_n => seg[2][5].CLK
rst_n => seg[2][6].CLK
rst_n => seg[3][0].CLK
rst_n => seg[3][1].CLK
rst_n => seg[3][2].CLK
rst_n => seg[3][3].CLK
rst_n => seg[3][4].CLK
rst_n => seg[3][5].CLK
rst_n => seg[3][6].CLK
rst_n => seg[4][0].CLK
rst_n => seg[4][1].CLK
rst_n => seg[4][2].CLK
rst_n => seg[4][3].CLK
rst_n => seg[4][4].CLK
rst_n => seg[4][5].CLK
rst_n => seg[4][6].CLK
rst_n => seg[5][0].CLK
rst_n => seg[5][1].CLK
rst_n => seg[5][2].CLK
rst_n => seg[5][3].CLK
rst_n => seg[5][4].CLK
rst_n => seg[5][5].CLK
rst_n => seg[5][6].CLK
rst_n => seg[6][0].CLK
rst_n => seg[6][1].CLK
rst_n => seg[6][2].CLK
rst_n => seg[6][3].CLK
rst_n => seg[6][4].CLK
rst_n => seg[6][5].CLK
rst_n => seg[6][6].CLK
rst_n => seg[7][0].CLK
rst_n => seg[7][1].CLK
rst_n => seg[7][2].CLK
rst_n => seg[7][3].CLK
rst_n => seg[7][4].CLK
rst_n => seg[7][5].CLK
rst_n => seg[7][6].CLK
rst_n => seg[8][0].CLK
rst_n => seg[8][1].CLK
rst_n => seg[8][2].CLK
rst_n => seg[8][3].CLK
rst_n => seg[8][4].CLK
rst_n => seg[8][5].CLK
rst_n => seg[8][6].CLK
rst_n => seg[9][0].CLK
rst_n => seg[9][1].CLK
rst_n => seg[9][2].CLK
rst_n => seg[9][3].CLK
rst_n => seg[9][4].CLK
rst_n => seg[9][5].CLK
rst_n => seg[9][6].CLK
rst_n => seg[10][0].CLK
rst_n => seg[10][1].CLK
rst_n => seg[10][2].CLK
rst_n => seg[10][3].CLK
rst_n => seg[10][4].CLK
rst_n => seg[10][5].CLK
rst_n => seg[10][6].CLK
rst_n => seg[11][0].CLK
rst_n => seg[11][1].CLK
rst_n => seg[11][2].CLK
rst_n => seg[11][3].CLK
rst_n => seg[11][4].CLK
rst_n => seg[11][5].CLK
rst_n => seg[11][6].CLK
rst_n => seg[12][0].CLK
rst_n => seg[12][1].CLK
rst_n => seg[12][2].CLK
rst_n => seg[12][3].CLK
rst_n => seg[12][4].CLK
rst_n => seg[12][5].CLK
rst_n => seg[12][6].CLK
rst_n => seg[13][0].CLK
rst_n => seg[13][1].CLK
rst_n => seg[13][2].CLK
rst_n => seg[13][3].CLK
rst_n => seg[13][4].CLK
rst_n => seg[13][5].CLK
rst_n => seg[13][6].CLK
rst_n => seg[14][0].CLK
rst_n => seg[14][1].CLK
rst_n => seg[14][2].CLK
rst_n => seg[14][3].CLK
rst_n => seg[14][4].CLK
rst_n => seg[14][5].CLK
rst_n => seg[14][6].CLK
rst_n => seg[15][0].CLK
rst_n => seg[15][1].CLK
rst_n => seg[15][2].CLK
rst_n => seg[15][3].CLK
rst_n => seg[15][4].CLK
rst_n => seg[15][5].CLK
rst_n => seg[15][6].CLK
rst_n => rck~reg0.ACLR
rst_n => sck~reg0.ACLR
rst_n => din~reg0.ACLR
rst_n => cnt_write[0].ACLR
rst_n => cnt_write[1].ACLR
rst_n => cnt_write[2].ACLR
rst_n => cnt_write[3].ACLR
rst_n => cnt_write[4].ACLR
rst_n => cnt_write[5].ACLR
rst_n => cnt_main[0].ACLR
rst_n => cnt_main[1].ACLR
rst_n => cnt_main[2].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => clk_40khz.ACLR
rst_n => state~6.DATAIN
rst_n => STATE.ENA
rst_n => data[15].ENA
rst_n => data[14].ENA
rst_n => data[13].ENA
rst_n => data[12].ENA
rst_n => data[11].ENA
rst_n => data[10].ENA
rst_n => data[9].ENA
rst_n => data[8].ENA
rst_n => data[7].ENA
rst_n => data[6].ENA
rst_n => data[5].ENA
rst_n => data[4].ENA
rst_n => data[3].ENA
rst_n => data[2].ENA
rst_n => data[1].ENA
rst_n => data[0].ENA
dat_1[0] => Mux0.IN3
dat_1[0] => Mux1.IN3
dat_1[0] => Mux2.IN3
dat_1[0] => Mux3.IN3
dat_1[0] => Mux4.IN3
dat_1[0] => Mux5.IN3
dat_1[0] => Mux6.IN3
dat_1[1] => Mux0.IN2
dat_1[1] => Mux1.IN2
dat_1[1] => Mux2.IN2
dat_1[1] => Mux3.IN2
dat_1[1] => Mux4.IN2
dat_1[1] => Mux5.IN2
dat_1[1] => Mux6.IN2
dat_1[2] => Mux0.IN1
dat_1[2] => Mux1.IN1
dat_1[2] => Mux2.IN1
dat_1[2] => Mux3.IN1
dat_1[2] => Mux4.IN1
dat_1[2] => Mux5.IN1
dat_1[2] => Mux6.IN1
dat_1[3] => Mux0.IN0
dat_1[3] => Mux1.IN0
dat_1[3] => Mux2.IN0
dat_1[3] => Mux3.IN0
dat_1[3] => Mux4.IN0
dat_1[3] => Mux5.IN0
dat_1[3] => Mux6.IN0
dat_2[0] => Mux7.IN3
dat_2[0] => Mux8.IN3
dat_2[0] => Mux9.IN3
dat_2[0] => Mux10.IN3
dat_2[0] => Mux11.IN3
dat_2[0] => Mux12.IN3
dat_2[0] => Mux13.IN3
dat_2[1] => Mux7.IN2
dat_2[1] => Mux8.IN2
dat_2[1] => Mux9.IN2
dat_2[1] => Mux10.IN2
dat_2[1] => Mux11.IN2
dat_2[1] => Mux12.IN2
dat_2[1] => Mux13.IN2
dat_2[2] => Mux7.IN1
dat_2[2] => Mux8.IN1
dat_2[2] => Mux9.IN1
dat_2[2] => Mux10.IN1
dat_2[2] => Mux11.IN1
dat_2[2] => Mux12.IN1
dat_2[2] => Mux13.IN1
dat_2[3] => Mux7.IN0
dat_2[3] => Mux8.IN0
dat_2[3] => Mux9.IN0
dat_2[3] => Mux10.IN0
dat_2[3] => Mux11.IN0
dat_2[3] => Mux12.IN0
dat_2[3] => Mux13.IN0
dat_3[0] => Mux14.IN3
dat_3[0] => Mux15.IN3
dat_3[0] => Mux16.IN3
dat_3[0] => Mux17.IN3
dat_3[0] => Mux18.IN3
dat_3[0] => Mux19.IN3
dat_3[0] => Mux20.IN3
dat_3[1] => Mux14.IN2
dat_3[1] => Mux15.IN2
dat_3[1] => Mux16.IN2
dat_3[1] => Mux17.IN2
dat_3[1] => Mux18.IN2
dat_3[1] => Mux19.IN2
dat_3[1] => Mux20.IN2
dat_3[2] => Mux14.IN1
dat_3[2] => Mux15.IN1
dat_3[2] => Mux16.IN1
dat_3[2] => Mux17.IN1
dat_3[2] => Mux18.IN1
dat_3[2] => Mux19.IN1
dat_3[2] => Mux20.IN1
dat_3[3] => Mux14.IN0
dat_3[3] => Mux15.IN0
dat_3[3] => Mux16.IN0
dat_3[3] => Mux17.IN0
dat_3[3] => Mux18.IN0
dat_3[3] => Mux19.IN0
dat_3[3] => Mux20.IN0
dat_4[0] => Mux21.IN3
dat_4[0] => Mux22.IN3
dat_4[0] => Mux23.IN3
dat_4[0] => Mux24.IN3
dat_4[0] => Mux25.IN3
dat_4[0] => Mux26.IN3
dat_4[0] => Mux27.IN3
dat_4[1] => Mux21.IN2
dat_4[1] => Mux22.IN2
dat_4[1] => Mux23.IN2
dat_4[1] => Mux24.IN2
dat_4[1] => Mux25.IN2
dat_4[1] => Mux26.IN2
dat_4[1] => Mux27.IN2
dat_4[2] => Mux21.IN1
dat_4[2] => Mux22.IN1
dat_4[2] => Mux23.IN1
dat_4[2] => Mux24.IN1
dat_4[2] => Mux25.IN1
dat_4[2] => Mux26.IN1
dat_4[2] => Mux27.IN1
dat_4[3] => Mux21.IN0
dat_4[3] => Mux22.IN0
dat_4[3] => Mux23.IN0
dat_4[3] => Mux24.IN0
dat_4[3] => Mux25.IN0
dat_4[3] => Mux26.IN0
dat_4[3] => Mux27.IN0
dat_5[0] => Mux28.IN3
dat_5[0] => Mux29.IN3
dat_5[0] => Mux30.IN3
dat_5[0] => Mux31.IN3
dat_5[0] => Mux32.IN3
dat_5[0] => Mux33.IN3
dat_5[0] => Mux34.IN3
dat_5[1] => Mux28.IN2
dat_5[1] => Mux29.IN2
dat_5[1] => Mux30.IN2
dat_5[1] => Mux31.IN2
dat_5[1] => Mux32.IN2
dat_5[1] => Mux33.IN2
dat_5[1] => Mux34.IN2
dat_5[2] => Mux28.IN1
dat_5[2] => Mux29.IN1
dat_5[2] => Mux30.IN1
dat_5[2] => Mux31.IN1
dat_5[2] => Mux32.IN1
dat_5[2] => Mux33.IN1
dat_5[2] => Mux34.IN1
dat_5[3] => Mux28.IN0
dat_5[3] => Mux29.IN0
dat_5[3] => Mux30.IN0
dat_5[3] => Mux31.IN0
dat_5[3] => Mux32.IN0
dat_5[3] => Mux33.IN0
dat_5[3] => Mux34.IN0
dat_6[0] => Mux35.IN3
dat_6[0] => Mux36.IN3
dat_6[0] => Mux37.IN3
dat_6[0] => Mux38.IN3
dat_6[0] => Mux39.IN3
dat_6[0] => Mux40.IN3
dat_6[0] => Mux41.IN3
dat_6[1] => Mux35.IN2
dat_6[1] => Mux36.IN2
dat_6[1] => Mux37.IN2
dat_6[1] => Mux38.IN2
dat_6[1] => Mux39.IN2
dat_6[1] => Mux40.IN2
dat_6[1] => Mux41.IN2
dat_6[2] => Mux35.IN1
dat_6[2] => Mux36.IN1
dat_6[2] => Mux37.IN1
dat_6[2] => Mux38.IN1
dat_6[2] => Mux39.IN1
dat_6[2] => Mux40.IN1
dat_6[2] => Mux41.IN1
dat_6[3] => Mux35.IN0
dat_6[3] => Mux36.IN0
dat_6[3] => Mux37.IN0
dat_6[3] => Mux38.IN0
dat_6[3] => Mux39.IN0
dat_6[3] => Mux40.IN0
dat_6[3] => Mux41.IN0
dat_7[0] => Mux42.IN3
dat_7[0] => Mux43.IN3
dat_7[0] => Mux44.IN3
dat_7[0] => Mux45.IN3
dat_7[0] => Mux46.IN3
dat_7[0] => Mux47.IN3
dat_7[0] => Mux48.IN3
dat_7[1] => Mux42.IN2
dat_7[1] => Mux43.IN2
dat_7[1] => Mux44.IN2
dat_7[1] => Mux45.IN2
dat_7[1] => Mux46.IN2
dat_7[1] => Mux47.IN2
dat_7[1] => Mux48.IN2
dat_7[2] => Mux42.IN1
dat_7[2] => Mux43.IN1
dat_7[2] => Mux44.IN1
dat_7[2] => Mux45.IN1
dat_7[2] => Mux46.IN1
dat_7[2] => Mux47.IN1
dat_7[2] => Mux48.IN1
dat_7[3] => Mux42.IN0
dat_7[3] => Mux43.IN0
dat_7[3] => Mux44.IN0
dat_7[3] => Mux45.IN0
dat_7[3] => Mux46.IN0
dat_7[3] => Mux47.IN0
dat_7[3] => Mux48.IN0
dat_8[0] => Mux49.IN3
dat_8[0] => Mux50.IN3
dat_8[0] => Mux51.IN3
dat_8[0] => Mux52.IN3
dat_8[0] => Mux53.IN3
dat_8[0] => Mux54.IN3
dat_8[0] => Mux55.IN3
dat_8[1] => Mux49.IN2
dat_8[1] => Mux50.IN2
dat_8[1] => Mux51.IN2
dat_8[1] => Mux52.IN2
dat_8[1] => Mux53.IN2
dat_8[1] => Mux54.IN2
dat_8[1] => Mux55.IN2
dat_8[2] => Mux49.IN1
dat_8[2] => Mux50.IN1
dat_8[2] => Mux51.IN1
dat_8[2] => Mux52.IN1
dat_8[2] => Mux53.IN1
dat_8[2] => Mux54.IN1
dat_8[2] => Mux55.IN1
dat_8[3] => Mux49.IN0
dat_8[3] => Mux50.IN0
dat_8[3] => Mux51.IN0
dat_8[3] => Mux52.IN0
dat_8[3] => Mux53.IN0
dat_8[3] => Mux54.IN0
dat_8[3] => Mux55.IN0
dat_en[0] => data.DATAB
dat_en[1] => data.DATAB
dat_en[2] => data.DATAB
dat_en[3] => data.DATAB
dat_en[4] => data.DATAB
dat_en[5] => data.DATAB
dat_en[6] => data.DATAB
dat_en[7] => data.DATAB
dot_en[0] => Mux56.IN7
dot_en[1] => Mux56.IN6
dot_en[2] => Mux56.IN5
dot_en[3] => Mux56.IN4
dot_en[4] => Mux56.IN3
dot_en[5] => Mux56.IN2
dot_en[6] => Mux56.IN1
dot_en[7] => Mux56.IN0
rck <= rck~reg0.DB_MAX_OUTPUT_PORT_TYPE
sck <= sck~reg0.DB_MAX_OUTPUT_PORT_TYPE
din <= din~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|trans:trans
clk => tx_data_in[0]~reg0.CLK
clk => tx_data_in[1]~reg0.CLK
clk => tx_data_in[2]~reg0.CLK
clk => tx_data_in[3]~reg0.CLK
clk => tx_data_in[4]~reg0.CLK
clk => tx_data_in[5]~reg0.CLK
clk => tx_data_in[6]~reg0.CLK
clk => tx_data_in[7]~reg0.CLK
clk => tx_data_valid~reg0.CLK
clk => cnt_gap[0].CLK
clk => cnt_gap[1].CLK
clk => cnt_gap[2].CLK
clk => cnt_gap[3].CLK
clk => cnt_gap[4].CLK
clk => cnt_gap[5].CLK
clk => cnt_gap[6].CLK
clk => cnt_gap[7].CLK
clk => cnt_gap[8].CLK
clk => cnt_gap[9].CLK
clk => cnt_gap[10].CLK
clk => cnt_gap[11].CLK
clk => cnt_gap[12].CLK
clk => cnt_gap[13].CLK
clk => cnt_gap[14].CLK
clk => cnt_gap[15].CLK
clk => cnt_gap[16].CLK
clk => cnt_gap[17].CLK
clk => cnt_gap[18].CLK
clk => cnt_gap[19].CLK
clk => cnt_gap[20].CLK
clk => cnt_gap[21].CLK
clk => cnt_gap[22].CLK
clk => cnt_gap[23].CLK
clk => cnt_gap[24].CLK
clk => cnt_gap[25].CLK
clk => cnt_gap[26].CLK
clk => cnt_gap[27].CLK
clk => cnt_gap[28].CLK
clk => cnt_gap[29].CLK
clk => cnt_gap[30].CLK
clk => cnt_gap[31].CLK
clk => cnt_gap[32].CLK
clk => cnt_gap[33].CLK
clk => cnt_gap[34].CLK
clk => cnt_gap[35].CLK
clk => cnt_gap[36].CLK
clk => cnt_gap[37].CLK
clk => cnt_gap[38].CLK
clk => cnt_gap[39].CLK
clk => char[0].CLK
clk => char[1].CLK
clk => char[2].CLK
clk => char[3].CLK
clk => char[4].CLK
clk => char[5].CLK
clk => char[6].CLK
clk => char[7].CLK
clk => char[8].CLK
clk => char[9].CLK
clk => char[10].CLK
clk => char[11].CLK
clk => char[12].CLK
clk => char[13].CLK
clk => char[14].CLK
clk => char[15].CLK
clk => char[16].CLK
clk => char[17].CLK
clk => char[18].CLK
clk => char[19].CLK
clk => char[20].CLK
clk => char[21].CLK
clk => char[22].CLK
clk => char[23].CLK
clk => char[24].CLK
clk => char[25].CLK
clk => char[26].CLK
clk => char[27].CLK
clk => char[28].CLK
clk => char[29].CLK
clk => char[30].CLK
clk => char[31].CLK
clk => char[32].CLK
clk => char[33].CLK
clk => char[34].CLK
clk => char[35].CLK
clk => char[36].CLK
clk => char[37].CLK
clk => char[38].CLK
clk => char[39].CLK
clk => char[40].CLK
clk => char[41].CLK
clk => char[42].CLK
clk => char[43].CLK
clk => char[44].CLK
clk => char[45].CLK
clk => char[46].CLK
clk => char[47].CLK
clk => char[48].CLK
clk => char[49].CLK
clk => char[50].CLK
clk => char[51].CLK
clk => char[52].CLK
clk => char[53].CLK
clk => char[54].CLK
clk => char[55].CLK
clk => char[56].CLK
clk => char[57].CLK
clk => char[58].CLK
clk => char[59].CLK
clk => char[60].CLK
clk => char[61].CLK
clk => char[62].CLK
clk => char[63].CLK
clk => char[64].CLK
clk => char[65].CLK
clk => char[66].CLK
clk => char[67].CLK
clk => char[68].CLK
clk => char[69].CLK
clk => char[70].CLK
clk => char[71].CLK
clk => char[72].CLK
clk => char[73].CLK
clk => char[74].CLK
clk => char[75].CLK
clk => char[76].CLK
clk => char[77].CLK
clk => char[78].CLK
clk => char[79].CLK
clk => char[80].CLK
clk => char[81].CLK
clk => char[82].CLK
clk => char[83].CLK
clk => char[84].CLK
clk => char[85].CLK
clk => char[86].CLK
clk => char[87].CLK
clk => char[88].CLK
clk => char[89].CLK
clk => char[90].CLK
clk => char[91].CLK
clk => char[92].CLK
clk => char[93].CLK
clk => char[94].CLK
clk => char[95].CLK
clk => char[96].CLK
clk => char[97].CLK
clk => char[98].CLK
clk => char[99].CLK
clk => char[100].CLK
clk => char[101].CLK
clk => char[102].CLK
clk => char[103].CLK
clk => char[104].CLK
clk => char[105].CLK
clk => char[106].CLK
clk => char[107].CLK
clk => char[108].CLK
clk => char[109].CLK
clk => char[110].CLK
clk => char[111].CLK
clk => char[112].CLK
clk => char[113].CLK
clk => char[114].CLK
clk => char[115].CLK
clk => char[116].CLK
clk => char[117].CLK
clk => char[118].CLK
clk => char[119].CLK
clk => char[120].CLK
clk => char[121].CLK
clk => char[122].CLK
clk => char[123].CLK
clk => char[124].CLK
clk => char[125].CLK
clk => char[126].CLK
clk => char[127].CLK
clk => char[128].CLK
clk => char[129].CLK
clk => char[130].CLK
clk => char[131].CLK
clk => char[132].CLK
clk => char[133].CLK
clk => char[134].CLK
clk => char[135].CLK
clk => char[136].CLK
clk => char[137].CLK
clk => char[138].CLK
clk => char[139].CLK
clk => char[140].CLK
clk => char[141].CLK
clk => char[142].CLK
clk => char[143].CLK
clk => char[144].CLK
clk => char[145].CLK
clk => char[146].CLK
clk => char[147].CLK
clk => char[148].CLK
clk => char[149].CLK
clk => char[150].CLK
clk => char[151].CLK
clk => char[152].CLK
clk => char[153].CLK
clk => char[154].CLK
clk => char[155].CLK
clk => char[156].CLK
clk => char[157].CLK
clk => char[158].CLK
clk => char[159].CLK
clk => char[160].CLK
clk => char[161].CLK
clk => char[162].CLK
clk => char[163].CLK
clk => char[164].CLK
clk => char[165].CLK
clk => char[166].CLK
clk => char[167].CLK
clk => char[168].CLK
clk => char[169].CLK
clk => char[170].CLK
clk => char[171].CLK
clk => char[172].CLK
clk => char[173].CLK
clk => char[174].CLK
clk => char[175].CLK
clk => char[176].CLK
clk => char[177].CLK
clk => char[178].CLK
clk => char[179].CLK
clk => char[180].CLK
clk => char[181].CLK
clk => char[182].CLK
clk => char[183].CLK
clk => char[184].CLK
clk => char[185].CLK
clk => char[186].CLK
clk => char[187].CLK
clk => char[188].CLK
clk => char[189].CLK
clk => char[190].CLK
clk => char[191].CLK
clk => char[192].CLK
clk => char[193].CLK
clk => char[194].CLK
clk => char[195].CLK
clk => char[196].CLK
clk => char[197].CLK
clk => char[198].CLK
clk => char[199].CLK
clk => char[200].CLK
clk => char[201].CLK
clk => char[202].CLK
clk => char[203].CLK
clk => char[204].CLK
clk => char[205].CLK
clk => char[206].CLK
clk => char[207].CLK
clk => char[208].CLK
clk => char[209].CLK
clk => char[210].CLK
clk => char[211].CLK
clk => char[212].CLK
clk => char[213].CLK
clk => char[214].CLK
clk => char[215].CLK
clk => char[216].CLK
clk => char[217].CLK
clk => char[218].CLK
clk => char[219].CLK
clk => char[220].CLK
clk => char[221].CLK
clk => char[222].CLK
clk => char[223].CLK
clk => char[224].CLK
clk => char[225].CLK
clk => char[226].CLK
clk => char[227].CLK
clk => char[228].CLK
clk => char[229].CLK
clk => char[230].CLK
clk => char[231].CLK
clk => char[232].CLK
clk => char[233].CLK
clk => char[234].CLK
clk => char[235].CLK
clk => char[236].CLK
clk => char[237].CLK
clk => char[238].CLK
clk => char[239].CLK
clk => char[240].CLK
clk => char[241].CLK
clk => char[242].CLK
clk => char[243].CLK
clk => char[244].CLK
clk => char[245].CLK
clk => char[246].CLK
clk => char[247].CLK
clk => char[248].CLK
clk => char[249].CLK
clk => char[250].CLK
clk => char[251].CLK
clk => char[252].CLK
clk => char[253].CLK
clk => char[254].CLK
clk => char[255].CLK
clk => char[256].CLK
clk => char[257].CLK
clk => char[258].CLK
clk => char[259].CLK
clk => char[260].CLK
clk => char[261].CLK
clk => char[262].CLK
clk => char[263].CLK
clk => char[264].CLK
clk => char[265].CLK
clk => char[266].CLK
clk => char[267].CLK
clk => char[268].CLK
clk => char[269].CLK
clk => char[270].CLK
clk => char[271].CLK
clk => char[272].CLK
clk => char[273].CLK
clk => char[274].CLK
clk => char[275].CLK
clk => char[276].CLK
clk => char[277].CLK
clk => char[278].CLK
clk => char[279].CLK
clk => char[280].CLK
clk => char[281].CLK
clk => char[282].CLK
clk => char[283].CLK
clk => char[284].CLK
clk => char[285].CLK
clk => char[286].CLK
clk => char[287].CLK
clk => char[288].CLK
clk => char[289].CLK
clk => char[290].CLK
clk => char[291].CLK
clk => char[292].CLK
clk => char[293].CLK
clk => char[294].CLK
clk => char[295].CLK
clk => char[296].CLK
clk => char[297].CLK
clk => char[298].CLK
clk => char[299].CLK
clk => char[300].CLK
clk => char[301].CLK
clk => char[302].CLK
clk => char[303].CLK
clk => char[304].CLK
clk => char[305].CLK
clk => char[306].CLK
clk => char[307].CLK
clk => char[308].CLK
clk => char[309].CLK
clk => char[310].CLK
clk => char[311].CLK
clk => char[312].CLK
clk => char[313].CLK
clk => char[314].CLK
clk => char[315].CLK
clk => char[316].CLK
clk => char[317].CLK
clk => char[318].CLK
clk => char[319].CLK
clk => char[320].CLK
clk => char[321].CLK
clk => char[322].CLK
clk => char[323].CLK
clk => char[324].CLK
clk => char[325].CLK
clk => char[326].CLK
clk => char[327].CLK
clk => char[328].CLK
clk => char[329].CLK
clk => char[330].CLK
clk => char[331].CLK
clk => char[332].CLK
clk => char[333].CLK
clk => char[334].CLK
clk => char[335].CLK
clk => char[336].CLK
clk => char[337].CLK
clk => char[338].CLK
clk => char[339].CLK
clk => char[340].CLK
clk => char[341].CLK
clk => char[342].CLK
clk => char[343].CLK
clk => char[344].CLK
clk => char[345].CLK
clk => char[346].CLK
clk => char[347].CLK
clk => char[348].CLK
clk => char[349].CLK
clk => char[350].CLK
clk => char[351].CLK
clk => char[352].CLK
clk => char[353].CLK
clk => char[354].CLK
clk => char[355].CLK
clk => char[356].CLK
clk => char[357].CLK
clk => char[358].CLK
clk => char[359].CLK
clk => char[360].CLK
clk => char[361].CLK
clk => char[362].CLK
clk => char[363].CLK
clk => char[364].CLK
clk => char[365].CLK
clk => char[366].CLK
clk => char[367].CLK
clk => char[368].CLK
clk => char[369].CLK
clk => char[370].CLK
clk => char[371].CLK
clk => char[372].CLK
clk => char[373].CLK
clk => char[374].CLK
clk => char[375].CLK
clk => char[376].CLK
clk => char[377].CLK
clk => char[378].CLK
clk => char[379].CLK
clk => char[380].CLK
clk => char[381].CLK
clk => char[382].CLK
clk => char[383].CLK
clk => char[384].CLK
clk => char[385].CLK
clk => char[386].CLK
clk => char[387].CLK
clk => char[388].CLK
clk => char[389].CLK
clk => char[390].CLK
clk => char[391].CLK
clk => char[392].CLK
clk => char[393].CLK
clk => char[394].CLK
clk => char[395].CLK
clk => char[396].CLK
clk => char[397].CLK
clk => char[398].CLK
clk => char[399].CLK
clk => char[400].CLK
clk => char[401].CLK
clk => char[402].CLK
clk => char[403].CLK
clk => char[404].CLK
clk => char[405].CLK
clk => char[406].CLK
clk => char[407].CLK
clk => char[408].CLK
clk => char[409].CLK
clk => char[410].CLK
clk => char[411].CLK
clk => char[412].CLK
clk => char[413].CLK
clk => char[414].CLK
clk => char[415].CLK
clk => char[416].CLK
clk => char[417].CLK
clk => char[418].CLK
clk => char[419].CLK
clk => char[420].CLK
clk => char[421].CLK
clk => char[422].CLK
clk => char[423].CLK
clk => char[424].CLK
clk => char[425].CLK
clk => char[426].CLK
clk => char[427].CLK
clk => char[428].CLK
clk => char[429].CLK
clk => char[430].CLK
clk => char[431].CLK
clk => char[432].CLK
clk => char[433].CLK
clk => char[434].CLK
clk => char[435].CLK
clk => char[436].CLK
clk => char[437].CLK
clk => char[438].CLK
clk => char[439].CLK
clk => char[440].CLK
clk => char[441].CLK
clk => char[442].CLK
clk => char[443].CLK
clk => char[444].CLK
clk => char[445].CLK
clk => char[446].CLK
clk => char[447].CLK
clk => char[448].CLK
clk => char[449].CLK
clk => char[450].CLK
clk => char[451].CLK
clk => char[452].CLK
clk => char[453].CLK
clk => char[454].CLK
clk => char[455].CLK
clk => char[456].CLK
clk => char[457].CLK
clk => char[458].CLK
clk => char[459].CLK
clk => char[460].CLK
clk => char[461].CLK
clk => char[462].CLK
clk => char[463].CLK
clk => char[464].CLK
clk => char[465].CLK
clk => char[466].CLK
clk => char[467].CLK
clk => char[468].CLK
clk => char[469].CLK
clk => char[470].CLK
clk => char[471].CLK
clk => char[472].CLK
clk => char[473].CLK
clk => char[474].CLK
clk => char[475].CLK
clk => char[476].CLK
clk => char[477].CLK
clk => char[478].CLK
clk => char[479].CLK
clk => char[480].CLK
clk => char[481].CLK
clk => char[482].CLK
clk => char[483].CLK
clk => char[484].CLK
clk => char[485].CLK
clk => char[486].CLK
clk => char[487].CLK
clk => char[488].CLK
clk => char[489].CLK
clk => char[490].CLK
clk => char[491].CLK
clk => char[492].CLK
clk => char[493].CLK
clk => char[494].CLK
clk => char[495].CLK
clk => char[496].CLK
clk => char[497].CLK
clk => char[498].CLK
clk => char[499].CLK
clk => char[500].CLK
clk => char[501].CLK
clk => char[502].CLK
clk => char[503].CLK
clk => char[504].CLK
clk => char[505].CLK
clk => char[506].CLK
clk => char[507].CLK
clk => char[508].CLK
clk => char[509].CLK
clk => char[510].CLK
clk => char[511].CLK
clk => char[512].CLK
clk => char[513].CLK
clk => char[514].CLK
clk => char[515].CLK
clk => char[516].CLK
clk => char[517].CLK
clk => char[518].CLK
clk => char[519].CLK
clk => char[520].CLK
clk => char[521].CLK
clk => char[522].CLK
clk => char[523].CLK
clk => char[524].CLK
clk => char[525].CLK
clk => char[526].CLK
clk => char[527].CLK
clk => char[528].CLK
clk => char[529].CLK
clk => char[530].CLK
clk => char[531].CLK
clk => char[532].CLK
clk => char[533].CLK
clk => char[534].CLK
clk => char[535].CLK
clk => char[536].CLK
clk => char[537].CLK
clk => char[538].CLK
clk => char[539].CLK
clk => char[540].CLK
clk => char[541].CLK
clk => char[542].CLK
clk => char[543].CLK
clk => char[544].CLK
clk => char[545].CLK
clk => char[546].CLK
clk => char[547].CLK
clk => char[548].CLK
clk => char[549].CLK
clk => char[550].CLK
clk => char[551].CLK
clk => char[552].CLK
clk => char[553].CLK
clk => char[554].CLK
clk => char[555].CLK
clk => char[556].CLK
clk => char[557].CLK
clk => char[558].CLK
clk => char[559].CLK
clk => char[560].CLK
clk => char[561].CLK
clk => char[562].CLK
clk => char[563].CLK
clk => char[564].CLK
clk => char[565].CLK
clk => char[566].CLK
clk => char[567].CLK
clk => char[568].CLK
clk => char[569].CLK
clk => char[570].CLK
clk => char[571].CLK
clk => char[572].CLK
clk => char[573].CLK
clk => char[574].CLK
clk => char[575].CLK
clk => char[576].CLK
clk => char[577].CLK
clk => char[578].CLK
clk => char[579].CLK
clk => char[580].CLK
clk => char[581].CLK
clk => char[582].CLK
clk => char[583].CLK
clk => char[584].CLK
clk => char[585].CLK
clk => char[586].CLK
clk => char[587].CLK
clk => char[588].CLK
clk => char[589].CLK
clk => char[590].CLK
clk => char[591].CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => num[4].CLK
clk => num[5].CLK
clk => num[6].CLK
clk => num[7].CLK
clk => num_delay[0].CLK
clk => num_delay[1].CLK
clk => num_delay[2].CLK
clk => num_delay[3].CLK
clk => num_delay[4].CLK
clk => num_delay[5].CLK
clk => num_delay[6].CLK
clk => num_delay[7].CLK
clk => num_delay[8].CLK
clk => num_delay[9].CLK
clk => num_delay[10].CLK
clk => num_delay[11].CLK
clk => num_delay[12].CLK
clk => num_delay[13].CLK
clk => num_delay[14].CLK
clk => num_delay[15].CLK
clk => num_delay[16].CLK
clk => num_delay[17].CLK
clk => num_delay[18].CLK
clk => num_delay[19].CLK
clk => num_delay[20].CLK
clk => num_delay[21].CLK
clk => num_delay[22].CLK
clk => num_delay[23].CLK
clk => cnt_delay[0].CLK
clk => cnt_delay[1].CLK
clk => cnt_delay[2].CLK
clk => cnt_delay[3].CLK
clk => cnt_delay[4].CLK
clk => cnt_delay[5].CLK
clk => cnt_delay[6].CLK
clk => cnt_delay[7].CLK
clk => cnt_delay[8].CLK
clk => cnt_delay[9].CLK
clk => cnt_delay[10].CLK
clk => cnt_delay[11].CLK
clk => cnt_delay[12].CLK
clk => cnt_delay[13].CLK
clk => cnt_delay[14].CLK
clk => cnt_delay[15].CLK
clk => cnt_delay[16].CLK
clk => cnt_delay[17].CLK
clk => cnt_delay[18].CLK
clk => cnt_delay[19].CLK
clk => cnt_delay[20].CLK
clk => cnt_delay[21].CLK
clk => cnt_delay[22].CLK
clk => cnt_delay[23].CLK
clk => cnt_txmd[0].CLK
clk => cnt_txmd[1].CLK
clk => cnt_txmd[2].CLK
clk => state~6.DATAIN
clk => cnt_main~8.DATAIN
reset => num_delay[0].ACLR
reset => num_delay[1].ACLR
reset => num_delay[2].ACLR
reset => num_delay[3].ACLR
reset => num_delay[4].ACLR
reset => num_delay[5].ACLR
reset => num_delay[6].ACLR
reset => num_delay[7].ACLR
reset => num_delay[8].ACLR
reset => num_delay[9].PRESET
reset => num_delay[10].ACLR
reset => num_delay[11].ACLR
reset => num_delay[12].PRESET
reset => num_delay[13].ACLR
reset => num_delay[14].ACLR
reset => num_delay[15].ACLR
reset => num_delay[16].ACLR
reset => num_delay[17].PRESET
reset => num_delay[18].ACLR
reset => num_delay[19].PRESET
reset => num_delay[20].PRESET
reset => num_delay[21].PRESET
reset => num_delay[22].PRESET
reset => num_delay[23].ACLR
reset => cnt_delay[0].ACLR
reset => cnt_delay[1].ACLR
reset => cnt_delay[2].ACLR
reset => cnt_delay[3].ACLR
reset => cnt_delay[4].ACLR
reset => cnt_delay[5].ACLR
reset => cnt_delay[6].ACLR
reset => cnt_delay[7].ACLR
reset => cnt_delay[8].ACLR
reset => cnt_delay[9].ACLR
reset => cnt_delay[10].ACLR
reset => cnt_delay[11].ACLR
reset => cnt_delay[12].ACLR
reset => cnt_delay[13].ACLR
reset => cnt_delay[14].ACLR
reset => cnt_delay[15].ACLR
reset => cnt_delay[16].ACLR
reset => cnt_delay[17].ACLR
reset => cnt_delay[18].ACLR
reset => cnt_delay[19].ACLR
reset => cnt_delay[20].ACLR
reset => cnt_delay[21].ACLR
reset => cnt_delay[22].ACLR
reset => cnt_delay[23].ACLR
reset => cnt_txmd[0].ACLR
reset => cnt_txmd[1].ACLR
reset => cnt_txmd[2].ACLR
reset => state~8.DATAIN
reset => cnt_main~10.DATAIN
reset => tx_data_in[0]~reg0.ENA
reset => num[7].ENA
reset => num[6].ENA
reset => num[5].ENA
reset => num[4].ENA
reset => num[3].ENA
reset => num[2].ENA
reset => num[1].ENA
reset => num[0].ENA
reset => char[591].ENA
reset => char[590].ENA
reset => char[589].ENA
reset => char[588].ENA
reset => char[587].ENA
reset => char[586].ENA
reset => char[585].ENA
reset => char[584].ENA
reset => char[583].ENA
reset => char[582].ENA
reset => char[581].ENA
reset => char[580].ENA
reset => char[579].ENA
reset => char[578].ENA
reset => char[577].ENA
reset => char[576].ENA
reset => char[575].ENA
reset => char[574].ENA
reset => char[573].ENA
reset => char[572].ENA
reset => char[571].ENA
reset => char[570].ENA
reset => char[569].ENA
reset => char[568].ENA
reset => char[567].ENA
reset => char[566].ENA
reset => char[565].ENA
reset => char[564].ENA
reset => char[563].ENA
reset => char[562].ENA
reset => char[561].ENA
reset => char[560].ENA
reset => char[559].ENA
reset => char[558].ENA
reset => char[557].ENA
reset => char[556].ENA
reset => char[555].ENA
reset => char[554].ENA
reset => char[553].ENA
reset => char[552].ENA
reset => char[551].ENA
reset => char[550].ENA
reset => char[549].ENA
reset => char[548].ENA
reset => char[547].ENA
reset => char[546].ENA
reset => char[545].ENA
reset => char[544].ENA
reset => char[543].ENA
reset => char[542].ENA
reset => char[541].ENA
reset => char[540].ENA
reset => char[539].ENA
reset => char[538].ENA
reset => char[537].ENA
reset => char[536].ENA
reset => char[535].ENA
reset => char[534].ENA
reset => char[533].ENA
reset => char[532].ENA
reset => char[531].ENA
reset => char[530].ENA
reset => char[529].ENA
reset => char[528].ENA
reset => char[527].ENA
reset => char[526].ENA
reset => char[525].ENA
reset => char[524].ENA
reset => char[523].ENA
reset => char[522].ENA
reset => char[521].ENA
reset => char[520].ENA
reset => char[519].ENA
reset => char[518].ENA
reset => char[517].ENA
reset => char[516].ENA
reset => char[515].ENA
reset => char[514].ENA
reset => char[513].ENA
reset => char[512].ENA
reset => char[511].ENA
reset => char[510].ENA
reset => char[509].ENA
reset => char[508].ENA
reset => char[507].ENA
reset => char[506].ENA
reset => char[505].ENA
reset => char[504].ENA
reset => char[503].ENA
reset => char[502].ENA
reset => char[501].ENA
reset => char[500].ENA
reset => char[499].ENA
reset => char[498].ENA
reset => char[497].ENA
reset => char[496].ENA
reset => char[495].ENA
reset => char[494].ENA
reset => char[493].ENA
reset => char[492].ENA
reset => char[491].ENA
reset => char[490].ENA
reset => char[489].ENA
reset => char[488].ENA
reset => char[487].ENA
reset => char[486].ENA
reset => char[485].ENA
reset => char[484].ENA
reset => char[483].ENA
reset => char[482].ENA
reset => char[481].ENA
reset => char[480].ENA
reset => char[479].ENA
reset => char[478].ENA
reset => char[477].ENA
reset => char[476].ENA
reset => char[475].ENA
reset => char[474].ENA
reset => char[473].ENA
reset => char[472].ENA
reset => char[471].ENA
reset => char[470].ENA
reset => char[469].ENA
reset => char[468].ENA
reset => char[467].ENA
reset => char[466].ENA
reset => char[465].ENA
reset => char[464].ENA
reset => char[463].ENA
reset => char[462].ENA
reset => char[461].ENA
reset => char[460].ENA
reset => char[459].ENA
reset => char[458].ENA
reset => char[457].ENA
reset => char[456].ENA
reset => char[455].ENA
reset => char[454].ENA
reset => char[453].ENA
reset => char[452].ENA
reset => char[451].ENA
reset => char[450].ENA
reset => char[449].ENA
reset => char[448].ENA
reset => char[447].ENA
reset => char[446].ENA
reset => char[445].ENA
reset => char[444].ENA
reset => char[443].ENA
reset => char[442].ENA
reset => char[441].ENA
reset => char[440].ENA
reset => char[439].ENA
reset => char[438].ENA
reset => char[437].ENA
reset => char[436].ENA
reset => char[435].ENA
reset => char[434].ENA
reset => char[433].ENA
reset => char[432].ENA
reset => char[431].ENA
reset => char[430].ENA
reset => char[429].ENA
reset => char[428].ENA
reset => char[427].ENA
reset => char[426].ENA
reset => char[425].ENA
reset => char[424].ENA
reset => char[423].ENA
reset => char[422].ENA
reset => char[421].ENA
reset => char[420].ENA
reset => char[419].ENA
reset => char[418].ENA
reset => char[417].ENA
reset => char[416].ENA
reset => char[415].ENA
reset => char[414].ENA
reset => char[413].ENA
reset => char[412].ENA
reset => char[411].ENA
reset => char[410].ENA
reset => char[409].ENA
reset => char[408].ENA
reset => char[407].ENA
reset => char[406].ENA
reset => char[405].ENA
reset => char[404].ENA
reset => char[403].ENA
reset => char[402].ENA
reset => char[401].ENA
reset => char[400].ENA
reset => char[399].ENA
reset => char[398].ENA
reset => char[397].ENA
reset => char[396].ENA
reset => char[395].ENA
reset => char[394].ENA
reset => char[393].ENA
reset => char[392].ENA
reset => char[391].ENA
reset => char[390].ENA
reset => char[389].ENA
reset => char[388].ENA
reset => char[387].ENA
reset => char[386].ENA
reset => char[385].ENA
reset => char[384].ENA
reset => char[383].ENA
reset => char[382].ENA
reset => char[381].ENA
reset => char[380].ENA
reset => char[379].ENA
reset => char[378].ENA
reset => char[377].ENA
reset => char[376].ENA
reset => char[375].ENA
reset => char[374].ENA
reset => char[373].ENA
reset => char[372].ENA
reset => char[371].ENA
reset => char[370].ENA
reset => char[369].ENA
reset => char[368].ENA
reset => char[367].ENA
reset => char[366].ENA
reset => char[365].ENA
reset => char[364].ENA
reset => char[363].ENA
reset => char[362].ENA
reset => char[361].ENA
reset => char[360].ENA
reset => char[359].ENA
reset => char[358].ENA
reset => char[357].ENA
reset => char[356].ENA
reset => char[355].ENA
reset => char[354].ENA
reset => char[353].ENA
reset => char[352].ENA
reset => char[351].ENA
reset => char[350].ENA
reset => char[349].ENA
reset => char[348].ENA
reset => char[347].ENA
reset => char[346].ENA
reset => char[345].ENA
reset => char[344].ENA
reset => char[343].ENA
reset => char[342].ENA
reset => char[341].ENA
reset => char[340].ENA
reset => char[339].ENA
reset => char[338].ENA
reset => char[337].ENA
reset => char[336].ENA
reset => char[335].ENA
reset => char[334].ENA
reset => char[333].ENA
reset => char[332].ENA
reset => char[331].ENA
reset => char[330].ENA
reset => char[329].ENA
reset => char[328].ENA
reset => char[327].ENA
reset => char[326].ENA
reset => char[325].ENA
reset => char[324].ENA
reset => char[323].ENA
reset => char[322].ENA
reset => char[321].ENA
reset => char[320].ENA
reset => char[319].ENA
reset => char[318].ENA
reset => char[317].ENA
reset => char[316].ENA
reset => char[315].ENA
reset => char[314].ENA
reset => char[313].ENA
reset => char[312].ENA
reset => char[311].ENA
reset => char[310].ENA
reset => char[309].ENA
reset => char[308].ENA
reset => char[307].ENA
reset => char[306].ENA
reset => char[305].ENA
reset => char[304].ENA
reset => char[303].ENA
reset => char[302].ENA
reset => char[301].ENA
reset => char[300].ENA
reset => char[299].ENA
reset => char[298].ENA
reset => char[297].ENA
reset => char[296].ENA
reset => char[295].ENA
reset => char[294].ENA
reset => char[293].ENA
reset => char[292].ENA
reset => char[291].ENA
reset => char[290].ENA
reset => char[289].ENA
reset => char[288].ENA
reset => char[287].ENA
reset => char[286].ENA
reset => char[285].ENA
reset => char[284].ENA
reset => char[283].ENA
reset => char[282].ENA
reset => char[281].ENA
reset => char[280].ENA
reset => char[279].ENA
reset => char[278].ENA
reset => char[277].ENA
reset => char[276].ENA
reset => char[275].ENA
reset => char[274].ENA
reset => char[273].ENA
reset => char[272].ENA
reset => char[271].ENA
reset => char[270].ENA
reset => char[269].ENA
reset => char[268].ENA
reset => char[267].ENA
reset => char[266].ENA
reset => char[265].ENA
reset => char[264].ENA
reset => char[263].ENA
reset => char[262].ENA
reset => char[261].ENA
reset => char[260].ENA
reset => char[259].ENA
reset => char[258].ENA
reset => char[257].ENA
reset => char[256].ENA
reset => char[255].ENA
reset => char[254].ENA
reset => char[253].ENA
reset => char[252].ENA
reset => char[251].ENA
reset => char[250].ENA
reset => char[249].ENA
reset => char[248].ENA
reset => char[247].ENA
reset => char[246].ENA
reset => char[245].ENA
reset => char[244].ENA
reset => char[243].ENA
reset => char[242].ENA
reset => char[241].ENA
reset => char[240].ENA
reset => char[239].ENA
reset => char[238].ENA
reset => char[237].ENA
reset => char[236].ENA
reset => char[235].ENA
reset => char[234].ENA
reset => char[233].ENA
reset => char[232].ENA
reset => char[231].ENA
reset => char[230].ENA
reset => char[229].ENA
reset => char[228].ENA
reset => char[227].ENA
reset => char[226].ENA
reset => char[225].ENA
reset => char[224].ENA
reset => char[223].ENA
reset => char[222].ENA
reset => char[221].ENA
reset => char[220].ENA
reset => char[219].ENA
reset => char[218].ENA
reset => char[217].ENA
reset => char[216].ENA
reset => char[215].ENA
reset => char[214].ENA
reset => char[213].ENA
reset => char[212].ENA
reset => char[211].ENA
reset => char[210].ENA
reset => char[209].ENA
reset => char[208].ENA
reset => char[207].ENA
reset => char[206].ENA
reset => char[205].ENA
reset => char[204].ENA
reset => char[203].ENA
reset => char[202].ENA
reset => char[201].ENA
reset => char[200].ENA
reset => char[199].ENA
reset => char[198].ENA
reset => char[197].ENA
reset => char[196].ENA
reset => char[195].ENA
reset => char[194].ENA
reset => char[193].ENA
reset => char[192].ENA
reset => char[191].ENA
reset => char[190].ENA
reset => char[189].ENA
reset => char[188].ENA
reset => char[187].ENA
reset => char[186].ENA
reset => char[185].ENA
reset => char[184].ENA
reset => char[183].ENA
reset => char[182].ENA
reset => char[181].ENA
reset => char[180].ENA
reset => char[179].ENA
reset => char[178].ENA
reset => char[177].ENA
reset => char[176].ENA
reset => char[175].ENA
reset => char[174].ENA
reset => char[173].ENA
reset => char[172].ENA
reset => char[171].ENA
reset => char[170].ENA
reset => char[169].ENA
reset => char[168].ENA
reset => char[167].ENA
reset => char[166].ENA
reset => char[165].ENA
reset => char[164].ENA
reset => char[163].ENA
reset => char[162].ENA
reset => char[161].ENA
reset => char[160].ENA
reset => char[159].ENA
reset => char[158].ENA
reset => char[157].ENA
reset => char[156].ENA
reset => char[155].ENA
reset => char[154].ENA
reset => char[153].ENA
reset => char[152].ENA
reset => char[151].ENA
reset => char[150].ENA
reset => char[149].ENA
reset => char[148].ENA
reset => char[147].ENA
reset => char[146].ENA
reset => char[145].ENA
reset => char[144].ENA
reset => char[143].ENA
reset => char[142].ENA
reset => char[141].ENA
reset => char[140].ENA
reset => char[139].ENA
reset => char[138].ENA
reset => char[137].ENA
reset => char[136].ENA
reset => char[135].ENA
reset => char[134].ENA
reset => char[133].ENA
reset => char[132].ENA
reset => char[131].ENA
reset => char[130].ENA
reset => char[129].ENA
reset => char[128].ENA
reset => char[127].ENA
reset => char[126].ENA
reset => char[125].ENA
reset => char[124].ENA
reset => char[123].ENA
reset => char[122].ENA
reset => char[121].ENA
reset => char[120].ENA
reset => char[119].ENA
reset => char[118].ENA
reset => char[117].ENA
reset => char[116].ENA
reset => char[115].ENA
reset => char[114].ENA
reset => char[113].ENA
reset => char[112].ENA
reset => char[111].ENA
reset => char[110].ENA
reset => char[109].ENA
reset => char[108].ENA
reset => char[107].ENA
reset => char[106].ENA
reset => char[105].ENA
reset => char[104].ENA
reset => char[103].ENA
reset => char[102].ENA
reset => char[101].ENA
reset => char[100].ENA
reset => char[99].ENA
reset => char[98].ENA
reset => char[97].ENA
reset => char[96].ENA
reset => char[95].ENA
reset => char[94].ENA
reset => char[93].ENA
reset => char[92].ENA
reset => char[91].ENA
reset => char[90].ENA
reset => char[89].ENA
reset => char[88].ENA
reset => char[87].ENA
reset => char[86].ENA
reset => char[85].ENA
reset => char[84].ENA
reset => char[83].ENA
reset => char[82].ENA
reset => char[81].ENA
reset => char[80].ENA
reset => char[79].ENA
reset => char[78].ENA
reset => char[77].ENA
reset => char[76].ENA
reset => char[75].ENA
reset => char[74].ENA
reset => char[73].ENA
reset => char[72].ENA
reset => char[71].ENA
reset => char[70].ENA
reset => char[69].ENA
reset => char[68].ENA
reset => char[67].ENA
reset => char[66].ENA
reset => char[65].ENA
reset => char[64].ENA
reset => char[63].ENA
reset => char[62].ENA
reset => char[61].ENA
reset => char[60].ENA
reset => char[59].ENA
reset => char[58].ENA
reset => char[57].ENA
reset => char[56].ENA
reset => char[55].ENA
reset => char[54].ENA
reset => char[53].ENA
reset => char[52].ENA
reset => char[51].ENA
reset => char[50].ENA
reset => char[49].ENA
reset => char[48].ENA
reset => char[47].ENA
reset => char[46].ENA
reset => char[45].ENA
reset => char[44].ENA
reset => char[43].ENA
reset => char[42].ENA
reset => char[41].ENA
reset => char[40].ENA
reset => char[39].ENA
reset => char[38].ENA
reset => char[37].ENA
reset => char[36].ENA
reset => char[35].ENA
reset => char[34].ENA
reset => char[33].ENA
reset => char[32].ENA
reset => char[31].ENA
reset => char[30].ENA
reset => char[29].ENA
reset => char[28].ENA
reset => char[27].ENA
reset => char[26].ENA
reset => char[25].ENA
reset => char[24].ENA
reset => char[23].ENA
reset => char[22].ENA
reset => char[21].ENA
reset => char[20].ENA
reset => char[19].ENA
reset => char[18].ENA
reset => char[17].ENA
reset => char[16].ENA
reset => char[15].ENA
reset => char[14].ENA
reset => char[13].ENA
reset => char[12].ENA
reset => char[11].ENA
reset => char[10].ENA
reset => char[9].ENA
reset => char[8].ENA
reset => char[7].ENA
reset => char[6].ENA
reset => char[5].ENA
reset => char[4].ENA
reset => char[3].ENA
reset => char[2].ENA
reset => char[1].ENA
reset => char[0].ENA
reset => cnt_gap[39].ENA
reset => cnt_gap[38].ENA
reset => cnt_gap[37].ENA
reset => cnt_gap[36].ENA
reset => cnt_gap[35].ENA
reset => cnt_gap[34].ENA
reset => cnt_gap[33].ENA
reset => cnt_gap[32].ENA
reset => cnt_gap[31].ENA
reset => cnt_gap[30].ENA
reset => cnt_gap[29].ENA
reset => cnt_gap[28].ENA
reset => cnt_gap[27].ENA
reset => cnt_gap[26].ENA
reset => cnt_gap[25].ENA
reset => cnt_gap[24].ENA
reset => cnt_gap[23].ENA
reset => cnt_gap[22].ENA
reset => cnt_gap[21].ENA
reset => cnt_gap[20].ENA
reset => cnt_gap[19].ENA
reset => cnt_gap[18].ENA
reset => cnt_gap[17].ENA
reset => cnt_gap[16].ENA
reset => cnt_gap[15].ENA
reset => cnt_gap[14].ENA
reset => cnt_gap[13].ENA
reset => cnt_gap[12].ENA
reset => cnt_gap[11].ENA
reset => cnt_gap[10].ENA
reset => cnt_gap[9].ENA
reset => cnt_gap[8].ENA
reset => cnt_gap[7].ENA
reset => cnt_gap[6].ENA
reset => cnt_gap[5].ENA
reset => cnt_gap[4].ENA
reset => cnt_gap[3].ENA
reset => cnt_gap[2].ENA
reset => cnt_gap[1].ENA
reset => cnt_gap[0].ENA
reset => tx_data_valid~reg0.ENA
reset => tx_data_in[7]~reg0.ENA
reset => tx_data_in[6]~reg0.ENA
reset => tx_data_in[5]~reg0.ENA
reset => tx_data_in[4]~reg0.ENA
reset => tx_data_in[3]~reg0.ENA
reset => tx_data_in[2]~reg0.ENA
reset => tx_data_in[1]~reg0.ENA
bps_en_tx => Mux12.IN4
final[0] => LessThan0.IN34
final[0] => Div0.IN23
final[0] => LessThan1.IN34
final[0] => Div1.IN20
final[0] => Mod1.IN20
final[0] => T_code_str.DATAA
final[1] => LessThan0.IN33
final[1] => Div0.IN22
final[1] => LessThan1.IN33
final[1] => Div1.IN19
final[1] => Mod1.IN19
final[1] => T_code_str.DATAA
final[2] => LessThan0.IN32
final[2] => Div0.IN21
final[2] => LessThan1.IN32
final[2] => Div1.IN18
final[2] => Mod1.IN18
final[2] => T_code_str.DATAA
final[3] => LessThan0.IN31
final[3] => Div0.IN20
final[3] => LessThan1.IN31
final[3] => Div1.IN17
final[3] => Mod1.IN17
final[3] => T_code_str.DATAA
final[4] => LessThan0.IN30
final[4] => Div0.IN19
final[4] => LessThan1.IN30
final[4] => Div1.IN16
final[4] => Mod1.IN16
final[4] => Add2.IN26
final[5] => LessThan0.IN29
final[5] => Div0.IN18
final[5] => LessThan1.IN29
final[5] => Div1.IN15
final[5] => Mod1.IN15
final[5] => Add2.IN25
final[6] => LessThan0.IN28
final[6] => Div0.IN17
final[6] => LessThan1.IN28
final[6] => Div1.IN14
final[6] => Mod1.IN14
final[6] => Add2.IN24
final[7] => LessThan0.IN27
final[7] => Div0.IN16
final[7] => LessThan1.IN27
final[7] => Div1.IN13
final[7] => Mod1.IN13
final[7] => Add2.IN23
final[8] => LessThan0.IN26
final[8] => Div0.IN15
final[8] => LessThan1.IN26
final[8] => Div1.IN12
final[8] => Mod1.IN12
final[8] => Add2.IN22
final[9] => LessThan0.IN25
final[9] => Div0.IN14
final[9] => LessThan1.IN25
final[9] => Div1.IN11
final[9] => Mod1.IN11
final[9] => Add2.IN21
final[10] => LessThan0.IN24
final[10] => Div0.IN13
final[10] => LessThan1.IN24
final[10] => Div1.IN10
final[10] => Mod1.IN10
final[10] => Add2.IN20
final[11] => LessThan0.IN23
final[11] => Div0.IN12
final[11] => LessThan1.IN23
final[11] => Div1.IN9
final[11] => Mod1.IN9
final[11] => Add2.IN19
final[12] => LessThan0.IN22
final[12] => Div0.IN11
final[12] => LessThan1.IN22
final[12] => Div1.IN8
final[12] => Mod1.IN8
final[12] => Add2.IN18
final[13] => LessThan0.IN21
final[13] => Div0.IN10
final[13] => LessThan1.IN21
final[13] => Div1.IN7
final[13] => Mod1.IN7
final[13] => Add2.IN17
final[14] => LessThan0.IN20
final[14] => Div0.IN9
final[14] => LessThan1.IN20
final[14] => Div1.IN6
final[14] => Mod1.IN6
final[14] => Add2.IN16
final[15] => LessThan0.IN19
final[15] => Div0.IN8
final[15] => LessThan1.IN19
final[15] => Div1.IN5
final[15] => Mod1.IN5
final[15] => Add2.IN15
final[16] => LessThan0.IN18
final[16] => Div0.IN7
final[16] => LessThan1.IN18
final[16] => Div1.IN4
final[16] => Mod1.IN4
final[16] => Add2.IN14
final_h[0] => LessThan2.IN34
final_h[0] => Div2.IN23
final_h[0] => LessThan3.IN34
final_h[0] => Div3.IN20
final_h[0] => Mod3.IN20
final_h[0] => H_code_str.DATAA
final_h[1] => LessThan2.IN33
final_h[1] => Div2.IN22
final_h[1] => LessThan3.IN33
final_h[1] => Div3.IN19
final_h[1] => Mod3.IN19
final_h[1] => H_code_str.DATAA
final_h[2] => LessThan2.IN32
final_h[2] => Div2.IN21
final_h[2] => LessThan3.IN32
final_h[2] => Div3.IN18
final_h[2] => Mod3.IN18
final_h[2] => H_code_str.DATAA
final_h[3] => LessThan2.IN31
final_h[3] => Div2.IN20
final_h[3] => LessThan3.IN31
final_h[3] => Div3.IN17
final_h[3] => Mod3.IN17
final_h[3] => H_code_str.DATAA
final_h[4] => LessThan2.IN30
final_h[4] => Div2.IN19
final_h[4] => LessThan3.IN30
final_h[4] => Div3.IN16
final_h[4] => Mod3.IN16
final_h[4] => Add5.IN26
final_h[5] => LessThan2.IN29
final_h[5] => Div2.IN18
final_h[5] => LessThan3.IN29
final_h[5] => Div3.IN15
final_h[5] => Mod3.IN15
final_h[5] => Add5.IN25
final_h[6] => LessThan2.IN28
final_h[6] => Div2.IN17
final_h[6] => LessThan3.IN28
final_h[6] => Div3.IN14
final_h[6] => Mod3.IN14
final_h[6] => Add5.IN24
final_h[7] => LessThan2.IN27
final_h[7] => Div2.IN16
final_h[7] => LessThan3.IN27
final_h[7] => Div3.IN13
final_h[7] => Mod3.IN13
final_h[7] => Add5.IN23
final_h[8] => LessThan2.IN26
final_h[8] => Div2.IN15
final_h[8] => LessThan3.IN26
final_h[8] => Div3.IN12
final_h[8] => Mod3.IN12
final_h[8] => Add5.IN22
final_h[9] => LessThan2.IN25
final_h[9] => Div2.IN14
final_h[9] => LessThan3.IN25
final_h[9] => Div3.IN11
final_h[9] => Mod3.IN11
final_h[9] => Add5.IN21
final_h[10] => LessThan2.IN24
final_h[10] => Div2.IN13
final_h[10] => LessThan3.IN24
final_h[10] => Div3.IN10
final_h[10] => Mod3.IN10
final_h[10] => Add5.IN20
final_h[11] => LessThan2.IN23
final_h[11] => Div2.IN12
final_h[11] => LessThan3.IN23
final_h[11] => Div3.IN9
final_h[11] => Mod3.IN9
final_h[11] => Add5.IN19
final_h[12] => LessThan2.IN22
final_h[12] => Div2.IN11
final_h[12] => LessThan3.IN22
final_h[12] => Div3.IN8
final_h[12] => Mod3.IN8
final_h[12] => Add5.IN18
final_h[13] => LessThan2.IN21
final_h[13] => Div2.IN10
final_h[13] => LessThan3.IN21
final_h[13] => Div3.IN7
final_h[13] => Mod3.IN7
final_h[13] => Add5.IN17
final_h[14] => LessThan2.IN20
final_h[14] => Div2.IN9
final_h[14] => LessThan3.IN20
final_h[14] => Div3.IN6
final_h[14] => Mod3.IN6
final_h[14] => Add5.IN16
final_h[15] => LessThan2.IN19
final_h[15] => Div2.IN8
final_h[15] => LessThan3.IN19
final_h[15] => Div3.IN5
final_h[15] => Mod3.IN5
final_h[15] => Add5.IN15
final_h[16] => LessThan2.IN18
final_h[16] => Div2.IN7
final_h[16] => LessThan3.IN18
final_h[16] => Div3.IN4
final_h[16] => Mod3.IN4
final_h[16] => Add5.IN14
trans_en => Selector597.IN3
trans_en => Selector599.IN3
trans_en => Selector596.IN2
trans_en => Selector596.IN3
tx_data_valid <= tx_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[0] <= tx_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[1] <= tx_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[2] <= tx_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[3] <= tx_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[4] <= tx_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[5] <= tx_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[6] <= tx_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_in[7] <= tx_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|uart_part:uart_part
clk => clk.IN4
reset => reset.IN4
tx_data_valid => tx_data_valid.IN1
tx_data_in[0] => tx_data_in[0].IN1
tx_data_in[1] => tx_data_in[1].IN1
tx_data_in[2] => tx_data_in[2].IN1
tx_data_in[3] => tx_data_in[3].IN1
tx_data_in[4] => tx_data_in[4].IN1
tx_data_in[5] => tx_data_in[5].IN1
tx_data_in[6] => tx_data_in[6].IN1
tx_data_in[7] => tx_data_in[7].IN1
bps_en_tx <= bps_en_tx.DB_MAX_OUTPUT_PORT_TYPE
wifi_tx <= Uart_Tx:Uart_Tx_uut.uart_tx


|main|uart_part:uart_part|Baud:Baud_tx
clk => bps_clk~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => bps_clk~reg0.ACLR
bps_en => always0.IN1
bps_clk <= bps_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|uart_part:uart_part|Uart_Tx:Uart_Tx_uut
clk => uart_tx~reg0.CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => tx_data_r[0].CLK
clk => tx_data_r[1].CLK
clk => tx_data_r[2].CLK
clk => tx_data_r[3].CLK
clk => tx_data_r[4].CLK
clk => tx_data_r[5].CLK
clk => tx_data_r[6].CLK
clk => tx_data_r[7].CLK
clk => tx_data_r[8].CLK
clk => tx_data_r[9].CLK
clk => bps_en~reg0.CLK
rst_n => tx_data_r[0].ACLR
rst_n => tx_data_r[1].ACLR
rst_n => tx_data_r[2].ACLR
rst_n => tx_data_r[3].ACLR
rst_n => tx_data_r[4].ACLR
rst_n => tx_data_r[5].ACLR
rst_n => tx_data_r[6].ACLR
rst_n => tx_data_r[7].ACLR
rst_n => tx_data_r[8].ACLR
rst_n => tx_data_r[9].ACLR
rst_n => bps_en~reg0.ACLR
rst_n => uart_tx~reg0.PRESET
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => uart_tx.OUTPUTSELECT
tx_data_valid => always0.IN1
tx_data_in[0] => tx_data_r[1].DATAIN
tx_data_in[1] => tx_data_r[2].DATAIN
tx_data_in[2] => tx_data_r[3].DATAIN
tx_data_in[3] => tx_data_r[4].DATAIN
tx_data_in[4] => tx_data_r[5].DATAIN
tx_data_in[5] => tx_data_r[6].DATAIN
tx_data_in[6] => tx_data_r[7].DATAIN
tx_data_in[7] => tx_data_r[8].DATAIN
bps_en <= bps_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx <= uart_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|uart_part:uart_part|Baud:Baud_rx
clk => bps_clk~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => bps_clk~reg0.ACLR
bps_en => always0.IN1
bps_clk <= bps_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|uart_part:uart_part|Uart_Rx:Uart_Rx_uut
clk => rx_data_valid~reg0.CLK
clk => rx_data_out[0]~reg0.CLK
clk => rx_data_out[1]~reg0.CLK
clk => rx_data_out[2]~reg0.CLK
clk => rx_data_out[3]~reg0.CLK
clk => rx_data_out[4]~reg0.CLK
clk => rx_data_out[5]~reg0.CLK
clk => rx_data_out[6]~reg0.CLK
clk => rx_data_out[7]~reg0.CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => bps_en~reg0.CLK
clk => uart_rx2.CLK
clk => uart_rx1.CLK
clk => uart_rx0.CLK
rst_n => rx_data[0].ACLR
rst_n => rx_data[1].ACLR
rst_n => rx_data[2].ACLR
rst_n => rx_data[3].ACLR
rst_n => rx_data[4].ACLR
rst_n => rx_data[5].ACLR
rst_n => rx_data[6].ACLR
rst_n => rx_data[7].ACLR
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => rx_data_valid~reg0.ACLR
rst_n => rx_data_out[0]~reg0.ACLR
rst_n => rx_data_out[1]~reg0.ACLR
rst_n => rx_data_out[2]~reg0.ACLR
rst_n => rx_data_out[3]~reg0.ACLR
rst_n => rx_data_out[4]~reg0.ACLR
rst_n => rx_data_out[5]~reg0.ACLR
rst_n => rx_data_out[6]~reg0.ACLR
rst_n => rx_data_out[7]~reg0.ACLR
rst_n => bps_en~reg0.ACLR
bps_en <= bps_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
uart_rx => uart_rx0.DATAIN
rx_data_valid <= rx_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[0] <= rx_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[1] <= rx_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[2] <= rx_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[3] <= rx_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[4] <= rx_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[5] <= rx_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[6] <= rx_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_out[7] <= rx_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


