Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 24 02:30:21 2022
| Host         : felefaus-93 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
| top                        |            (top) |       2500 |       2488 |      12 |    0 | 2113 |     18 |      8 |          4 |
|   (top)                    |            (top) |        379 |        367 |      12 |    0 |  862 |     17 |      0 |          0 |
|   VexRiscv                 |         VexRiscv |       2121 |       2121 |       0 |    0 | 1251 |      1 |      8 |          4 |
|     (VexRiscv)             |         VexRiscv |        842 |        842 |       0 |    0 | 1080 |      0 |      2 |          4 |
|     IBusCachedPlugin_cache | InstructionCache |        766 |        766 |       0 |    0 |  106 |      1 |      1 |          0 |
|     dataCache_1            |        DataCache |        523 |        523 |       0 |    0 |   65 |      0 |      5 |          0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


