
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _37119_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02    0.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21    0.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05    0.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00    0.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12    1.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04    1.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42    2.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.54 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    2.77 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    2.78 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.01 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00    3.01 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.25 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.25 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.54 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.81 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.81 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.11 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.11 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    4.38 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.38 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.61 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.61 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.27    4.88 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.17    0.00    4.89 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    5.19 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.20 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    5.48 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.49 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.75 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.75 ^ clkbuf_7_122_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.89    0.69    6.44 ^ clkbuf_7_122_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.43                           clknet_7_122_0_clock_ctrl.core_clk (net)
                  0.89    0.01    6.45 ^ clkbuf_leaf_688_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.34    6.79 ^ clkbuf_leaf_688_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_688_clock_ctrl.core_clk (net)
                  0.12    0.00    6.79 ^ _37119_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.13    0.65    7.44 v _37119_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl37_regs0 (net)
                  0.13    0.00    7.44 v _37120_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  7.44   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25    0.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02    0.27 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.23    0.50 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.06    0.55 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.40    0.20    0.75 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.40    0.00    0.75 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.92    1.25    2.00 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.92    0.04    2.05 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.45    2.50 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.77 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.78 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.03 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.03 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.28 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00    3.29 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.54 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    3.85 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.85 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.14 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.46 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.47 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    4.76 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.15    0.00    4.76 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25    5.01 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.01 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29    5.30 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.17    0.00    5.30 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.63 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00    5.64 ^ clkbuf_5_30_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    5.95 ^ clkbuf_5_30_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_30_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.95 ^ clkbuf_6_61_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.24 ^ clkbuf_6_61_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_61_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.24 ^ clkbuf_7_123_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.77    0.67    6.91 ^ clkbuf_7_123_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.37                           clknet_7_123_0_clock_ctrl.core_clk (net)
                  0.77    0.01    6.91 ^ clkbuf_leaf_686_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    7.26 ^ clkbuf_leaf_686_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_686_clock_ctrl.core_clk (net)
                  0.11    0.00    7.26 ^ _37120_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    7.36   clock uncertainty
                         -0.49    6.88   clock reconvergence pessimism
                          0.08    6.96   library hold time
                                  6.96   data required time
-----------------------------------------------------------------------------
                                  6.96   data required time
                                 -7.44   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _37961_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37950_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02    0.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21    0.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05    0.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00    0.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12    1.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04    1.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42    2.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    2.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    2.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.62 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.89 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.18 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.18 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.44 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.45 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.67 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.67 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    4.95 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    4.95 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    5.27 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.27 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.56 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.56 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    5.83 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.83 ^ clkbuf_7_54_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.46    6.29 ^ clkbuf_7_54_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_54_0_clock_ctrl.core_clk (net)
                  0.48    0.01    6.30 ^ clkbuf_leaf_545_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    6.58 ^ clkbuf_leaf_545_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_545_clock_ctrl.core_clk (net)
                  0.10    0.00    6.59 ^ _37961_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.68    7.26 v _37961_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[13] (net)
                  0.18    0.00    7.26 v _37950_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                  7.26   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25    0.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02    0.27 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.23    0.50 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.06    0.55 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.40    0.20    0.75 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.40    0.00    0.75 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.92    1.25    2.00 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.92    0.04    2.05 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.45    2.50 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    2.79 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.79 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.05 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.05 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.33 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.60 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.61 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.93 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.94 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.22 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.23 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.54 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.54 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.83 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.83 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.07 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.07 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.37 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.38 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    5.72 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.72 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.03 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.03 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.32 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.32 ^ clkbuf_7_54_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.50    6.82 ^ clkbuf_7_54_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_54_0_clock_ctrl.core_clk (net)
                  0.48    0.01    6.82 ^ clkbuf_leaf_545_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.13 ^ clkbuf_leaf_545_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_545_clock_ctrl.core_clk (net)
                  0.10    0.00    7.14 ^ _37950_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                          0.10    7.24   clock uncertainty
                         -0.55    6.69   clock reconvergence pessimism
                          0.09    6.77   library hold time
                                  6.77   data required time
-----------------------------------------------------------------------------
                                  6.77   data required time
                                 -7.26   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _37814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35982_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02    0.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21    0.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05    0.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00    0.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12    1.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04    1.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42    2.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.28 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    2.54 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    2.77 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    2.78 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    3.01 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00    3.01 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    3.25 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.25 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.54 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    3.81 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    3.81 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30    4.11 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.11 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    4.38 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.38 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.62 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    4.62 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25    4.88 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.14    0.00    4.88 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.32    5.20 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.10                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.24    0.00    5.20 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    5.49 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.50 ^ clkbuf_6_48_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    5.76 ^ clkbuf_6_48_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_48_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.76 ^ clkbuf_7_96_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.80    0.64    6.40 ^ clkbuf_7_96_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.38                           clknet_7_96_0_clock_ctrl.core_clk (net)
                  0.80    0.01    6.40 ^ clkbuf_leaf_509_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.32    6.73 ^ clkbuf_leaf_509_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_509_clock_ctrl.core_clk (net)
                  0.11    0.00    6.73 ^ _37814_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.20    0.69    7.42 v _37814_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.DebugPlugin_busReadDataReg[6] (net)
                  0.20    0.00    7.42 v _35982_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25    0.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02    0.27 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.23    0.50 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.06    0.55 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.40    0.20    0.75 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.40    0.00    0.75 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.92    1.25    2.00 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.92    0.04    2.05 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.45    2.50 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.50 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.28    2.77 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00    2.78 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.03 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.11    0.00    3.03 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.28 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.12    0.00    3.29 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    3.54 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00    3.54 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    3.85 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00    3.85 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.14 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    4.46 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.20    0.00    4.47 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.76 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.76 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    5.02 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.02 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27    5.29 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.14    0.00    5.29 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35    5.64 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.10                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.24    0.00    5.65 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    5.96 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.96 ^ clkbuf_6_48_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.25 ^ clkbuf_6_48_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_48_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.25 ^ clkbuf_7_96_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.80    0.69    6.93 ^ clkbuf_7_96_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.38                           clknet_7_96_0_clock_ctrl.core_clk (net)
                  0.80    0.01    6.94 ^ clkbuf_leaf_508_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.35    7.29 ^ clkbuf_leaf_508_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_508_clock_ctrl.core_clk (net)
                  0.11    0.00    7.29 ^ _35982_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.39   clock uncertainty
                         -0.54    6.86   clock reconvergence pessimism
                          0.07    6.93   library hold time
                                  6.93   data required time
-----------------------------------------------------------------------------
                                  6.93   data required time
                                 -7.42   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _37829_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _35997_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02    0.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21    0.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05    0.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00    0.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12    1.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04    1.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42    2.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    2.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    2.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.62 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.89 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.18 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.18 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.44 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.45 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.67 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.67 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    4.95 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    4.95 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    5.27 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.27 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.56 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.56 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    5.83 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    5.83 ^ clkbuf_7_54_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.46    6.29 ^ clkbuf_7_54_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_54_0_clock_ctrl.core_clk (net)
                  0.48    0.01    6.30 ^ clkbuf_leaf_545_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    6.58 ^ clkbuf_leaf_545_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_545_clock_ctrl.core_clk (net)
                  0.10    0.00    6.59 ^ _37829_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.19    0.69    7.27 v _37829_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.DebugPlugin_busReadDataReg[21] (net)
                  0.19    0.00    7.27 v _35997_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25    0.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02    0.27 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.23    0.50 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.06    0.55 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.40    0.20    0.75 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.40    0.00    0.75 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.92    1.25    2.00 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.92    0.04    2.05 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.45    2.50 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    2.79 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.79 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.05 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.05 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.33 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.60 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.61 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.93 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.94 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.22 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.23 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.54 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.54 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.83 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.83 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.07 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.07 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.37 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.38 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    5.72 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.72 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.03 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.03 ^ clkbuf_6_27_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.29    6.32 ^ clkbuf_6_27_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_27_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.32 ^ clkbuf_7_54_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.47    0.50    6.82 ^ clkbuf_7_54_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.22                           clknet_7_54_0_clock_ctrl.core_clk (net)
                  0.48    0.01    6.83 ^ clkbuf_leaf_556_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.13 ^ clkbuf_leaf_556_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_556_clock_ctrl.core_clk (net)
                  0.10    0.00    7.13 ^ _35997_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.23   clock uncertainty
                         -0.53    6.71   clock reconvergence pessimism
                          0.07    6.78   library hold time
                                  6.78   data required time
-----------------------------------------------------------------------------
                                  6.78   data required time
                                 -7.27   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _37964_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _37953_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.14    0.24    0.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.14    0.02    0.26 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.21    0.47 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.05    0.52 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19    0.70 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.26    0.00    0.70 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.89    1.12    1.83 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.89    0.04    1.87 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.42    2.28 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.28 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    2.55 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.55 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.24    2.80 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    2.80 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    3.06 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.06 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.25    3.31 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.31 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.30    3.62 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.62 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    3.88 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    3.89 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29    4.18 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.18 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    4.44 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.45 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    4.67 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    4.67 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    4.95 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    4.95 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32    5.27 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.27 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    5.56 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.56 ^ clkbuf_6_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    5.83 ^ clkbuf_6_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    5.83 ^ clkbuf_7_52_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.89    0.69    6.52 ^ clkbuf_7_52_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.43                           clknet_7_52_0_clock_ctrl.core_clk (net)
                  0.89    0.01    6.53 ^ clkbuf_leaf_481_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.33    6.86 ^ clkbuf_leaf_481_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_481_clock_ctrl.core_clk (net)
                  0.11    0.00    6.86 ^ _37964_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.20    0.69    7.55 v _37964_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.execute_to_memory_INSTRUCTION[29] (net)
                  0.20    0.00    7.55 v _37953_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  2.00    0.00    0.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25    0.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.10                           net1 (net)
                  0.16    0.02    0.27 ^ wire2346/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.23    0.50 ^ wire2346/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.20                           net2346 (net)
                  0.22    0.06    0.55 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.40    0.20    0.75 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.40    0.00    0.75 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.92    1.25    2.00 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.21                           clock_ctrl.core_clk (net)
                  1.92    0.04    2.05 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.45    2.50 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.50 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    2.79 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00    2.79 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    3.05 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.12    0.00    3.05 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    3.33 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00    3.33 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27    3.60 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.13    0.00    3.61 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    3.93 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.22    0.01    3.94 ^ clkbuf_2_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    4.22 ^ clkbuf_2_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00    4.23 ^ clkbuf_2_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    4.54 ^ clkbuf_2_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_1_1_clock_ctrl.core_clk (net)
                  0.19    0.00    4.54 ^ clkbuf_3_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29    4.83 ^ clkbuf_3_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.83 ^ clkbuf_3_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    5.07 ^ clkbuf_3_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_3_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.07 ^ clkbuf_3_3_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    5.37 ^ clkbuf_3_3_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_3_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.38 ^ clkbuf_4_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    5.72 ^ clkbuf_4_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_6_0_clock_ctrl.core_clk (net)
                  0.22    0.00    5.72 ^ clkbuf_5_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    6.03 ^ clkbuf_5_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_13_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.03 ^ clkbuf_6_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    6.32 ^ clkbuf_6_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.32 ^ clkbuf_7_52_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.89    0.74    7.06 ^ clkbuf_7_52_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.43                           clknet_7_52_0_clock_ctrl.core_clk (net)
                  0.89    0.01    7.07 ^ clkbuf_leaf_489_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.35    7.42 ^ clkbuf_leaf_489_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_489_clock_ctrl.core_clk (net)
                  0.10    0.00    7.42 ^ _37953_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    7.52   clock uncertainty
                         -0.54    6.98   clock reconvergence pessimism
                          0.07    7.05   library hold time
                                  7.05   data required time
-----------------------------------------------------------------------------
                                  7.05   data required time
                                 -7.55   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _38857_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38858_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.31    0.31 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.34 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.27    0.61 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.02    0.63 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.28    0.90 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    0.94 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    1.29 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.29 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.66 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.67 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.04 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.04 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    2.40 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.40 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.45    2.86 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02    2.88 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    3.24 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.24 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.60 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.61 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.98 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    3.99 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.36 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.36 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.33    4.69 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    4.69 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.04 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.05 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    5.43 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.01    5.44 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.34    0.33    5.77 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    5.80 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.39    6.19 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.45    0.01    6.20 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    6.59 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.42    0.01    6.59 ^ _38857_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.74    7.33 v _38857_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[3].shift_register[8] (net)
                  0.13    0.00    7.33 v hold167/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.45    8.79 v hold167/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2676 (net)
                  0.33    0.00    8.79 v _38858_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.79   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.33    0.33 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.37 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.29    0.65 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.03    0.68 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.30    0.98 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    1.01 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37    1.39 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.39 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.79 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.80 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    2.20 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.20 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.58 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.59 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.49    3.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.03    3.10 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    3.49 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.49 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    3.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.29 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.30 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.69 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.70 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    5.05 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.06 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.44 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.44 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    5.86 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.01    5.86 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.34    0.36    6.22 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    6.26 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.42    6.68 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.45    0.01    6.69 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    7.10 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.42    0.01    7.11 ^ _38858_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.21   clock uncertainty
                         -0.51    6.70   clock reconvergence pessimism
                          0.15    6.84   library hold time
                                  6.84   data required time
-----------------------------------------------------------------------------
                                  6.84   data required time
                                 -8.79   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _38438_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38439_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    0.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00    1.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    1.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    1.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.74 ^ _38438_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.70    2.44 v _38438_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1a[3].shift_register[7] (net)
                  0.14    0.00    2.44 v hold173/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.34    1.46    3.90 v hold173/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2682 (net)
                  0.34    0.00    3.90 v _38439_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.90   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    0.44 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.17 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00    1.18 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    1.53 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    1.54 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    1.88 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.88 ^ _38439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    1.98   clock uncertainty
                         -0.14    1.84   clock reconvergence pessimism
                          0.11    1.95   library hold time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -3.90   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38667_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38668_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    0.41 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.41 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    0.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34    1.09 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00    1.09 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.42 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    1.43 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    1.74 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.74 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.44    2.18 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05    2.23 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.40    2.63 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.64 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.40    3.04 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01    3.05 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.39    3.44 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00    3.45 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    3.80 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01    3.81 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.36    4.16 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.00    4.17 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39    4.55 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01    4.56 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39    4.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01    4.96 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.37    5.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01    5.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32    5.66 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.00    5.67 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.36    6.03 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.30    0.02    6.05 ^ _38667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.13    0.72    6.77 v _38667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_1[8].shift_register[5] (net)
                  0.13    0.00    6.77 v hold151/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.34    1.47    8.23 v hold151/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.01                           net2660 (net)
                  0.34    0.00    8.23 v _38668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  8.23   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43    0.44 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    0.44 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    0.80 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    0.81 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    1.17 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.23    0.00    1.18 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    1.53 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    1.54 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    1.88 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    1.88 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.47    2.35 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    18    0.21                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.46    0.05    2.41 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.43    2.83 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01    2.84 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.44    3.28 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_1[0].serial_clock (net)
                  0.48    0.01    3.28 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42    3.71 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[0].serial_clock_out (net)
                  0.26    0.00    3.71 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    4.10 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01    4.10 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38    4.49 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01    4.49 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.42    4.91 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.14                           gpio_control_in_1[3].serial_clock_out (net)
                  0.31    0.01    4.92 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.42    5.34 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.30    0.01    5.35 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40    5.75 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[5].serial_clock_out (net)
                  0.26    0.01    5.75 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35    6.10 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1[6].serial_clock_out (net)
                  0.21    0.01    6.11 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39    6.50 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[7].serial_clock_out (net)
                  0.30    0.02    6.52 ^ _38668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    6.62   clock uncertainty
                         -0.47    6.15   clock reconvergence pessimism
                          0.13    6.28   library hold time
                                  6.28   data required time
-----------------------------------------------------------------------------
                                  6.28   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                  1.95   slack (MET)


Startpoint: _38913_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38914_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.31    0.31 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.34 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.27    0.61 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.02    0.63 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.28    0.90 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    0.94 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    1.29 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.29 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.66 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.67 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.04 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.04 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    2.40 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.40 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.45    2.86 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02    2.88 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    3.24 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.24 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.60 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.61 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.98 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    3.99 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.36 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.36 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.33    4.69 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    4.69 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.04 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.05 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    5.43 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.00    5.43 ^ _38913_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.74    6.18 v _38913_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[6].shift_register[1] (net)
                  0.14    0.00    6.18 v hold204/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    7.64 v hold204/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2713 (net)
                  0.33    0.00    7.64 v _38914_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.64   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.33    0.33 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.37 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.29    0.65 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.03    0.68 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.30    0.98 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    1.01 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37    1.39 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.39 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.79 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.80 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    2.20 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.20 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.58 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.59 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.49    3.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.03    3.10 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    3.49 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.49 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    3.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.29 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.30 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.69 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.70 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    5.05 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.06 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.44 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.44 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    5.86 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.00    5.86 ^ _38914_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    5.96   clock uncertainty
                         -0.42    5.53   clock reconvergence pessimism
                          0.15    5.68   library hold time
                                  5.68   data required time
-----------------------------------------------------------------------------
                                  5.68   data required time
                                 -7.64   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


Startpoint: _38834_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38835_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.31    0.31 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.34 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.27    0.61 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.02    0.63 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.28    0.90 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    0.94 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.34    1.29 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.29 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    1.66 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.67 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    2.04 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.04 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    2.40 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.40 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.45    2.86 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.02    2.88 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    3.24 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.24 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    3.60 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.61 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37    3.98 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    3.99 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36    4.36 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.36 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.33    4.69 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    4.69 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    5.04 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.05 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.38    5.43 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.01    5.44 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.34    0.33    5.77 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    5.80 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.39    6.19 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.45    0.01    6.20 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.38    6.59 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.42    0.01    6.60 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.40    6.99 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.46    0.01    7.00 ^ _38834_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.75    7.75 v _38834_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01                           gpio_control_in_2[2].shift_register[6] (net)
                  0.14    0.00    7.75 v hold194/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.33    1.46    9.21 v hold194/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     1    0.00                           net2703 (net)
                  0.33    0.00    9.21 v _38835_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.21   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1983/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.33    0.33 ^ fanout1983/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    11    0.24                           net1983 (net)
                  0.28    0.03    0.37 ^ wire1985/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.29    0.65 ^ wire1985/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     1    0.15                           net1985 (net)
                  0.24    0.03    0.68 ^ wire1984/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                  0.27    0.30    0.98 ^ wire1984/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    12    0.25                           net1984 (net)
                  0.29    0.04    1.01 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37    1.39 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.37    0.01    1.39 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    1.79 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    1.80 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    2.20 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    2.20 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.58 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.59 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.39    0.49    3.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.18                           gpio_control_in_2[13].serial_clock (net)
                  0.39    0.03    3.10 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    3.49 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    3.49 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    3.89 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    3.89 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    4.29 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01    4.30 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.69 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01    4.70 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    5.05 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    5.06 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    5.44 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    5.44 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.41    5.86 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[6].serial_clock (net)
                  0.43    0.01    5.86 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.34    0.36    6.22 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
    12    0.16                           gpio_control_in_2[5].serial_clock (net)
                  0.35    0.03    6.26 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.42    6.68 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[4].serial_clock (net)
                  0.45    0.01    6.69 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    7.10 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_2[3].serial_clock (net)
                  0.42    0.01    7.11 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.45    0.43    7.54 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[2].serial_clock (net)
                  0.46    0.01    7.55 ^ _38835_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    7.65   clock uncertainty
                         -0.55    7.11   clock reconvergence pessimism
                          0.15    7.26   library hold time
                                  7.26   data required time
-----------------------------------------------------------------------------
                                  7.26   data required time
                                 -9.21   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


