

================================================================
== Vitis HLS Report for 'pu_kernel_2'
================================================================
* Date:           Mon Sep  1 19:26:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 14 
13 --> 14 
14 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 15 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:143->src/spmm_device_fpga.cpp:253]   --->   Operation 16 'alloca' 'Dbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tile_value = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253]   --->   Operation 17 'alloca' 'tile_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253]   --->   Operation 18 'alloca' 'tile_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:149->src/spmm_device_fpga.cpp:253]   --->   Operation 19 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_v_value = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 20 'alloca' 'p_v_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 21 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 22 'alloca' 'p_ref' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%resA = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:253]   --->   Operation 23 'alloca' 'resA' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%resB = alloca i64 1" [src/spmm_device_fpga.cpp:162->src/spmm_device_fpga.cpp:253]   --->   Operation 24 'alloca' 'resB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AU0 = alloca i64 1" [src/spmm_device_fpga.cpp:163->src/spmm_device_fpga.cpp:253]   --->   Operation 25 'alloca' 'AU0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%s_23_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_23" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 26 'read' 's_23_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i388 %s_23_read" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 27 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 28 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 29 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 30 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 31 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 32 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 33 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 384" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 385" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 386" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 36 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_23_read, i32 387" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 37 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %trunc_ln151" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 38 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 39 'getelementptr' 'p_v_value_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 40 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 41 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_s, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 42 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_23_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 43 'partselect' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln151_4 = bitcast i32 %tmp_7_i" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 44 'bitcast' 'bitcast_ln151_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_v_value_addr_4 = getelementptr i32 %p_v_value, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 45 'getelementptr' 'p_v_value_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_4, i2 %p_v_value_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 46 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_v_y_addr_4 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 47 'getelementptr' 'p_v_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_1, i2 %p_v_y_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 48 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 49 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 50 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ref_addr_4 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 51 'getelementptr' 'p_ref_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_4, i2 %p_ref_addr_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 52 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln175 = store i2 0, i2 %i_3" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 53 'store' 'store_ln175' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln151_5 = bitcast i32 %trunc_ln151_2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 54 'bitcast' 'bitcast_ln151_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_v_value_addr_5 = getelementptr i32 %p_v_value, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 55 'getelementptr' 'p_v_value_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_5, i2 %p_v_value_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 56 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_v_y_addr_5 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 57 'getelementptr' 'p_v_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_3, i2 %p_v_y_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 58 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln151_6 = bitcast i32 %trunc_ln151_4" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 59 'bitcast' 'bitcast_ln151_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_v_value_addr_6 = getelementptr i32 %p_v_value, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 60 'getelementptr' 'p_v_value_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %bitcast_ln151_6, i2 %p_v_value_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 61 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_v_y_addr_6 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 62 'getelementptr' 'p_v_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln151 = store i32 %trunc_ln151_5, i2 %p_v_y_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 63 'store' 'store_ln151' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_ref_addr_5 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 64 'getelementptr' 'p_ref_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_5, i2 %p_ref_addr_5" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 65 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_ref_addr_6 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 66 'getelementptr' 'p_ref_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.63ns)   --->   "%store_ln151 = store i1 %tmp_6, i2 %p_ref_addr_6" [src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253]   --->   Operation 67 'store' 'store_ln151' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_init_au, i32 %AU0"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.2_Pipeline_init_au, i32 %AU0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 72 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%B3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B3"   --->   Operation 73 'read' 'B3_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:248]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem5, i64 %B3_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:253]   --->   Operation 75 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_23, void @empty_22, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_13, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_2, void @empty_38, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:145->src/spmm_device_fpga.cpp:253]   --->   Operation 78 'specmemcore' 'specmemcore_ln145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln160 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem5, i64 %B3_read, i30 %trunc_ln" [src/spmm_device_fpga.cpp:160->src/spmm_device_fpga.cpp:253]   --->   Operation 79 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br void %AU_step.i" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 80 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 81 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.34ns)   --->   "%icmp_ln175 = icmp_eq  i2 %i, i2 2" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 82 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.43ns)   --->   "%add_ln175 = add i2 %i, i2 1" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 84 'add' 'add_ln175' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %AU_step.split.i, void %pu_kernel.2.exit" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 85 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln178 = shl i2 %i, i2 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 86 'shl' 'shl_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i2 %shl_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 87 'zext' 'zext_ln178' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 88 'getelementptr' 'tile_value_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 89 'getelementptr' 'tile_y_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 90 'load' 'tile_value_load' <Predicate = (!icmp_ln175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 91 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 91 'load' 'tile_y_load' <Predicate = (!icmp_ln175)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln253 = ret" [src/spmm_device_fpga.cpp:253]   --->   Operation 92 'ret' 'ret_ln253' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.73>
ST_8 : Operation 93 [1/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 93 'load' 'tile_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 94 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 94 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_51 = trunc i32 %tile_y_load" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 95 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (2.03ns)   --->   "%call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_51, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 96 'call' 'call_ln178' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln178 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i16 %empty_51, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253]   --->   Operation 97 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln179 = or i2 %shl_ln178, i2 1" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 98 'or' 'or_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i2 %or_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 99 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tile_value_addr_2 = getelementptr i32 %tile_value, i64 0, i64 %zext_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 100 'getelementptr' 'tile_value_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tile_y_addr_2 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln179" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 101 'getelementptr' 'tile_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (0.69ns)   --->   "%tile_value_load_2 = load i2 %tile_value_addr_2" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 102 'load' 'tile_value_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 103 [2/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_2" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 103 'load' 'tile_y_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 2.73>
ST_10 : Operation 104 [1/2] (0.69ns)   --->   "%tile_value_load_2 = load i2 %tile_value_addr_2" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 104 'load' 'tile_value_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 105 [1/2] (0.69ns)   --->   "%tile_y_load_2 = load i2 %tile_y_addr_2" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 105 'load' 'tile_y_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%empty_52 = trunc i32 %tile_y_load_2" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 106 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (2.03ns)   --->   "%call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_2, i16 %empty_52, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 107 'call' 'call_ln179' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 108 [1/1] (0.85ns)   --->   "%icmp_ln184 = icmp_eq  i32 %tile_y_load, i32 %tile_y_load_2" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:253]   --->   Operation 108 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 109 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln179 = call void @pu_comp, i32 %resB, i32 %tile_value_load_2, i16 %empty_52, i32 %Dbuf, i30 %trunc_ln" [src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253]   --->   Operation 110 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc72.i.preheader, void %for.inc56.i.preheader" [src/spmm_device_fpga.cpp:184->src/spmm_device_fpga.cpp:253]   --->   Operation 111 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [2/2] (1.22ns)   --->   "%call_ln248 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 112 'call' 'call_ln248' <Predicate = (!icmp_ln184)> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln248 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_190_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 113 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.22>
ST_13 : Operation 115 [2/2] (1.22ns)   --->   "%call_ln248 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 115 'call' 'call_ln248' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.38>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln248 = call void @pu_kernel.2_Pipeline_VITIS_LOOP_185_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:248]   --->   Operation 116 'call' 'call_ln248' <Predicate = (icmp_ln184)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln175 = store i2 %add_ln175, i2 %i_3" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 118 'store' 'store_ln175' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln175 = br void %AU_step.i" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253]   --->   Operation 119 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	fifo read operation ('s_23_read', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253) on port 's_23' (src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253) [22]  (1.23 ns)
	'store' operation ('store_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253) of variable 'bitcast_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253 on array 'p.v.value', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253 [36]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln151', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253) of variable 'bitcast_ln151_5', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253 on array 'p.v.value', src/spmm_device_fpga.cpp:151->src/spmm_device_fpga.cpp:253 [47]  (0.699 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) on local variable 'i' [69]  (0 ns)
	'shl' operation ('shl_ln178', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) [76]  (0 ns)
	'getelementptr' operation ('tile_value_addr', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) [78]  (0 ns)
	'load' operation ('tile_value_load', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) on array 'tile.value', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253 [80]  (0.699 ns)

 <State 8>: 2.73ns
The critical path consists of the following:
	'load' operation ('tile_value_load', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) on array 'tile.value', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253 [80]  (0.699 ns)
	'call' operation ('call_ln178', src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:253) to 'pu_comp' [83]  (2.03 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'or' operation ('or_ln179', src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253) [84]  (0 ns)
	'getelementptr' operation ('tile_value_addr_2', src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253) [86]  (0 ns)
	'load' operation ('tile_value_load_2', src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253) on array 'tile.value', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253 [88]  (0.699 ns)

 <State 10>: 2.73ns
The critical path consists of the following:
	'load' operation ('tile_value_load_2', src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253) on array 'tile.value', src/spmm_device_fpga.cpp:148->src/spmm_device_fpga.cpp:253 [88]  (0.699 ns)
	'call' operation ('call_ln179', src/spmm_device_fpga.cpp:179->src/spmm_device_fpga.cpp:253) to 'pu_comp' [91]  (2.03 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	'call' operation ('call_ln248', src/spmm_device_fpga.cpp:248) to 'pu_kernel.2_Pipeline_VITIS_LOOP_190_3' [95]  (1.22 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.22ns
The critical path consists of the following:
	'call' operation ('call_ln248', src/spmm_device_fpga.cpp:248) to 'pu_kernel.2_Pipeline_VITIS_LOOP_185_2' [98]  (1.22 ns)

 <State 14>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln175', src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253) of variable 'add_ln175', src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:253 on local variable 'i' [101]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
