-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
-- Date        : Sun Apr 27 19:59:32 2025
-- Host        : fastturtle running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/repos/testzor/testzor.gen/sources_1/bd/blockone/ip/blockone_videomodule_0_0/blockone_videomodule_0_0_sim_netlist.vhdl
-- Design      : blockone_videomodule_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_audio_clock_regeneration_packet is
  port (
    \parity_reg[1][0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[3]\ : out STD_LOGIC;
    \counter_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cycle_time_stamp_reg[7]_0\ : out STD_LOGIC;
    \cycle_time_stamp_reg[3]_0\ : out STD_LOGIC;
    last_clk_audio_counter_wrap_reg : out STD_LOGIC;
    source_product_description_info_frame_sent_reg : out STD_LOGIC;
    sample_buffer_ready_reg : out STD_LOGIC;
    audio_info_frame_sent_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[3]_0\ : out STD_LOGIC;
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[3]_1\ : out STD_LOGIC;
    \parity_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[4]_1\ : out STD_LOGIC;
    \counter_reg[4]_2\ : out STD_LOGIC;
    \counter_reg[3]_2\ : out STD_LOGIC;
    \counter_reg[3]_3\ : out STD_LOGIC;
    \audio_sample_word_packet_reg[2][0][23]\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    \counter_reg[4]_3\ : out STD_LOGIC;
    \counter_reg[3]_4\ : out STD_LOGIC;
    \counter_reg[1]\ : out STD_LOGIC;
    \packet_type_reg[7]\ : out STD_LOGIC;
    \packet_type_reg[2]\ : out STD_LOGIC;
    \packet_type_reg[1]\ : out STD_LOGIC;
    \packet_type_reg[0]\ : out STD_LOGIC;
    pixelClock : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    \parity_reg[1][7]\ : in STD_LOGIC;
    \parity_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \parity_reg[1][7]_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data[8]_i_10_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data[8]_i_10_1\ : in STD_LOGIC;
    \packet_type_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \parity[2][7]_i_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \parity[1][7]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \parity_reg[0][7]_i_35_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sample_buffer_ready : in STD_LOGIC;
    \true_hdmi_output.packet_enable\ : in STD_LOGIC;
    \packet_type_reg[1]_0\ : in STD_LOGIC;
    \packet_type_reg[2]_0\ : in STD_LOGIC;
    \parity_reg[1][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \parity[0][7]_i_13_0\ : in STD_LOGIC;
    \parity[0][7]_i_13_1\ : in STD_LOGIC;
    source_product_description_info_frame_sent : in STD_LOGIC;
    auxiliary_video_information_info_frame_sent : in STD_LOGIC;
    audio_info_frame_sent : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[5]\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[5]_0\ : in STD_LOGIC;
    \parity_reg[1][6]_0\ : in STD_LOGIC;
    \parity_reg[1][1]\ : in STD_LOGIC;
    \parity_reg[1][1]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[7]\ : in STD_LOGIC;
    \parity_reg[3][6]\ : in STD_LOGIC;
    \parity_reg[2][6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \parity_reg[2][6]_0\ : in STD_LOGIC;
    \parity_reg[2][6]_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[6]\ : in STD_LOGIC;
    \parity[2][7]_i_2_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[4]\ : in STD_LOGIC;
    \parity[0][7]_i_4\ : in STD_LOGIC;
    \parity[0][7]_i_4_0\ : in STD_LOGIC;
    \parity_reg[1][6]_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[8]\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[8]_0\ : in STD_LOGIC;
    \parity[0][7]_i_3\ : in STD_LOGIC;
    \parity[0][7]_i_3_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data[8]_i_5_0\ : in STD_LOGIC;
    \parity[3][7]_i_2\ : in STD_LOGIC;
    \packet_type_reg[2]_1\ : in STD_LOGIC;
    \packet_type_reg[1]_1\ : in STD_LOGIC;
    packet_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \packet_type_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_audio_clock_regeneration_packet : entity is "audio_clock_regeneration_packet";
end blockone_videomodule_0_0_audio_clock_regeneration_packet;

architecture STRUCTURE of blockone_videomodule_0_0_audio_clock_regeneration_packet is
  signal clk_audio_counter : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clk_audio_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal clk_audio_counter_wrap : STD_LOGIC;
  signal clk_audio_counter_wrap_i_1_n_0 : STD_LOGIC;
  signal clk_audio_counter_wrap_i_2_n_0 : STD_LOGIC;
  signal \clk_audio_counter_wrap_synchronizer_chain_reg_n_0_[0]\ : STD_LOGIC;
  signal \^counter_reg[3]\ : STD_LOGIC;
  signal \^counter_reg[3]_1\ : STD_LOGIC;
  signal \^counter_reg[3]_3\ : STD_LOGIC;
  signal \^counter_reg[4]\ : STD_LOGIC;
  signal \^counter_reg[4]_1\ : STD_LOGIC;
  signal \cycle_time_stamp[0]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal cycle_time_stamp_counter_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \^cycle_time_stamp_reg[3]_0\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^cycle_time_stamp_reg[7]_0\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cycle_time_stamp_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal internal_clk_audio_counter_wrap : STD_LOGIC;
  signal internal_clk_audio_counter_wrap_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \packet_type[7]_i_3_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_13_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_17_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_31_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_33_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_43_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_45_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_12_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_21_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_30_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_37_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_39_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_47_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_49_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_8_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_34_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_35_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_36_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_45_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_46_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_47_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_48_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_5_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_16_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_17_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_18_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_19_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_9_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_15_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_16_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_17_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_14_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_18_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_34_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_35_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_17_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_18_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_31_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_7_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_13_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_26_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_27_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_10_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_11_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_5_n_0\ : STD_LOGIC;
  signal sample_buffer_used1 : STD_LOGIC;
  signal source_product_description_info_frame_sent_i_2_n_0 : STD_LOGIC;
  signal \subs[1][3]_5\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \true_hdmi_output.data_island_data[8]_i_10_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_18_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_19_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.sub[0]_23\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal \true_hdmi_output.sub[1]_0\ : STD_LOGIC_VECTOR ( 30 downto 17 );
  signal \NLW_cycle_time_stamp_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycle_time_stamp_counter_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycle_time_stamp_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycle_time_stamp_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \clk_audio_counter[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \clk_audio_counter[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \clk_audio_counter[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \clk_audio_counter[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of clk_audio_counter_wrap_i_2 : label is "soft_lutpair39";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_counter_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_counter_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \cycle_time_stamp_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of last_clk_audio_counter_wrap_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \packet_type[2]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \packet_type[7]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \parity[0][7]_i_27\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \parity[0][7]_i_28\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \parity[0][7]_i_31\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \parity[1][7]_i_20\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of source_product_description_info_frame_sent_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[8]_i_18\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[8]_i_19\ : label is "soft_lutpair33";
begin
  \counter_reg[3]\ <= \^counter_reg[3]\;
  \counter_reg[3]_1\ <= \^counter_reg[3]_1\;
  \counter_reg[3]_3\ <= \^counter_reg[3]_3\;
  \counter_reg[4]\ <= \^counter_reg[4]\;
  \counter_reg[4]_1\ <= \^counter_reg[4]_1\;
  \cycle_time_stamp_reg[3]_0\ <= \^cycle_time_stamp_reg[3]_0\;
  \cycle_time_stamp_reg[7]_0\ <= \^cycle_time_stamp_reg[7]_0\;
audio_info_frame_sent_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAABA"
    )
        port map (
      I0 => audio_info_frame_sent,
      I1 => sample_buffer_ready,
      I2 => \true_hdmi_output.packet_enable\,
      I3 => \packet_type_reg[1]_0\,
      I4 => clk_audio_counter_wrap,
      I5 => \packet_type_reg[2]_0\,
      O => audio_info_frame_sent_reg
    );
\audio_sample_word_packet[3][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000020"
    )
        port map (
      I0 => \true_hdmi_output.packet_enable\,
      I1 => \packet_type_reg[2]_0\,
      I2 => sample_buffer_ready,
      I3 => clk_audio_counter_wrap,
      I4 => \packet_type_reg[1]_0\,
      O => E(0)
    );
auxiliary_video_information_info_frame_sent_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF04FF00"
    )
        port map (
      I0 => sample_buffer_used1,
      I1 => \true_hdmi_output.packet_enable\,
      I2 => sample_buffer_ready,
      I3 => auxiliary_video_information_info_frame_sent,
      I4 => audio_info_frame_sent,
      I5 => \packet_type_reg[2]_0\,
      O => sample_buffer_ready_reg
    );
\clk_audio_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_audio_counter(0),
      O => \p_1_in__0\(0)
    );
\clk_audio_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_audio_counter(0),
      I1 => clk_audio_counter(1),
      O => \p_1_in__0\(1)
    );
\clk_audio_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clk_audio_counter(0),
      I1 => clk_audio_counter(1),
      I2 => clk_audio_counter(2),
      O => \p_1_in__0\(2)
    );
\clk_audio_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clk_audio_counter(1),
      I1 => clk_audio_counter(0),
      I2 => clk_audio_counter(2),
      I3 => clk_audio_counter(3),
      O => \p_1_in__0\(3)
    );
\clk_audio_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clk_audio_counter(2),
      I1 => clk_audio_counter(0),
      I2 => clk_audio_counter(1),
      I3 => clk_audio_counter(3),
      I4 => clk_audio_counter(4),
      O => \p_1_in__0\(4)
    );
\clk_audio_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => clk_audio_counter(3),
      I1 => clk_audio_counter(1),
      I2 => clk_audio_counter(2),
      I3 => clk_audio_counter(0),
      I4 => clk_audio_counter(5),
      I5 => clk_audio_counter(4),
      O => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clk_audio_counter(3),
      I1 => clk_audio_counter(1),
      I2 => clk_audio_counter(0),
      I3 => clk_audio_counter(2),
      I4 => clk_audio_counter(4),
      I5 => clk_audio_counter(5),
      O => \p_1_in__0\(5)
    );
\clk_audio_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(0),
      Q => clk_audio_counter(0),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => clk_audio_counter(1),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => clk_audio_counter(2),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => clk_audio_counter(3),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => clk_audio_counter(4),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
\clk_audio_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => clk_audio_counter(5),
      R => \clk_audio_counter[5]_i_1_n_0\
    );
clk_audio_counter_wrap_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_audio_counter_wrap_synchronizer_chain_reg_n_0_[0]\,
      I1 => p_1_in,
      O => clk_audio_counter_wrap_i_1_n_0
    );
clk_audio_counter_wrap_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_audio_counter_wrap,
      O => clk_audio_counter_wrap_i_2_n_0
    );
clk_audio_counter_wrap_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => clk_audio_counter_wrap_i_2_n_0,
      Q => clk_audio_counter_wrap,
      R => '0'
    );
\clk_audio_counter_wrap_synchronizer_chain_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => p_1_in,
      Q => \clk_audio_counter_wrap_synchronizer_chain_reg_n_0_[0]\,
      R => '0'
    );
\clk_audio_counter_wrap_synchronizer_chain_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => internal_clk_audio_counter_wrap,
      Q => p_1_in,
      R => '0'
    );
\cycle_time_stamp[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycle_time_stamp_counter_reg(0),
      O => \cycle_time_stamp[0]_i_1_n_0\
    );
\cycle_time_stamp_counter[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycle_time_stamp_counter_reg(0),
      O => \cycle_time_stamp_counter[0]_i_2_n_0\
    );
\cycle_time_stamp_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[0]_i_1_n_7\,
      Q => cycle_time_stamp_counter_reg(0),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_time_stamp_counter_reg[0]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_counter_reg[0]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_counter_reg[0]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cycle_time_stamp_counter_reg[0]_i_1_n_4\,
      O(2) => \cycle_time_stamp_counter_reg[0]_i_1_n_5\,
      O(1) => \cycle_time_stamp_counter_reg[0]_i_1_n_6\,
      O(0) => \cycle_time_stamp_counter_reg[0]_i_1_n_7\,
      S(3 downto 1) => cycle_time_stamp_counter_reg(3 downto 1),
      S(0) => \cycle_time_stamp_counter[0]_i_2_n_0\
    );
\cycle_time_stamp_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[8]_i_1_n_5\,
      Q => cycle_time_stamp_counter_reg(10),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[8]_i_1_n_4\,
      Q => cycle_time_stamp_counter_reg(11),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[12]_i_1_n_7\,
      Q => cycle_time_stamp_counter_reg(12),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_counter_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cycle_time_stamp_counter_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycle_time_stamp_counter_reg[12]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cycle_time_stamp_counter_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \cycle_time_stamp_counter_reg[12]_i_1_n_5\,
      O(1) => \cycle_time_stamp_counter_reg[12]_i_1_n_6\,
      O(0) => \cycle_time_stamp_counter_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => cycle_time_stamp_counter_reg(14 downto 12)
    );
\cycle_time_stamp_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[12]_i_1_n_6\,
      Q => cycle_time_stamp_counter_reg(13),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[12]_i_1_n_5\,
      Q => cycle_time_stamp_counter_reg(14),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[0]_i_1_n_6\,
      Q => cycle_time_stamp_counter_reg(1),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[0]_i_1_n_5\,
      Q => cycle_time_stamp_counter_reg(2),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[0]_i_1_n_4\,
      Q => cycle_time_stamp_counter_reg(3),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[4]_i_1_n_7\,
      Q => cycle_time_stamp_counter_reg(4),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_counter_reg[0]_i_1_n_0\,
      CO(3) => \cycle_time_stamp_counter_reg[4]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_counter_reg[4]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_counter_reg[4]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_time_stamp_counter_reg[4]_i_1_n_4\,
      O(2) => \cycle_time_stamp_counter_reg[4]_i_1_n_5\,
      O(1) => \cycle_time_stamp_counter_reg[4]_i_1_n_6\,
      O(0) => \cycle_time_stamp_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => cycle_time_stamp_counter_reg(7 downto 4)
    );
\cycle_time_stamp_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[4]_i_1_n_6\,
      Q => cycle_time_stamp_counter_reg(5),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[4]_i_1_n_5\,
      Q => cycle_time_stamp_counter_reg(6),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[4]_i_1_n_4\,
      Q => cycle_time_stamp_counter_reg(7),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[8]_i_1_n_7\,
      Q => cycle_time_stamp_counter_reg(8),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_counter_reg[4]_i_1_n_0\,
      CO(3) => \cycle_time_stamp_counter_reg[8]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_counter_reg[8]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_counter_reg[8]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_time_stamp_counter_reg[8]_i_1_n_4\,
      O(2) => \cycle_time_stamp_counter_reg[8]_i_1_n_5\,
      O(1) => \cycle_time_stamp_counter_reg[8]_i_1_n_6\,
      O(0) => \cycle_time_stamp_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => cycle_time_stamp_counter_reg(11 downto 8)
    );
\cycle_time_stamp_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cycle_time_stamp_counter_reg[8]_i_1_n_6\,
      Q => cycle_time_stamp_counter_reg(9),
      R => clk_audio_counter_wrap_i_1_n_0
    );
\cycle_time_stamp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp[0]_i_1_n_0\,
      Q => \subs[1][3]_5\(24),
      R => '0'
    );
\cycle_time_stamp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[12]_i_1_n_6\,
      Q => \subs[1][3]_5\(18),
      R => '0'
    );
\cycle_time_stamp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[12]_i_1_n_5\,
      Q => \subs[1][3]_5\(19),
      R => '0'
    );
\cycle_time_stamp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[12]_i_1_n_4\,
      Q => \subs[1][3]_5\(20),
      R => '0'
    );
\cycle_time_stamp_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_reg[8]_i_1_n_0\,
      CO(3) => \cycle_time_stamp_reg[12]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_reg[12]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_reg[12]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_time_stamp_reg[12]_i_1_n_4\,
      O(2) => \cycle_time_stamp_reg[12]_i_1_n_5\,
      O(1) => \cycle_time_stamp_reg[12]_i_1_n_6\,
      O(0) => \cycle_time_stamp_reg[12]_i_1_n_7\,
      S(3 downto 0) => cycle_time_stamp_counter_reg(12 downto 9)
    );
\cycle_time_stamp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[14]_i_1_n_7\,
      Q => \subs[1][3]_5\(21),
      R => '0'
    );
\cycle_time_stamp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[14]_i_1_n_6\,
      Q => \subs[1][3]_5\(22),
      R => '0'
    );
\cycle_time_stamp_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_cycle_time_stamp_reg[14]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cycle_time_stamp_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_cycle_time_stamp_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \cycle_time_stamp_reg[14]_i_1_n_6\,
      O(0) => \cycle_time_stamp_reg[14]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => cycle_time_stamp_counter_reg(14 downto 13)
    );
\cycle_time_stamp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[4]_i_1_n_7\,
      Q => \subs[1][3]_5\(25),
      R => '0'
    );
\cycle_time_stamp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[4]_i_1_n_6\,
      Q => \subs[1][3]_5\(26),
      R => '0'
    );
\cycle_time_stamp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[4]_i_1_n_5\,
      Q => \subs[1][3]_5\(27),
      R => '0'
    );
\cycle_time_stamp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[4]_i_1_n_4\,
      Q => \subs[1][3]_5\(28),
      R => '0'
    );
\cycle_time_stamp_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycle_time_stamp_reg[4]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_reg[4]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_reg[4]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_reg[4]_i_1_n_3\,
      CYINIT => cycle_time_stamp_counter_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_time_stamp_reg[4]_i_1_n_4\,
      O(2) => \cycle_time_stamp_reg[4]_i_1_n_5\,
      O(1) => \cycle_time_stamp_reg[4]_i_1_n_6\,
      O(0) => \cycle_time_stamp_reg[4]_i_1_n_7\,
      S(3 downto 0) => cycle_time_stamp_counter_reg(4 downto 1)
    );
\cycle_time_stamp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[8]_i_1_n_7\,
      Q => \subs[1][3]_5\(29),
      R => '0'
    );
\cycle_time_stamp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[8]_i_1_n_6\,
      Q => \subs[1][3]_5\(30),
      R => '0'
    );
\cycle_time_stamp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[8]_i_1_n_5\,
      Q => \subs[1][3]_5\(31),
      R => '0'
    );
\cycle_time_stamp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[8]_i_1_n_4\,
      Q => \subs[1][3]_5\(16),
      R => '0'
    );
\cycle_time_stamp_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycle_time_stamp_reg[4]_i_1_n_0\,
      CO(3) => \cycle_time_stamp_reg[8]_i_1_n_0\,
      CO(2) => \cycle_time_stamp_reg[8]_i_1_n_1\,
      CO(1) => \cycle_time_stamp_reg[8]_i_1_n_2\,
      CO(0) => \cycle_time_stamp_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycle_time_stamp_reg[8]_i_1_n_4\,
      O(2) => \cycle_time_stamp_reg[8]_i_1_n_5\,
      O(1) => \cycle_time_stamp_reg[8]_i_1_n_6\,
      O(0) => \cycle_time_stamp_reg[8]_i_1_n_7\,
      S(3 downto 0) => cycle_time_stamp_counter_reg(8 downto 5)
    );
\cycle_time_stamp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => clk_audio_counter_wrap_i_1_n_0,
      D => \cycle_time_stamp_reg[12]_i_1_n_7\,
      Q => \subs[1][3]_5\(17),
      R => '0'
    );
internal_clk_audio_counter_wrap_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_audio_counter[5]_i_1_n_0\,
      I1 => internal_clk_audio_counter_wrap,
      O => internal_clk_audio_counter_wrap_i_1_n_0
    );
internal_clk_audio_counter_wrap_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => internal_clk_audio_counter_wrap_i_1_n_0,
      Q => internal_clk_audio_counter_wrap,
      R => '0'
    );
last_clk_audio_counter_wrap_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \packet_type_reg[1]_0\,
      I1 => clk_audio_counter_wrap,
      I2 => \true_hdmi_output.packet_enable\,
      I3 => \packet_type_reg[2]_0\,
      O => last_clk_audio_counter_wrap_reg
    );
\packet_type[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACAFAFACA"
    )
        port map (
      I0 => \packet_type_reg[0]_0\,
      I1 => packet_type(0),
      I2 => \true_hdmi_output.packet_enable\,
      I3 => \packet_type_reg[1]_0\,
      I4 => clk_audio_counter_wrap,
      I5 => \packet_type_reg[2]_0\,
      O => \packet_type_reg[0]\
    );
\packet_type[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACA0A0ACA"
    )
        port map (
      I0 => \packet_type_reg[1]_1\,
      I1 => packet_type(1),
      I2 => \true_hdmi_output.packet_enable\,
      I3 => \packet_type_reg[1]_0\,
      I4 => clk_audio_counter_wrap,
      I5 => \packet_type_reg[2]_0\,
      O => \packet_type_reg[1]\
    );
\packet_type[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A3A3A0A0A0A3A"
    )
        port map (
      I0 => \packet_type_reg[2]_1\,
      I1 => audio_info_frame_sent,
      I2 => \true_hdmi_output.packet_enable\,
      I3 => sample_buffer_used1,
      I4 => sample_buffer_ready,
      I5 => \packet_type_reg[2]_0\,
      O => \packet_type_reg[2]\
    );
\packet_type[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_audio_counter_wrap,
      I1 => \packet_type_reg[1]_0\,
      O => sample_buffer_used1
    );
\packet_type[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEEEEE"
    )
        port map (
      I0 => \packet_type_reg[7]_0\,
      I1 => \true_hdmi_output.packet_enable\,
      I2 => auxiliary_video_information_info_frame_sent,
      I3 => source_product_description_info_frame_sent,
      I4 => audio_info_frame_sent,
      I5 => \packet_type[7]_i_3_n_0\,
      O => \packet_type_reg[7]\
    );
\packet_type[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45540000"
    )
        port map (
      I0 => \packet_type_reg[2]_0\,
      I1 => sample_buffer_ready,
      I2 => \packet_type_reg[1]_0\,
      I3 => clk_audio_counter_wrap,
      I4 => \true_hdmi_output.packet_enable\,
      O => \packet_type[7]_i_3_n_0\
    );
\parity[0][7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \true_hdmi_output.sub[0]_23\(31),
      I1 => \parity_reg[1][6]\(0),
      I2 => \true_hdmi_output.sub[0]_23\(29),
      I3 => \parity_reg[1][6]\(1),
      I4 => \^cycle_time_stamp_reg[3]_0\,
      O => \parity[0][7]_i_13_n_0\
    );
\parity[0][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \true_hdmi_output.sub[1]_0\(30),
      I1 => \parity[0][7]_i_31_n_0\,
      I2 => \parity_reg[1][6]\(1),
      I3 => \true_hdmi_output.sub[0]_23\(26),
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity[0][7]_i_33_n_0\,
      O => \parity[0][7]_i_17_n_0\
    );
\parity[0][7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \parity[0][7]_i_13_1\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \subs[1][3]_5\(31),
      O => \true_hdmi_output.sub[0]_23\(31)
    );
\parity[0][7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \subs[1][3]_5\(29),
      O => \true_hdmi_output.sub[0]_23\(29)
    );
\parity[0][7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \subs[1][3]_5\(28),
      I1 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \packet_type_reg[7]_0\,
      O => \parity[0][7]_i_31_n_0\
    );
\parity[0][7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \subs[1][3]_5\(26),
      O => \true_hdmi_output.sub[0]_23\(26)
    );
\parity[0][7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \subs[1][3]_5\(24),
      I1 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \packet_type_reg[7]_0\,
      O => \parity[0][7]_i_33_n_0\
    );
\parity[0][7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity_reg[0][7]_i_35_0\(0),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(16),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[0][7]_i_43_n_0\
    );
\parity[0][7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(18),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity_reg[0][7]_i_35_0\(2),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[0]_23\(18)
    );
\parity[0][7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity_reg[0][7]_i_35_0\(4),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(20),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[0][7]_i_45_n_0\
    );
\parity[0][7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(22),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity_reg[0][7]_i_35_0\(6),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[0]_23\(22)
    );
\parity[0][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[0][7]_i_13_n_0\,
      I1 => \parity_reg[0][7]_i_14_n_0\,
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity[0][7]_i_3\,
      I4 => \parity_reg[1][6]\(2),
      I5 => \parity[0][7]_i_3_0\,
      O => \counter_reg[3]_4\
    );
\parity[0][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[0][7]_i_17_n_0\,
      I1 => \parity_reg[0][7]_i_18_n_0\,
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity[0][7]_i_4\,
      I4 => \parity_reg[1][6]\(2),
      I5 => \parity[0][7]_i_4_0\,
      O => \^counter_reg[3]_3\
    );
\parity[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33E200E2"
    )
        port map (
      I0 => \parity_reg[1][1]\,
      I1 => \parity_reg[1][6]\(3),
      I2 => \parity[1][7]_i_12_n_0\,
      I3 => \parity_reg[1][6]\(4),
      I4 => \parity_reg[1][1]_0\,
      I5 => \parity_reg[1][7]_1\,
      O => \counter_reg[3]_0\
    );
\parity[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11110111EEEEFEEE"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => \true_hdmi_output.data_island_data_reg[5]_0\,
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity_reg[1][6]\(4),
      I4 => \parity_reg[1][6]_0\,
      I5 => \parity_reg[1][7]_0\(0),
      O => \parity_reg[1][0]\(0)
    );
\parity[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1EE1E1E1E11E"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => \parity_reg[1][7]\,
      I2 => \parity_reg[1][7]_0\(0),
      I3 => \^counter_reg[4]\,
      I4 => \parity_reg[1][7]_1\,
      I5 => \parity_reg[1][7]_0\(1),
      O => \parity_reg[1][0]\(1)
    );
\parity[1][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \^cycle_time_stamp_reg[7]_0\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \^cycle_time_stamp_reg[3]_0\,
      I3 => \parity_reg[1][6]\(2),
      I4 => \parity[1][7]_i_30_n_0\,
      I5 => \parity_reg[1][7]_i_31_n_0\,
      O => \parity[1][7]_i_12_n_0\
    );
\parity[1][7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \subs[1][3]_5\(30),
      O => \true_hdmi_output.sub[1]_0\(30)
    );
\parity[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \parity_reg[1][6]_1\,
      I1 => \parity_reg[1][6]\(3),
      I2 => \parity_reg[1][7]_i_7_n_0\,
      I3 => \parity_reg[1][6]\(2),
      I4 => \parity[1][7]_i_8_n_0\,
      I5 => \parity_reg[1][6]\(4),
      O => \^counter_reg[3]\
    );
\parity[1][7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \subs[1][3]_5\(28),
      O => \true_hdmi_output.sub[1]_0\(28)
    );
\parity[1][7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \subs[1][3]_5\(26),
      I1 => \parity_reg[1][6]\(0),
      I2 => \subs[1][3]_5\(24),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I5 => \packet_type_reg[7]_0\,
      O => \parity[1][7]_i_21_n_0\
    );
\parity[1][7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \subs[1][3]_5\(31),
      I1 => \parity_reg[1][6]\(0),
      I2 => \subs[1][3]_5\(29),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I5 => \packet_type_reg[7]_0\,
      O => \^cycle_time_stamp_reg[7]_0\
    );
\parity[1][7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \subs[1][3]_5\(27),
      I1 => \parity_reg[1][6]\(0),
      I2 => \subs[1][3]_5\(25),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I5 => \packet_type_reg[7]_0\,
      O => \^cycle_time_stamp_reg[3]_0\
    );
\parity[1][7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I1 => \parity[1][7]_i_12_0\(7),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I3 => \packet_type_reg[7]_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity[1][7]_i_47_n_0\,
      O => \parity[1][7]_i_30_n_0\
    );
\parity[1][7]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[1][7]_i_12_0\(0),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(16),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[1][7]_i_37_n_0\
    );
\parity[1][7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(18),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity[1][7]_i_12_0\(2),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[1]_0\(18)
    );
\parity[1][7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[1][7]_i_12_0\(4),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(20),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[1][7]_i_39_n_0\
    );
\parity[1][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \parity_reg[1][1]_0\,
      I1 => \parity_reg[1][6]\(4),
      I2 => \parity[1][7]_i_12_n_0\,
      I3 => \parity_reg[1][6]\(3),
      I4 => \parity_reg[1][1]\,
      O => \^counter_reg[4]\
    );
\parity[1][7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(22),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity[1][7]_i_12_0\(6),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[1]_0\(22)
    );
\parity[1][7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[1][7]_i_12_0\(5),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(21),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[1][7]_i_47_n_0\
    );
\parity[1][7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(17),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity[1][7]_i_12_0\(1),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[1]_0\(17)
    );
\parity[1][7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[1][7]_i_12_0\(3),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(19),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[1][7]_i_49_n_0\
    );
\parity[1][7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \true_hdmi_output.sub[1]_0\(30),
      I1 => \parity_reg[1][6]\(0),
      I2 => \true_hdmi_output.sub[1]_0\(28),
      I3 => \parity_reg[1][6]\(1),
      I4 => \parity[1][7]_i_21_n_0\,
      O => \parity[1][7]_i_8_n_0\
    );
\parity[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^counter_reg[4]_1\,
      I1 => \parity_reg[2][6]\(0),
      O => \parity_reg[2][0]\(0)
    );
\parity[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A303A3F3"
    )
        port map (
      I0 => \parity_reg[2][6]_0\,
      I1 => \parity[2][7]_i_5_n_0\,
      I2 => \parity_reg[1][6]\(4),
      I3 => \parity_reg[1][6]\(3),
      I4 => \parity_reg[2][6]_1\,
      O => \^counter_reg[4]_1\
    );
\parity[2][7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I1 => \parity[2][7]_i_9\(7),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I3 => \packet_type_reg[7]_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity[2][7]_i_34_n_0\,
      O => \audio_sample_word_packet_reg[2][0][23]\
    );
\parity[2][7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(5),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(21),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_34_n_0\
    );
\parity[2][7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(1),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(17),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_35_n_0\
    );
\parity[2][7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(3),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(19),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_36_n_0\
    );
\parity[2][7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(0),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(16),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_45_n_0\
    );
\parity[2][7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(2),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(18),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_46_n_0\
    );
\parity[2][7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(4),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(20),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_47_n_0\
    );
\parity[2][7]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => \parity[2][7]_i_9\(6),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(22),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[2][7]_i_48_n_0\
    );
\parity[2][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \parity[2][7]_i_2_0\,
      I1 => \parity_reg[2][7]_i_13_n_0\,
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity_reg[1][6]\(2),
      I4 => \parity[3][6]_i_4_n_0\,
      O => \parity[2][7]_i_5_n_0\
    );
\parity[3][6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(0),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(16),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][6]_i_16_n_0\
    );
\parity[3][6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(2),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(18),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][6]_i_17_n_0\
    );
\parity[3][6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(4),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(20),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][6]_i_18_n_0\
    );
\parity[3][6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(6),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(22),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][6]_i_19_n_0\
    );
\parity[3][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \parity[3][6]_i_4_n_0\,
      I1 => \parity_reg[3][6]_i_5_n_0\,
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity_reg[3][6]\,
      I4 => \parity_reg[1][6]\(2),
      O => \^counter_reg[3]_1\
    );
\parity[3][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parity[3][6]_i_9_n_0\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \parity[1][7]_i_21_n_0\,
      O => \parity[3][6]_i_4_n_0\
    );
\parity[3][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \subs[1][3]_5\(30),
      I1 => \parity_reg[1][6]\(0),
      I2 => \subs[1][3]_5\(28),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I4 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I5 => \packet_type_reg[7]_0\,
      O => \parity[3][6]_i_9_n_0\
    );
\parity[3][7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(5),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(21),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][7]_i_15_n_0\
    );
\parity[3][7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(3),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(19),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][7]_i_16_n_0\
    );
\parity[3][7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I1 => Q(1),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \subs[1][3]_5\(17),
      I4 => \packet_type_reg[7]_0\,
      O => \parity[3][7]_i_17_n_0\
    );
\parity[3][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[3][7]_i_2\,
      I1 => \parity[3][7]_i_15_n_0\,
      I2 => \parity_reg[1][6]\(1),
      I3 => \parity[3][7]_i_16_n_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity[3][7]_i_17_n_0\,
      O => \counter_reg[1]\
    );
\parity_reg[0][7]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \true_hdmi_output.data_island_data_reg[8]_i_12_n_0\,
      I1 => \true_hdmi_output.data_island_data_reg[8]_i_11_n_0\,
      O => \parity_reg[0][7]_i_14_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[0][7]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[0][7]_i_34_n_0\,
      I1 => \parity_reg[0][7]_i_35_n_0\,
      O => \parity_reg[0][7]_i_18_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[0][7]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[0][7]_i_43_n_0\,
      I1 => \true_hdmi_output.sub[0]_23\(18),
      O => \parity_reg[0][7]_i_34_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[0][7]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[0][7]_i_45_n_0\,
      I1 => \true_hdmi_output.sub[0]_23\(22),
      O => \parity_reg[0][7]_i_35_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_37_n_0\,
      I1 => \true_hdmi_output.sub[1]_0\(18),
      O => \parity_reg[1][7]_i_17_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_39_n_0\,
      I1 => \true_hdmi_output.sub[1]_0\(22),
      O => \parity_reg[1][7]_i_18_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[1]_0\(17),
      I1 => \parity[1][7]_i_49_n_0\,
      O => \parity_reg[1][7]_i_31_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[1][7]_i_17_n_0\,
      I1 => \parity_reg[1][7]_i_18_n_0\,
      O => \parity_reg[1][7]_i_7_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[2][7]_i_26_n_0\,
      I1 => \parity_reg[2][7]_i_27_n_0\,
      O => \parity_reg[2][7]_i_13_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_35_n_0\,
      I1 => \parity[2][7]_i_36_n_0\,
      O => \counter_reg[0]\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[2][7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_45_n_0\,
      I1 => \parity[2][7]_i_46_n_0\,
      O => \parity_reg[2][7]_i_26_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[2][7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_47_n_0\,
      I1 => \parity[2][7]_i_48_n_0\,
      O => \parity_reg[2][7]_i_27_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[3][6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][6]_i_16_n_0\,
      I1 => \parity[3][6]_i_17_n_0\,
      O => \parity_reg[3][6]_i_10_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[3][6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][6]_i_18_n_0\,
      I1 => \parity[3][6]_i_19_n_0\,
      O => \parity_reg[3][6]_i_11_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[3][6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[3][6]_i_10_n_0\,
      I1 => \parity_reg[3][6]_i_11_n_0\,
      O => \parity_reg[3][6]_i_5_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \^counter_reg[3]_1\,
      I1 => \true_hdmi_output.data_island_data_reg[7]\,
      O => \counter_reg[4]_0\,
      S => \parity_reg[1][6]\(4)
    );
source_product_description_info_frame_sent_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => source_product_description_info_frame_sent,
      I1 => auxiliary_video_information_info_frame_sent,
      I2 => audio_info_frame_sent,
      I3 => source_product_description_info_frame_sent_i_2_n_0,
      I4 => \true_hdmi_output.packet_enable\,
      I5 => \packet_type_reg[2]_0\,
      O => source_product_description_info_frame_sent_reg
    );
source_product_description_info_frame_sent_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => sample_buffer_ready,
      I1 => \true_hdmi_output.packet_enable\,
      I2 => \packet_type_reg[1]_0\,
      I3 => clk_audio_counter_wrap,
      O => source_product_description_info_frame_sent_i_2_n_0
    );
\true_hdmi_output.data_island_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF55"
    )
        port map (
      I0 => \^counter_reg[3]_3\,
      I1 => \parity_reg[1][6]\(3),
      I2 => \true_hdmi_output.data_island_data_reg[4]\,
      I3 => \parity_reg[1][6]\(4),
      O => \counter_reg[3]_2\
    );
\true_hdmi_output.data_island_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^counter_reg[3]\,
      I1 => \true_hdmi_output.data_island_data_reg[5]\,
      I2 => \true_hdmi_output.data_island_data_reg[5]_0\,
      O => D(0)
    );
\true_hdmi_output.data_island_data[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[0][7]_i_13_1\,
      I1 => \true_hdmi_output.data_island_data[8]_i_18_n_0\,
      I2 => \parity_reg[1][6]\(0),
      I3 => \parity[0][7]_i_13_0\,
      I4 => \packet_type_reg[7]_0\,
      I5 => \true_hdmi_output.data_island_data[8]_i_19_n_0\,
      O => \true_hdmi_output.data_island_data[8]_i_10_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I1 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I2 => \subs[1][3]_5\(31),
      O => \true_hdmi_output.data_island_data[8]_i_18_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I1 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      I2 => \subs[1][3]_5\(29),
      O => \true_hdmi_output.data_island_data[8]_i_19_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[8]\,
      I1 => \parity_reg[1][6]\(4),
      I2 => \true_hdmi_output.data_island_data[8]_i_5_n_0\,
      I3 => \parity_reg[1][6]\(3),
      I4 => \true_hdmi_output.data_island_data_reg[8]_0\,
      O => \counter_reg[4]_3\
    );
\true_hdmi_output.data_island_data[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(21),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity_reg[0][7]_i_35_0\(5),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[0]_23\(21)
    );
\true_hdmi_output.data_island_data[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \parity[0][7]_i_13_0\,
      I1 => \packet_type_reg[7]_0\,
      I2 => \subs[1][3]_5\(17),
      I3 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I4 => \parity_reg[0][7]_i_35_0\(1),
      I5 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[0]_23\(17)
    );
\true_hdmi_output.data_island_data[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A4F4A"
    )
        port map (
      I0 => \packet_type_reg[7]_0\,
      I1 => \subs[1][3]_5\(19),
      I2 => \true_hdmi_output.data_island_data[8]_i_10_1\,
      I3 => \parity_reg[0][7]_i_35_0\(3),
      I4 => \true_hdmi_output.data_island_data[8]_i_10_0\,
      O => \true_hdmi_output.sub[0]_23\(19)
    );
\true_hdmi_output.data_island_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_10_n_0\,
      I1 => \^cycle_time_stamp_reg[3]_0\,
      I2 => \parity_reg[1][6]\(2),
      I3 => \true_hdmi_output.data_island_data_reg[8]_i_11_n_0\,
      I4 => \parity_reg[1][6]\(1),
      I5 => \true_hdmi_output.data_island_data_reg[8]_i_12_n_0\,
      O => \true_hdmi_output.data_island_data[8]_i_5_n_0\
    );
\true_hdmi_output.data_island_data_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_5_n_0\,
      I1 => \true_hdmi_output.data_island_data_reg[6]\,
      O => \counter_reg[4]_2\,
      S => \parity_reg[1][6]\(4)
    );
\true_hdmi_output.data_island_data_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[0]_23\(21),
      I1 => \true_hdmi_output.data_island_data[8]_i_5_0\,
      O => \true_hdmi_output.data_island_data_reg[8]_i_11_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\true_hdmi_output.data_island_data_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[0]_23\(17),
      I1 => \true_hdmi_output.sub[0]_23\(19),
      O => \true_hdmi_output.data_island_data_reg[8]_i_12_n_0\,
      S => \parity_reg[1][6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_packet_assembler is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    frame_counter10_in : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \parity_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[3]_0\ : out STD_LOGIC;
    \counter_reg[1]_0\ : out STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[7]\ : in STD_LOGIC;
    \parity_reg[4][7]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[5]\ : in STD_LOGIC;
    \parity_reg[1][1]_1\ : in STD_LOGIC;
    \parity_reg[1][1]_2\ : in STD_LOGIC;
    \parity_reg[1][1]_3\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[9]\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[9]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[9]_1\ : in STD_LOGIC;
    \parity_reg[3][6]_0\ : in STD_LOGIC;
    \parity_reg[3][6]_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[6]\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[6]_0\ : in STD_LOGIC;
    \parity_reg[2][1]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[4]\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[4]_0\ : in STD_LOGIC;
    \parity_reg[0][7]_0\ : in STD_LOGIC;
    \parity_reg[0][7]_1\ : in STD_LOGIC;
    \parity_reg[2][0]_0\ : in STD_LOGIC;
    \parity_reg[2][0]_1\ : in STD_LOGIC;
    \parity_reg[2][0]_2\ : in STD_LOGIC;
    \parity_reg[2][0]_3\ : in STD_LOGIC;
    \parity[2][7]_i_3_0\ : in STD_LOGIC;
    \parity[2][7]_i_3_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[8]\ : in STD_LOGIC;
    \parity_reg[0][0]_0\ : in STD_LOGIC;
    \parity_reg[0][0]_1\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[8]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[8]_1\ : in STD_LOGIC;
    \parity_reg[3][0]_0\ : in STD_LOGIC;
    \parity_reg[3][0]_1\ : in STD_LOGIC;
    \parity_reg[3][0]_2\ : in STD_LOGIC;
    \parity_reg[3][0]_3\ : in STD_LOGIC;
    \parity[2][7]_i_9_0\ : in STD_LOGIC;
    \parity[2][7]_i_9_1\ : in STD_LOGIC;
    \parity_reg[3][0]_4\ : in STD_LOGIC;
    \parity_reg[3][0]_5\ : in STD_LOGIC;
    \true_hdmi_output.header\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \parity_reg[4][1]_0\ : in STD_LOGIC;
    \true_hdmi_output.data_island_period\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    \parity_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \parity_reg[2][6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_packet_assembler : entity is "packet_assembler";
end blockone_videomodule_0_0_packet_assembler;

architecture STRUCTURE of blockone_videomodule_0_0_packet_assembler is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bch4 : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \bch[0]_25\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \bch[1]_26\ : STD_LOGIC_VECTOR ( 63 downto 58 );
  signal \bch[2]_27\ : STD_LOGIC_VECTOR ( 63 downto 57 );
  signal \bch[3]_28\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \^counter_reg[1]_0\ : STD_LOGIC;
  signal \^counter_reg[3]_0\ : STD_LOGIC;
  signal \^counter_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal next_ecc0_return : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_ecc1_return : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_ecc2_return : STD_LOGIC_VECTOR ( 1 to 1 );
  signal next_ecc3_return : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_ecc_return : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_31_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_36_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal parity : STD_LOGIC;
  signal \parity[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \parity[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_9_n_0\ : STD_LOGIC;
  signal \parity[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_6_n_0\ : STD_LOGIC;
  signal \parity[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \parity[4][7]_i_6_n_0\ : STD_LOGIC;
  signal \^parity_reg[1][1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \true_hdmi_output.data_island_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_9_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \frame_counter[7]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \parity[0][1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \parity[0][7]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \parity[4][0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \parity[4][7]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \parity[4][7]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \parity[4][7]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[11]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[4]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[5]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[6]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[8]_i_4\ : label is "soft_lutpair30";
begin
  Q(0) <= \^q\(0);
  \counter_reg[1]_0\ <= \^counter_reg[1]_0\;
  \counter_reg[3]_0\ <= \^counter_reg[3]_0\;
  \counter_reg[4]_0\(4 downto 0) <= \^counter_reg[4]_0\(4 downto 0);
  \parity_reg[1][1]_0\(1 downto 0) <= \^parity_reg[1][1]_0\(1 downto 0);
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^counter_reg[4]_0\(0),
      O => p_0_in(0)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^counter_reg[4]_0\(1),
      I1 => \^counter_reg[4]_0\(0),
      O => p_0_in(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^counter_reg[4]_0\(2),
      I1 => \^counter_reg[4]_0\(0),
      I2 => \^counter_reg[4]_0\(1),
      O => \counter[2]_i_1_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \^counter_reg[4]_0\(0),
      I3 => \^counter_reg[4]_0\(2),
      O => p_0_in(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^counter_reg[4]_0\(4),
      I1 => \^counter_reg[4]_0\(3),
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(1),
      I4 => \^counter_reg[4]_0\(0),
      O => p_0_in(4)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \true_hdmi_output.data_island_period\,
      D => p_0_in(0),
      Q => \^counter_reg[4]_0\(0),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \true_hdmi_output.data_island_period\,
      D => p_0_in(1),
      Q => \^counter_reg[4]_0\(1),
      R => SR(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \true_hdmi_output.data_island_period\,
      D => \counter[2]_i_1_n_0\,
      Q => \^counter_reg[4]_0\(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \true_hdmi_output.data_island_period\,
      D => p_0_in(3),
      Q => \^counter_reg[4]_0\(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \true_hdmi_output.data_island_period\,
      D => p_0_in(4),
      Q => \^counter_reg[4]_0\(4),
      R => SR(0)
    );
\frame_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \^counter_reg[4]_0\(0),
      I3 => \^counter_reg[4]_0\(4),
      I4 => \^counter_reg[4]_0\(2),
      O => frame_counter10_in
    );
\parity[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bch[0]_25\(58),
      I1 => \parity[0][7]_i_3_n_0\,
      O => \parity[0][0]_i_1_n_0\
    );
\parity[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \bch[0]_25\(59),
      I1 => \parity[0][7]_i_4_n_0\,
      I2 => \parity[0][7]_i_3_n_0\,
      O => next_ecc_return(1)
    );
\parity[0][6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \parity[0][7]_i_4_n_0\,
      O => p_36_out(0)
    );
\parity[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^counter_reg[4]_0\(2),
      I1 => \^counter_reg[4]_0\(4),
      I2 => \^counter_reg[4]_0\(3),
      O => \parity[0][7]_i_1_n_0\
    );
\parity[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \parity[0][7]_i_3_n_0\,
      I1 => \parity[0][7]_i_4_n_0\,
      O => p_31_out(0)
    );
\parity[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A9AAAA99A99999"
    )
        port map (
      I0 => \bch[0]_25\(57),
      I1 => \true_hdmi_output.data_island_data[8]_i_3_n_0\,
      I2 => \parity_reg[0][0]_0\,
      I3 => \^counter_reg[4]_0\(3),
      I4 => \^counter_reg[4]_0\(4),
      I5 => \parity_reg[0][0]_1\,
      O => \parity[0][7]_i_3_n_0\
    );
\parity[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99AA9999A9A9A9A9"
    )
        port map (
      I0 => \bch[0]_25\(56),
      I1 => \true_hdmi_output.data_island_data_reg[4]_0\,
      I2 => \parity_reg[0][7]_0\,
      I3 => \^counter_reg[4]_0\(3),
      I4 => \parity_reg[0][7]_1\,
      I5 => \^counter_reg[4]_0\(4),
      O => \parity[0][7]_i_4_n_0\
    );
\parity[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => \bch[1]_26\(58),
      I1 => \true_hdmi_output.data_island_data_reg[9]\,
      I2 => \^counter_reg[3]_0\,
      I3 => \^parity_reg[1][1]_0\(1),
      O => next_ecc0_return(0)
    );
\parity[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \bch[1]_26\(59),
      I1 => \^parity_reg[1][1]_0\(1),
      I2 => \parity_reg[1][1]_1\,
      I3 => \^parity_reg[1][1]_0\(0),
      I4 => \parity_reg[1][1]_2\,
      I5 => \parity_reg[1][1]_3\,
      O => next_ecc0_return(1)
    );
\parity[1][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(4),
      I2 => \true_hdmi_output.data_island_data_reg[9]_0\,
      I3 => \true_hdmi_output.data_island_data_reg[9]_1\,
      O => \^counter_reg[3]_0\
    );
\parity[2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => \bch[2]_27\(58),
      I1 => \parity[2][7]_i_3_n_0\,
      I2 => \parity[2][7]_i_4_n_0\,
      I3 => \bch[2]_27\(57),
      O => \parity[2][0]_i_1_n_0\
    );
\parity[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966969996996966"
    )
        port map (
      I0 => \bch[2]_27\(59),
      I1 => \bch[2]_27\(57),
      I2 => \parity[2][7]_i_4_n_0\,
      I3 => \parity[2][7]_i_3_n_0\,
      I4 => \^q\(0),
      I5 => \parity_reg[2][1]_0\,
      O => next_ecc1_return(1)
    );
\parity[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \parity_reg[2][1]_0\,
      I1 => \^q\(0),
      I2 => \parity[2][7]_i_3_n_0\,
      I3 => \parity[2][7]_i_4_n_0\,
      I4 => \bch[2]_27\(57),
      O => p_13_out(0)
    );
\parity[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44CC44FF47FF77"
    )
        port map (
      I0 => \parity_reg[2][0]_2\,
      I1 => \^counter_reg[4]_0\(4),
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \parity_reg[2][0]_3\,
      I5 => \parity[2][7]_i_9_n_0\,
      O => \parity[2][7]_i_3_n_0\
    );
\parity[2][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(4),
      I2 => \parity_reg[2][0]_0\,
      I3 => \parity_reg[2][0]_1\,
      O => \parity[2][7]_i_4_n_0\
    );
\parity[2][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABABAAAAAAA"
    )
        port map (
      I0 => \parity[3][7]_i_6_n_0\,
      I1 => \^counter_reg[4]_0\(2),
      I2 => \^counter_reg[4]_0\(3),
      I3 => \parity[2][7]_i_3_0\,
      I4 => \^counter_reg[4]_0\(1),
      I5 => \parity[2][7]_i_3_1\,
      O => \parity[2][7]_i_9_n_0\
    );
\parity[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA65559"
    )
        port map (
      I0 => \bch[3]_28\(58),
      I1 => \parity[3][7]_i_2_n_0\,
      I2 => \parity[3][7]_i_3_n_0\,
      I3 => \parity[3][7]_i_4_n_0\,
      I4 => \bch[3]_28\(57),
      O => \parity[3][0]_i_1_n_0\
    );
\parity[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669696969"
    )
        port map (
      I0 => \bch[3]_28\(59),
      I1 => p_9_out(0),
      I2 => \bch[3]_28\(57),
      I3 => \parity[3][7]_i_4_n_0\,
      I4 => \parity[3][7]_i_3_n_0\,
      I5 => \parity[3][7]_i_2_n_0\,
      O => next_ecc2_return(1)
    );
\parity[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => \bch[3]_28\(56),
      I1 => \parity_reg[3][6]_0\,
      I2 => \^counter_reg[4]_0\(4),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \parity_reg[3][6]_1\,
      O => p_9_out(0)
    );
\parity[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FDFD02FD0202FD"
    )
        port map (
      I0 => \parity[3][7]_i_2_n_0\,
      I1 => \parity[3][7]_i_3_n_0\,
      I2 => \parity[3][7]_i_4_n_0\,
      I3 => \bch[3]_28\(57),
      I4 => \true_hdmi_output.data_island_data_reg[7]\,
      I5 => \bch[3]_28\(56),
      O => \parity[3][7]_i_1_n_0\
    );
\parity[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABBBABBABBBBBB"
    )
        port map (
      I0 => \^counter_reg[4]_0\(4),
      I1 => \parity[3][7]_i_6_n_0\,
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \parity_reg[3][0]_2\,
      I5 => \parity_reg[3][0]_3\,
      O => \parity[3][7]_i_2_n_0\
    );
\parity[3][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \parity_reg[3][0]_4\,
      I1 => \^counter_reg[4]_0\(2),
      I2 => \parity_reg[3][0]_5\,
      I3 => \^counter_reg[4]_0\(3),
      I4 => \^counter_reg[4]_0\(4),
      O => \parity[3][7]_i_3_n_0\
    );
\parity[3][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(4),
      I2 => \parity_reg[3][0]_0\,
      I3 => \parity_reg[3][0]_1\,
      O => \parity[3][7]_i_4_n_0\
    );
\parity[3][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \parity[2][7]_i_9_0\,
      I1 => \^counter_reg[4]_0\(1),
      I2 => \parity[2][7]_i_9_1\,
      I3 => \^counter_reg[4]_0\(2),
      I4 => \^counter_reg[4]_0\(3),
      O => \parity[3][7]_i_6_n_0\
    );
\parity[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A95956A6"
    )
        port map (
      I0 => bch4(24),
      I1 => \parity_reg[4][7]_0\,
      I2 => \^counter_reg[4]_0\(4),
      I3 => \parity[4][7]_i_6_n_0\,
      I4 => bch4(25),
      O => next_ecc3_return(0)
    );
\parity[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A95956A6"
    )
        port map (
      I0 => bch4(24),
      I1 => \parity_reg[4][7]_0\,
      I2 => \^counter_reg[4]_0\(4),
      I3 => \parity[4][7]_i_6_n_0\,
      I4 => bch4(26),
      O => next_ecc3_return(1)
    );
\parity[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFFFFFFFFFF"
    )
        port map (
      I0 => \^counter_reg[4]_0\(4),
      I1 => \^counter_reg[4]_0\(3),
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[1]_0\,
      I4 => \true_hdmi_output.data_island_period\,
      I5 => \out\,
      O => \parity[4][7]_i_1_n_0\
    );
\parity[4][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(4),
      O => parity
    );
\parity[4][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => bch4(24),
      I1 => \parity_reg[4][7]_0\,
      I2 => \^counter_reg[4]_0\(4),
      I3 => \parity[4][7]_i_6_n_0\,
      O => p_0_out(0)
    );
\parity[4][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^counter_reg[4]_0\(1),
      I1 => \^counter_reg[4]_0\(0),
      O => \^counter_reg[1]_0\
    );
\parity[4][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \true_hdmi_output.header\(0),
      I1 => \^counter_reg[4]_0\(0),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \^counter_reg[4]_0\(2),
      I4 => \parity_reg[4][1]_0\,
      O => \parity[4][7]_i_6_n_0\
    );
\parity_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity[0][0]_i_1_n_0\,
      Q => \bch[0]_25\(56),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => next_ecc_return(1),
      Q => \bch[0]_25\(57),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[0]_25\(60),
      Q => \bch[0]_25\(58),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[0]_25\(61),
      Q => \bch[0]_25\(59),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[0]_25\(62),
      Q => \bch[0]_25\(60),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[0]_25\(63),
      Q => \bch[0]_25\(61),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => p_36_out(0),
      Q => \bch[0]_25\(62),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => p_31_out(0),
      Q => \bch[0]_25\(63),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => next_ecc0_return(0),
      Q => \^parity_reg[1][1]_0\(0),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => next_ecc0_return(1),
      Q => \^parity_reg[1][1]_0\(1),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[1]_26\(60),
      Q => \bch[1]_26\(58),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[1]_26\(61),
      Q => \bch[1]_26\(59),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[1]_26\(62),
      Q => \bch[1]_26\(60),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[1]_26\(63),
      Q => \bch[1]_26\(61),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity_reg[1][7]_0\(0),
      Q => \bch[1]_26\(62),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity_reg[1][7]_0\(1),
      Q => \bch[1]_26\(63),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity[2][0]_i_1_n_0\,
      Q => \^q\(0),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => next_ecc1_return(1),
      Q => \bch[2]_27\(57),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[2]_27\(60),
      Q => \bch[2]_27\(58),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[2]_27\(61),
      Q => \bch[2]_27\(59),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[2]_27\(62),
      Q => \bch[2]_27\(60),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[2]_27\(63),
      Q => \bch[2]_27\(61),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity_reg[2][6]_0\(0),
      Q => \bch[2]_27\(62),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => p_13_out(0),
      Q => \bch[2]_27\(63),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity[3][0]_i_1_n_0\,
      Q => \bch[3]_28\(56),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => next_ecc2_return(1),
      Q => \bch[3]_28\(57),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[3]_28\(60),
      Q => \bch[3]_28\(58),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[3]_28\(61),
      Q => \bch[3]_28\(59),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[3]_28\(62),
      Q => \bch[3]_28\(60),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \bch[3]_28\(63),
      Q => \bch[3]_28\(61),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => p_9_out(0),
      Q => \bch[3]_28\(62),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \parity[0][7]_i_1_n_0\,
      D => \parity[3][7]_i_1_n_0\,
      Q => \bch[3]_28\(63),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => next_ecc3_return(0),
      Q => bch4(24),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => next_ecc3_return(1),
      Q => bch4(25),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => bch4(27),
      Q => bch4(26),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => bch4(28),
      Q => bch4(27),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => bch4(29),
      Q => bch4(28),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => bch4(30),
      Q => bch4(29),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => bch4(31),
      Q => bch4(30),
      R => \parity[4][7]_i_1_n_0\
    );
\parity_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => parity,
      D => p_0_out(0),
      Q => bch4(31),
      R => \parity[4][7]_i_1_n_0\
    );
\true_hdmi_output.data_island_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD5555555"
    )
        port map (
      I0 => \parity[2][7]_i_3_n_0\,
      I1 => \true_hdmi_output.data_island_data[10]_i_2_n_0\,
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(4),
      I4 => \^counter_reg[4]_0\(3),
      I5 => \parity[2][7]_i_4_n_0\,
      O => D(6)
    );
\true_hdmi_output.data_island_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D5"
    )
        port map (
      I0 => \^counter_reg[4]_0\(2),
      I1 => \bch[2]_27\(61),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \true_hdmi_output.data_island_data[10]_i_3_n_0\,
      O => \true_hdmi_output.data_island_data[10]_i_2_n_0\
    );
\true_hdmi_output.data_island_data[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \bch[2]_27\(63),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \bch[2]_27\(59),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \bch[2]_27\(57),
      O => \true_hdmi_output.data_island_data[10]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD5F5F5"
    )
        port map (
      I0 => \parity[3][7]_i_2_n_0\,
      I1 => \true_hdmi_output.data_island_data[11]_i_2_n_0\,
      I2 => \parity[3][7]_i_4_n_0\,
      I3 => \true_hdmi_output.data_island_data[11]_i_3_n_0\,
      I4 => \^counter_reg[4]_0\(2),
      I5 => \parity[3][7]_i_3_n_0\,
      O => D(7)
    );
\true_hdmi_output.data_island_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bch[3]_28\(63),
      I1 => \bch[3]_28\(61),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \bch[3]_28\(59),
      I4 => \^counter_reg[4]_0\(0),
      I5 => \bch[3]_28\(57),
      O => \true_hdmi_output.data_island_data[11]_i_2_n_0\
    );
\true_hdmi_output.data_island_data[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^counter_reg[4]_0\(4),
      I1 => \^counter_reg[4]_0\(3),
      O => \true_hdmi_output.data_island_data[11]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[2]_i_2_n_0\,
      I1 => \^counter_reg[4]_0\(3),
      I2 => \parity[4][7]_i_6_n_0\,
      I3 => \^counter_reg[4]_0\(4),
      I4 => \parity_reg[4][7]_0\,
      O => D(0)
    );
\true_hdmi_output.data_island_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bch4(27),
      I1 => bch4(26),
      I2 => \^counter_reg[4]_0\(1),
      I3 => bch4(25),
      I4 => \^counter_reg[4]_0\(0),
      I5 => bch4(24),
      O => \true_hdmi_output.data_island_data[2]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bch4(31),
      I1 => bch4(30),
      I2 => \^counter_reg[4]_0\(1),
      I3 => bch4(29),
      I4 => \^counter_reg[4]_0\(0),
      I5 => bch4(28),
      O => \true_hdmi_output.data_island_data[2]_i_4_n_0\
    );
\true_hdmi_output.data_island_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD5555555"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[4]\,
      I1 => \true_hdmi_output.data_island_data[4]_i_3_n_0\,
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(4),
      I4 => \^counter_reg[4]_0\(3),
      I5 => \true_hdmi_output.data_island_data_reg[4]_0\,
      O => D(1)
    );
\true_hdmi_output.data_island_data[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D5"
    )
        port map (
      I0 => \^counter_reg[4]_0\(2),
      I1 => \bch[0]_25\(60),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \true_hdmi_output.data_island_data[4]_i_5_n_0\,
      O => \true_hdmi_output.data_island_data[4]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \bch[0]_25\(62),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \bch[0]_25\(58),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \bch[0]_25\(56),
      O => \true_hdmi_output.data_island_data[4]_i_5_n_0\
    );
\true_hdmi_output.data_island_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008A00"
    )
        port map (
      I0 => \^counter_reg[4]_0\(4),
      I1 => \true_hdmi_output.data_island_data[5]_i_3_n_0\,
      I2 => \^counter_reg[4]_0\(2),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \true_hdmi_output.data_island_data_reg[5]\,
      O => \counter_reg[4]_1\
    );
\true_hdmi_output.data_island_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bch[1]_26\(62),
      I1 => \bch[1]_26\(60),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \bch[1]_26\(58),
      I4 => \^counter_reg[4]_0\(0),
      I5 => \^parity_reg[1][1]_0\(0),
      O => \true_hdmi_output.data_island_data[5]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFC040"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[6]\,
      I1 => \^counter_reg[4]_0\(4),
      I2 => \^counter_reg[4]_0\(3),
      I3 => \^counter_reg[4]_0\(2),
      I4 => \true_hdmi_output.data_island_data_reg[6]_0\,
      I5 => \true_hdmi_output.data_island_data[6]_i_4_n_0\,
      O => D(2)
    );
\true_hdmi_output.data_island_data[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[6]_i_7_n_0\,
      I1 => \^counter_reg[4]_0\(2),
      I2 => \bch[2]_27\(60),
      I3 => \^counter_reg[4]_0\(1),
      I4 => \^counter_reg[4]_0\(0),
      O => \true_hdmi_output.data_island_data[6]_i_4_n_0\
    );
\true_hdmi_output.data_island_data[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \bch[2]_27\(62),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \bch[2]_27\(58),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \^q\(0),
      O => \true_hdmi_output.data_island_data[6]_i_7_n_0\
    );
\true_hdmi_output.data_island_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[7]\,
      I1 => \true_hdmi_output.data_island_data[7]_i_2_n_0\,
      I2 => \^counter_reg[4]_0\(3),
      I3 => \^counter_reg[4]_0\(4),
      I4 => \^counter_reg[4]_0\(2),
      O => D(3)
    );
\true_hdmi_output.data_island_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \bch[3]_28\(62),
      I1 => \bch[3]_28\(60),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \bch[3]_28\(58),
      I4 => \^counter_reg[4]_0\(0),
      I5 => \bch[3]_28\(56),
      O => \true_hdmi_output.data_island_data[7]_i_2_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[8]\,
      I1 => \^counter_reg[4]_0\(2),
      I2 => \^counter_reg[4]_0\(4),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \true_hdmi_output.data_island_data[8]_i_3_n_0\,
      I5 => \true_hdmi_output.data_island_data[8]_i_4_n_0\,
      O => D(4)
    );
\true_hdmi_output.data_island_data[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => \^counter_reg[4]_0\(3),
      I1 => \^counter_reg[4]_0\(4),
      I2 => \true_hdmi_output.data_island_data_reg[8]_0\,
      I3 => \^counter_reg[4]_0\(1),
      I4 => \true_hdmi_output.data_island_data_reg[8]_1\,
      O => \true_hdmi_output.data_island_data[8]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D5"
    )
        port map (
      I0 => \^counter_reg[4]_0\(2),
      I1 => \bch[0]_25\(61),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \true_hdmi_output.data_island_data[8]_i_9_n_0\,
      O => \true_hdmi_output.data_island_data[8]_i_4_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \bch[0]_25\(63),
      I1 => \^counter_reg[4]_0\(1),
      I2 => \bch[0]_25\(59),
      I3 => \^counter_reg[4]_0\(0),
      I4 => \bch[0]_25\(57),
      O => \true_hdmi_output.data_island_data[8]_i_9_n_0\
    );
\true_hdmi_output.data_island_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAABBBBAAAA"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[9]\,
      I1 => \^counter_reg[4]_0\(2),
      I2 => \^counter_reg[4]_0\(4),
      I3 => \^counter_reg[4]_0\(3),
      I4 => \^counter_reg[3]_0\,
      I5 => \true_hdmi_output.data_island_data[9]_i_2_n_0\,
      O => D(5)
    );
\true_hdmi_output.data_island_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bch[1]_26\(63),
      I1 => \bch[1]_26\(61),
      I2 => \^counter_reg[4]_0\(1),
      I3 => \bch[1]_26\(59),
      I4 => \^counter_reg[4]_0\(0),
      I5 => \^parity_reg[1][1]_0\(1),
      O => \true_hdmi_output.data_island_data[9]_i_2_n_0\
    );
\true_hdmi_output.data_island_data_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.data_island_data[2]_i_3_n_0\,
      I1 => \true_hdmi_output.data_island_data[2]_i_4_n_0\,
      O => \true_hdmi_output.data_island_data_reg[2]_i_2_n_0\,
      S => \^counter_reg[4]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_serializer is
  port (
    tmds : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmds_clock : out STD_LOGIC;
    pixelClockx5 : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xilinx_serialize[1].secondary_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \xilinx_serialize[2].secondary_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_serializer : entity is "serializer";
end blockone_videomodule_0_0_serializer;

architecture STRUCTURE of blockone_videomodule_0_0_serializer is
  signal \cascade[0]_0\ : STD_LOGIC;
  signal \cascade[0]_1\ : STD_LOGIC;
  signal \cascade[1]_0\ : STD_LOGIC;
  signal \cascade[1]_1\ : STD_LOGIC;
  signal \cascade[2]_0\ : STD_LOGIC;
  signal \cascade[2]_1\ : STD_LOGIC;
  signal \cascade[3]_0\ : STD_LOGIC;
  signal \cascade[3]_1\ : STD_LOGIC;
  signal internal_reset : STD_LOGIC;
  signal \xilinx_serialize[0].primary_i_1_n_0\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].primary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].secondary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].secondary_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].secondary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].secondary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[0].secondary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].primary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].secondary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].secondary_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].secondary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].secondary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[1].secondary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].primary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].secondary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].secondary_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].secondary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].secondary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[2].secondary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].primary_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].secondary_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].secondary_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].secondary_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].secondary_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xilinx_serialize[3].secondary_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \xilinx_serialize[0].primary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[0].secondary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[1].primary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[1].secondary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[2].primary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[2].secondary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[3].primary\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \xilinx_serialize[3].secondary\ : label is "PRIMITIVE";
begin
internal_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => '0',
      Q => internal_reset,
      R => '0'
    );
\xilinx_serialize[0].primary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => Q(0),
      D2 => Q(1),
      D3 => Q(2),
      D4 => Q(3),
      D5 => Q(4),
      D6 => Q(5),
      D7 => Q(6),
      D8 => Q(7),
      OCE => '1',
      OFB => \NLW_xilinx_serialize[0].primary_OFB_UNCONNECTED\,
      OQ => tmds(0),
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => \cascade[0]_0\,
      SHIFTIN2 => \cascade[0]_1\,
      SHIFTOUT1 => \NLW_xilinx_serialize[0].primary_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_xilinx_serialize[0].primary_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[0].primary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[0].primary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[0].primary_TQ_UNCONNECTED\
    );
\xilinx_serialize[0].primary_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => internal_reset,
      I1 => \out\,
      O => \xilinx_serialize[0].primary_i_1_n_0\
    );
\xilinx_serialize[0].secondary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => '0',
      D2 => '0',
      D3 => Q(8),
      D4 => Q(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_xilinx_serialize[0].secondary_OFB_UNCONNECTED\,
      OQ => \NLW_xilinx_serialize[0].secondary_OQ_UNCONNECTED\,
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \cascade[0]_0\,
      SHIFTOUT2 => \cascade[0]_1\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[0].secondary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[0].secondary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[0].secondary_TQ_UNCONNECTED\
    );
\xilinx_serialize[1].primary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => \xilinx_serialize[1].secondary_0\(0),
      D2 => \xilinx_serialize[1].secondary_0\(1),
      D3 => \xilinx_serialize[1].secondary_0\(2),
      D4 => \xilinx_serialize[1].secondary_0\(3),
      D5 => \xilinx_serialize[1].secondary_0\(4),
      D6 => \xilinx_serialize[1].secondary_0\(5),
      D7 => \xilinx_serialize[1].secondary_0\(6),
      D8 => \xilinx_serialize[1].secondary_0\(7),
      OCE => '1',
      OFB => \NLW_xilinx_serialize[1].primary_OFB_UNCONNECTED\,
      OQ => tmds(1),
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => \cascade[1]_0\,
      SHIFTIN2 => \cascade[1]_1\,
      SHIFTOUT1 => \NLW_xilinx_serialize[1].primary_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_xilinx_serialize[1].primary_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[1].primary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[1].primary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[1].primary_TQ_UNCONNECTED\
    );
\xilinx_serialize[1].secondary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => '0',
      D2 => '0',
      D3 => \xilinx_serialize[1].secondary_0\(8),
      D4 => \xilinx_serialize[1].secondary_0\(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_xilinx_serialize[1].secondary_OFB_UNCONNECTED\,
      OQ => \NLW_xilinx_serialize[1].secondary_OQ_UNCONNECTED\,
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \cascade[1]_0\,
      SHIFTOUT2 => \cascade[1]_1\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[1].secondary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[1].secondary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[1].secondary_TQ_UNCONNECTED\
    );
\xilinx_serialize[2].primary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => \xilinx_serialize[2].secondary_0\(0),
      D2 => \xilinx_serialize[2].secondary_0\(1),
      D3 => \xilinx_serialize[2].secondary_0\(2),
      D4 => \xilinx_serialize[2].secondary_0\(3),
      D5 => \xilinx_serialize[2].secondary_0\(4),
      D6 => \xilinx_serialize[2].secondary_0\(5),
      D7 => \xilinx_serialize[2].secondary_0\(6),
      D8 => \xilinx_serialize[2].secondary_0\(7),
      OCE => '1',
      OFB => \NLW_xilinx_serialize[2].primary_OFB_UNCONNECTED\,
      OQ => tmds(2),
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => \cascade[2]_0\,
      SHIFTIN2 => \cascade[2]_1\,
      SHIFTOUT1 => \NLW_xilinx_serialize[2].primary_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_xilinx_serialize[2].primary_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[2].primary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[2].primary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[2].primary_TQ_UNCONNECTED\
    );
\xilinx_serialize[2].secondary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => '0',
      D2 => '0',
      D3 => \xilinx_serialize[2].secondary_0\(8),
      D4 => \xilinx_serialize[2].secondary_0\(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_xilinx_serialize[2].secondary_OFB_UNCONNECTED\,
      OQ => \NLW_xilinx_serialize[2].secondary_OQ_UNCONNECTED\,
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \cascade[2]_0\,
      SHIFTOUT2 => \cascade[2]_1\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[2].secondary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[2].secondary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[2].secondary_TQ_UNCONNECTED\
    );
\xilinx_serialize[3].primary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => '1',
      D2 => '1',
      D3 => '1',
      D4 => '1',
      D5 => '1',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_xilinx_serialize[3].primary_OFB_UNCONNECTED\,
      OQ => tmds_clock,
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => \cascade[3]_0\,
      SHIFTIN2 => \cascade[3]_1\,
      SHIFTOUT1 => \NLW_xilinx_serialize[3].primary_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_xilinx_serialize[3].primary_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[3].primary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[3].primary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[3].primary_TQ_UNCONNECTED\
    );
\xilinx_serialize[3].secondary\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pixelClockx5,
      CLKDIV => pixelClock,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_xilinx_serialize[3].secondary_OFB_UNCONNECTED\,
      OQ => \NLW_xilinx_serialize[3].secondary_OQ_UNCONNECTED\,
      RST => \xilinx_serialize[0].primary_i_1_n_0\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \cascade[3]_0\,
      SHIFTOUT2 => \cascade[3]_1\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => \NLW_xilinx_serialize[3].secondary_TBYTEOUT_UNCONNECTED\,
      TCE => '0',
      TFB => \NLW_xilinx_serialize[3].secondary_TFB_UNCONNECTED\,
      TQ => \NLW_xilinx_serialize[3].secondary_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_tmds_channel is
  port (
    \tmds_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmds_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmds_reg[8]_1\ : in STD_LOGIC;
    \acc_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pixelClock : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_tmds_channel : entity is "tmds_channel";
end blockone_videomodule_0_0_tmds_channel;

architecture STRUCTURE of blockone_videomodule_0_0_tmds_channel is
  signal \acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \acc[4]_i_3_n_0\ : STD_LOGIC;
  signal \acc[4]_i_4_n_0\ : STD_LOGIC;
  signal \acc[4]_i_5_n_0\ : STD_LOGIC;
  signal acc_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmds[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_4_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_7_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_4_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \acc[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \acc[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \acc[4]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmds[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmds[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmds[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmds[6]_i_6__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmds[6]_i_7\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmds[7]_i_4__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmds[8]_i_2__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmds[8]_i_3\ : label is "soft_lutpair5";
begin
\acc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66999966669999A6"
    )
        port map (
      I0 => acc_reg(1),
      I1 => acc_reg(4),
      I2 => \acc_reg[1]_0\(0),
      I3 => \acc_reg[1]_0\(1),
      I4 => \acc_reg[1]_0\(3),
      I5 => \acc_reg[1]_0\(2),
      O => \p_0_in__0\(1)
    );
\acc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \acc[3]_i_3_n_0\,
      I1 => acc_reg(2),
      I2 => \acc[3]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\acc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \acc[4]_i_3_n_0\,
      I1 => acc_reg(3),
      I2 => \acc[3]_i_2_n_0\,
      I3 => acc_reg(2),
      I4 => \acc[3]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\acc[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF0C3CC"
    )
        port map (
      I0 => acc_reg(4),
      I1 => \acc_reg[1]_0\(2),
      I2 => \acc_reg[1]_0\(0),
      I3 => \acc_reg[1]_0\(1),
      I4 => \acc_reg[1]_0\(3),
      O => \acc[3]_i_2_n_0\
    );
\acc[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D3CC3C3FFFFFFFF"
    )
        port map (
      I0 => \acc_reg[1]_0\(2),
      I1 => \acc_reg[1]_0\(3),
      I2 => \acc_reg[1]_0\(1),
      I3 => \acc_reg[1]_0\(0),
      I4 => acc_reg(4),
      I5 => acc_reg(1),
      O => \acc[3]_i_3_n_0\
    );
\acc[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71710071"
    )
        port map (
      I0 => \acc[4]_i_3_n_0\,
      I1 => acc_reg(3),
      I2 => \acc[4]_i_4_n_0\,
      I3 => \acc[4]_i_5_n_0\,
      I4 => acc_reg(4),
      O => \p_0_in__0\(4)
    );
\acc[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51111FF11F1011FF"
    )
        port map (
      I0 => acc_reg(4),
      I1 => \tmds[7]_i_6_n_0\,
      I2 => \acc_reg[1]_0\(3),
      I3 => \acc_reg[1]_0\(1),
      I4 => \acc_reg[1]_0\(0),
      I5 => \acc_reg[1]_0\(2),
      O => \acc[4]_i_3_n_0\
    );
\acc[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \acc[3]_i_3_n_0\,
      I1 => acc_reg(2),
      I2 => \acc[3]_i_2_n_0\,
      O => \acc[4]_i_4_n_0\
    );
\acc[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \acc_reg[1]_0\(3),
      I1 => \acc_reg[1]_0\(1),
      I2 => \acc_reg[1]_0\(0),
      I3 => \acc_reg[1]_0\(2),
      O => \acc[4]_i_5_n_0\
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => acc_reg(1),
      R => SR(0)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => acc_reg(2),
      R => SR(0)
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => acc_reg(3),
      R => SR(0)
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => acc_reg(4),
      R => SR(0)
    );
\tmds[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFEAEAEAEA"
    )
        port map (
      I0 => \tmds_reg[8]_0\(0),
      I1 => \tmds_reg[8]_0\(1),
      I2 => mode(2),
      I3 => \tmds[9]_i_5_n_0\,
      I4 => \tmds[0]_i_2_n_0\,
      I5 => mode(0),
      O => \tmds[0]_i_1_n_0\
    );
\tmds[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88820A00"
    )
        port map (
      I0 => mode(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmds[0]_i_2_n_0\
    );
\tmds[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFE6E6"
    )
        port map (
      I0 => mode(2),
      I1 => \tmds_reg[8]_0\(0),
      I2 => \tmds_reg[8]_0\(1),
      I3 => \tmds[1]_i_2_n_0\,
      I4 => mode(0),
      O => \tmds[1]_i_1_n_0\
    );
\tmds[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300FCC3F55555555"
    )
        port map (
      I0 => \tmds[6]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => mode(1),
      O => \tmds[1]_i_2_n_0\
    );
\tmds[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F50000F1F5F1F5"
    )
        port map (
      I0 => \tmds_reg[8]_0\(0),
      I1 => \tmds_reg[8]_0\(1),
      I2 => mode(0),
      I3 => mode(2),
      I4 => \tmds[2]_i_2__0_n_0\,
      I5 => \tmds[9]_i_5_n_0\,
      O => \tmds[2]_i_1_n_0\
    );
\tmds[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"674B0000FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mode(1),
      I5 => mode(0),
      O => \tmds[2]_i_2__0_n_0\
    );
\tmds[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF520052"
    )
        port map (
      I0 => mode(2),
      I1 => \tmds_reg[8]_0\(1),
      I2 => \tmds_reg[8]_0\(0),
      I3 => mode(0),
      I4 => \tmds[3]_i_2_n_0\,
      O => \tmds[3]_i_1_n_0\
    );
\tmds[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E1FFFF17E10000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => mode(1),
      I5 => \tmds[6]_i_7_n_0\,
      O => \tmds[3]_i_2_n_0\
    );
\tmds[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF14"
    )
        port map (
      I0 => \tmds[6]_i_2_n_0\,
      I1 => \tmds[6]_i_3_n_0\,
      I2 => \acc_reg[1]_0\(0),
      I3 => \tmds[4]_i_2__1_n_0\,
      I4 => \tmds[7]_i_4__1_n_0\,
      O => \tmds[4]_i_1_n_0\
    );
\tmds[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B006100FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => mode(1),
      I4 => Q(2),
      I5 => mode(0),
      O => \tmds[4]_i_2__1_n_0\
    );
\tmds[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8BB88"
    )
        port map (
      I0 => \tmds[5]_i_2_n_0\,
      I1 => mode(0),
      I2 => mode(2),
      I3 => \tmds_reg[8]_0\(0),
      I4 => \tmds_reg[8]_0\(1),
      O => \tmds[5]_i_1_n_0\
    );
\tmds[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59B4FFFF59B40000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mode(1),
      I5 => \tmds[5]_i_3_n_0\,
      O => \tmds[5]_i_2_n_0\
    );
\tmds[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8070001F000F00F0"
    )
        port map (
      I0 => \acc_reg[1]_0\(3),
      I1 => \acc_reg[1]_0\(2),
      I2 => acc_reg(4),
      I3 => \tmds[7]_i_6_n_0\,
      I4 => \acc_reg[1]_0\(1),
      I5 => \acc_reg[1]_0\(0),
      O => \tmds[5]_i_3_n_0\
    );
\tmds[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4114"
    )
        port map (
      I0 => \tmds[6]_i_2_n_0\,
      I1 => \tmds[6]_i_3_n_0\,
      I2 => \acc_reg[1]_0\(2),
      I3 => \tmds[6]_i_4_n_0\,
      I4 => \tmds[6]_i_5__1_n_0\,
      I5 => \tmds[6]_i_6__0_n_0\,
      O => \tmds[6]_i_1_n_0\
    );
\tmds[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => mode(1),
      I1 => acc_reg(4),
      I2 => acc_reg(2),
      I3 => acc_reg(1),
      I4 => acc_reg(3),
      I5 => \tmds[8]_i_3_n_0\,
      O => \tmds[6]_i_2_n_0\
    );
\tmds[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFF00FF00"
    )
        port map (
      I0 => acc_reg(3),
      I1 => acc_reg(1),
      I2 => acc_reg(2),
      I3 => \tmds[6]_i_7_n_0\,
      I4 => acc_reg(4),
      I5 => \tmds[8]_i_3_n_0\,
      O => \tmds[6]_i_3_n_0\
    );
\tmds[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \acc_reg[1]_0\(1),
      I1 => \acc_reg[1]_0\(0),
      O => \tmds[6]_i_4_n_0\
    );
\tmds[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B9960000FFFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => mode(1),
      I5 => mode(0),
      O => \tmds[6]_i_5__1_n_0\
    );
\tmds[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0144"
    )
        port map (
      I0 => mode(0),
      I1 => \tmds_reg[8]_0\(0),
      I2 => \tmds_reg[8]_0\(1),
      I3 => mode(2),
      O => \tmds[6]_i_6__0_n_0\
    );
\tmds[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => acc_reg(4),
      I1 => \acc_reg[1]_0\(2),
      I2 => \acc_reg[1]_0\(0),
      I3 => \acc_reg[1]_0\(1),
      I4 => \acc_reg[1]_0\(3),
      O => \tmds[6]_i_7_n_0\
    );
\tmds[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FFF8FFF8"
    )
        port map (
      I0 => \tmds_reg[8]_1\,
      I1 => \tmds[7]_i_2_n_0\,
      I2 => \tmds[7]_i_3__0_n_0\,
      I3 => \tmds[7]_i_4__1_n_0\,
      I4 => \tmds[7]_i_5__0_n_0\,
      I5 => mode(2),
      O => \tmds[7]_i_1_n_0\
    );
\tmds[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"811E1EE51EE1E11E"
    )
        port map (
      I0 => \tmds[7]_i_6_n_0\,
      I1 => acc_reg(4),
      I2 => \acc_reg[1]_0\(2),
      I3 => \acc_reg[1]_0\(3),
      I4 => \acc_reg[1]_0\(1),
      I5 => \acc_reg[1]_0\(0),
      O => \tmds[7]_i_2_n_0\
    );
\tmds[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D4D000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => mode(0),
      I5 => mode(1),
      O => \tmds[7]_i_3__0_n_0\
    );
\tmds[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4550"
    )
        port map (
      I0 => mode(0),
      I1 => \tmds_reg[8]_0\(1),
      I2 => \tmds_reg[8]_0\(0),
      I3 => mode(2),
      O => \tmds[7]_i_4__1_n_0\
    );
\tmds[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmds_reg[8]_0\(0),
      I1 => \tmds_reg[8]_0\(1),
      O => \tmds[7]_i_5__0_n_0\
    );
\tmds[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \tmds[8]_i_3_n_0\,
      I1 => acc_reg(3),
      I2 => acc_reg(1),
      I3 => acc_reg(2),
      I4 => acc_reg(4),
      O => \tmds[7]_i_6_n_0\
    );
\tmds[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008AA08AA08AA"
    )
        port map (
      I0 => \tmds[9]_i_4_n_0\,
      I1 => \tmds_reg[8]_0\(1),
      I2 => \tmds_reg[8]_0\(0),
      I3 => \tmds[8]_i_2__1_n_0\,
      I4 => \tmds[8]_i_3_n_0\,
      I5 => \tmds_reg[8]_1\,
      O => \tmds[8]_i_1_n_0\
    );
\tmds[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => mode(0),
      I1 => \tmds_reg[8]_0\(0),
      I2 => mode(2),
      O => \tmds[8]_i_2__1_n_0\
    );
\tmds[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \acc_reg[1]_0\(2),
      I1 => \acc_reg[1]_0\(3),
      I2 => \acc_reg[1]_0\(1),
      I3 => \acc_reg[1]_0\(0),
      O => \tmds[8]_i_3_n_0\
    );
\tmds[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mode(1),
      I1 => mode(2),
      I2 => mode(0),
      O => \tmds[9]_i_1__0_n_0\
    );
\tmds[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => mode(1),
      I1 => mode(2),
      I2 => mode(0),
      O => \tmds[9]_i_2__1_n_0\
    );
\tmds[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555DFD7FFFFDFD7"
    )
        port map (
      I0 => \tmds[9]_i_4_n_0\,
      I1 => \tmds_reg[8]_0\(0),
      I2 => \tmds_reg[8]_0\(1),
      I3 => mode(2),
      I4 => mode(0),
      I5 => \tmds[9]_i_5_n_0\,
      O => \tmds[9]_i_3_n_0\
    );
\tmds[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF7D55FFFFFFFF"
    )
        port map (
      I0 => mode(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => mode(1),
      O => \tmds[9]_i_4_n_0\
    );
\tmds[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBBBBBBBBBBBFBB"
    )
        port map (
      I0 => mode(1),
      I1 => acc_reg(4),
      I2 => \acc_reg[1]_0\(2),
      I3 => \acc_reg[1]_0\(0),
      I4 => \acc_reg[1]_0\(1),
      I5 => \acc_reg[1]_0\(3),
      O => \tmds[9]_i_5_n_0\
    );
\tmds_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[0]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(0),
      R => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[1]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(1),
      R => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[2]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(2),
      S => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[3]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(3),
      S => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[4]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(4),
      R => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[5]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(5),
      R => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[6]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(6),
      S => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[7]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(7),
      S => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[8]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(8),
      R => \tmds[9]_i_1__0_n_0\
    );
\tmds_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \tmds[9]_i_2__1_n_0\,
      D => \tmds[9]_i_3_n_0\,
      Q => \tmds_reg[9]_0\(9),
      S => \tmds[9]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blockone_videomodule_0_0_tmds_channel__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \true_hdmi_output.mode_reg[0]\ : out STD_LOGIC;
    \tmds_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmds_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmds_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pixelClock : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blockone_videomodule_0_0_tmds_channel__parameterized0\ : entity is "tmds_channel";
end \blockone_videomodule_0_0_tmds_channel__parameterized0\;

architecture STRUCTURE of \blockone_videomodule_0_0_tmds_channel__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acc[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \acc[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \acc[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \acc[4]_i_5__0_n_0\ : STD_LOGIC;
  signal acc_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmds[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \^true_hdmi_output.mode_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \acc[2]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \acc[4]_i_2__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \acc[4]_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \acc[4]_i_5__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmds[3]_i_3__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmds[5]_i_2__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmds[5]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmds[6]_i_2__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmds[6]_i_3__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmds[6]_i_5__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmds[7]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmds[7]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmds[7]_i_6__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmds[8]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmds[8]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmds[9]_i_3__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmds[9]_i_4__0\ : label is "soft_lutpair8";
begin
  E(0) <= \^e\(0);
  \true_hdmi_output.mode_reg[0]\ <= \^true_hdmi_output.mode_reg[0]\;
\acc[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => acc_reg(1),
      I1 => \acc[3]_i_2__0_n_0\,
      O => \p_0_in__1\(1)
    );
\acc[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => acc_reg(1),
      I1 => \acc[3]_i_2__0_n_0\,
      I2 => \acc[3]_i_3__0_n_0\,
      I3 => acc_reg(2),
      O => \p_0_in__1\(2)
    );
\acc[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDFF220F2200DDF"
    )
        port map (
      I0 => acc_reg(1),
      I1 => \acc[3]_i_2__0_n_0\,
      I2 => acc_reg(2),
      I3 => \acc[3]_i_3__0_n_0\,
      I4 => \acc[4]_i_3__0_n_0\,
      I5 => acc_reg(3),
      O => \p_0_in__1\(3)
    );
\acc[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF55AAAA75"
    )
        port map (
      I0 => acc_reg(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \tmds[6]_i_3__0_n_0\,
      O => \acc[3]_i_2__0_n_0\
    );
\acc[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFF0FF0FF0FFF000"
    )
        port map (
      I0 => \tmds[6]_i_3__0_n_0\,
      I1 => acc_reg(4),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \acc[3]_i_3__0_n_0\
    );
\acc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00717171"
    )
        port map (
      I0 => \acc[4]_i_2__1_n_0\,
      I1 => acc_reg(3),
      I2 => \acc[4]_i_3__0_n_0\,
      I3 => \acc[4]_i_4__0_n_0\,
      I4 => \acc[4]_i_5__0_n_0\,
      O => \p_0_in__1\(4)
    );
\acc[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => acc_reg(1),
      I1 => \acc[3]_i_2__0_n_0\,
      I2 => \acc[3]_i_3__0_n_0\,
      I3 => acc_reg(2),
      O => \acc[4]_i_2__1_n_0\
    );
\acc[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004EDBC00040004"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \tmds[6]_i_3__0_n_0\,
      I5 => acc_reg(4),
      O => \acc[4]_i_3__0_n_0\
    );
\acc[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00550057"
    )
        port map (
      I0 => \tmds[8]_i_2_n_0\,
      I1 => acc_reg(3),
      I2 => acc_reg(2),
      I3 => acc_reg(4),
      I4 => acc_reg(1),
      O => \acc[4]_i_4__0_n_0\
    );
\acc[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      O => \acc[4]_i_5__0_n_0\
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => acc_reg(1),
      R => SR(0)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => acc_reg(2),
      R => SR(0)
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => acc_reg(3),
      R => SR(0)
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => acc_reg(4),
      R => SR(0)
    );
\tmds[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAEAAAEAA"
    )
        port map (
      I0 => \tmds[2]_i_2_n_0\,
      I1 => mode(0),
      I2 => mode(1),
      I3 => \tmds[7]_i_3_n_0\,
      I4 => \tmds[6]_i_3__0_n_0\,
      I5 => \tmds[8]_i_2_n_0\,
      O => \tmds[0]_i_1__0_n_0\
    );
\tmds[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004700"
    )
        port map (
      I0 => \tmds[8]_i_2_n_0\,
      I1 => \tmds[7]_i_3_n_0\,
      I2 => \tmds[7]_i_2__0_n_0\,
      I3 => mode(0),
      I4 => mode(1),
      I5 => \tmds[1]_i_2__0_n_0\,
      O => \tmds[1]_i_1__0_n_0\
    );
\tmds[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90E0B000"
    )
        port map (
      I0 => \tmds_reg[2]_0\(1),
      I1 => \tmds_reg[2]_0\(3),
      I2 => mode(1),
      I3 => \tmds_reg[2]_0\(0),
      I4 => \tmds_reg[2]_0\(2),
      I5 => \tmds[6]_i_5__0_n_0\,
      O => \tmds[1]_i_2__0_n_0\
    );
\tmds[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222222"
    )
        port map (
      I0 => \tmds[9]_i_3__0_n_0\,
      I1 => \tmds[2]_i_2_n_0\,
      I2 => \tmds_reg[2]_0\(2),
      I3 => mode(1),
      I4 => \tmds_reg[2]_0\(0),
      I5 => \tmds_reg[2]_0\(3),
      O => \tmds[2]_i_1__0_n_0\
    );
\tmds[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAABEAAAAAAAA"
    )
        port map (
      I0 => \tmds[6]_i_5__0_n_0\,
      I1 => \tmds_reg[2]_0\(0),
      I2 => \tmds_reg[2]_0\(2),
      I3 => \tmds_reg[2]_0\(1),
      I4 => \tmds_reg[2]_0\(3),
      I5 => mode(1),
      O => \tmds[2]_i_2_n_0\
    );
\tmds[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3010301330103010"
    )
        port map (
      I0 => \tmds[3]_i_2__0_n_0\,
      I1 => \tmds[3]_i_3__0_n_0\,
      I2 => mode(0),
      I3 => mode(1),
      I4 => mode(2),
      I5 => \tmds_reg[3]_0\(0),
      O => \tmds[3]_i_1__0_n_0\
    );
\tmds[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555555"
    )
        port map (
      I0 => \tmds[7]_i_3_n_0\,
      I1 => acc_reg(3),
      I2 => acc_reg(2),
      I3 => acc_reg(4),
      I4 => acc_reg(1),
      I5 => \tmds[8]_i_2_n_0\,
      O => \tmds[3]_i_2__0_n_0\
    );
\tmds[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E18E0000"
    )
        port map (
      I0 => \tmds_reg[2]_0\(0),
      I1 => \tmds_reg[2]_0\(1),
      I2 => \tmds_reg[2]_0\(3),
      I3 => \tmds_reg[2]_0\(2),
      I4 => mode(1),
      O => \tmds[3]_i_3__0_n_0\
    );
\tmds[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00606060"
    )
        port map (
      I0 => Q(0),
      I1 => \tmds[7]_i_3_n_0\,
      I2 => \^true_hdmi_output.mode_reg[0]\,
      I3 => \tmds[6]_i_3__0_n_0\,
      I4 => \tmds[8]_i_2_n_0\,
      I5 => \tmds[4]_i_2_n_0\,
      O => \tmds[4]_i_1__0_n_0\
    );
\tmds[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFABAEEBAAAAAAAA"
    )
        port map (
      I0 => \tmds[7]_i_6__0_n_0\,
      I1 => \tmds_reg[2]_0\(3),
      I2 => \tmds_reg[2]_0\(1),
      I3 => \tmds_reg[2]_0\(0),
      I4 => \tmds_reg[2]_0\(2),
      I5 => mode(1),
      O => \tmds[4]_i_2_n_0\
    );
\tmds[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2C002F00"
    )
        port map (
      I0 => \tmds[5]_i_2__1_n_0\,
      I1 => \tmds[5]_i_3__0_n_0\,
      I2 => \tmds[7]_i_3_n_0\,
      I3 => \^true_hdmi_output.mode_reg[0]\,
      I4 => \tmds[7]_i_2__0_n_0\,
      I5 => \tmds[5]_i_4_n_0\,
      O => \tmds[5]_i_1__0_n_0\
    );
\tmds[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      O => \tmds[5]_i_2__1_n_0\
    );
\tmds[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \tmds[5]_i_3__0_n_0\
    );
\tmds[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEEEFBEAAAAAAAA"
    )
        port map (
      I0 => \tmds[6]_i_5__0_n_0\,
      I1 => \tmds_reg[2]_0\(0),
      I2 => \tmds_reg[2]_0\(2),
      I3 => \tmds_reg[2]_0\(1),
      I4 => \tmds_reg[2]_0\(3),
      I5 => mode(1),
      O => \tmds[5]_i_4_n_0\
    );
\tmds[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F6F6F6F"
    )
        port map (
      I0 => \tmds[6]_i_2__0_n_0\,
      I1 => \tmds[7]_i_3_n_0\,
      I2 => \^true_hdmi_output.mode_reg[0]\,
      I3 => \tmds[8]_i_2_n_0\,
      I4 => \tmds[6]_i_3__0_n_0\,
      I5 => \tmds[6]_i_4__0_n_0\,
      O => \tmds[6]_i_1__0_n_0\
    );
\tmds[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \tmds[6]_i_2__0_n_0\
    );
\tmds[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => acc_reg(1),
      I1 => acc_reg(4),
      I2 => acc_reg(2),
      I3 => acc_reg(3),
      O => \tmds[6]_i_3__0_n_0\
    );
\tmds[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF16E10000"
    )
        port map (
      I0 => \tmds_reg[2]_0\(0),
      I1 => \tmds_reg[2]_0\(1),
      I2 => \tmds_reg[2]_0\(2),
      I3 => \tmds_reg[2]_0\(3),
      I4 => mode(1),
      I5 => \tmds[6]_i_5__0_n_0\,
      O => \tmds[6]_i_4__0_n_0\
    );
\tmds[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => mode(0),
      I1 => mode(1),
      I2 => mode(2),
      I3 => \tmds_reg[3]_0\(0),
      O => \tmds[6]_i_5__0_n_0\
    );
\tmds[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F3F1FDF"
    )
        port map (
      I0 => \tmds[7]_i_2__0_n_0\,
      I1 => \tmds[7]_i_3_n_0\,
      I2 => \^true_hdmi_output.mode_reg[0]\,
      I3 => \tmds[8]_i_2_n_0\,
      I4 => \tmds[7]_i_4_n_0\,
      I5 => \tmds[7]_i_5_n_0\,
      O => \tmds[7]_i_1__0_n_0\
    );
\tmds[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => acc_reg(3),
      I1 => acc_reg(2),
      I2 => acc_reg(4),
      I3 => acc_reg(1),
      I4 => \tmds[8]_i_2_n_0\,
      O => \tmds[7]_i_2__0_n_0\
    );
\tmds[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555554540000000"
    )
        port map (
      I0 => \tmds[6]_i_3__0_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => acc_reg(4),
      O => \tmds[7]_i_3_n_0\
    );
\tmds[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \tmds[7]_i_4_n_0\
    );
\tmds[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFBBABAAAAAAAAA"
    )
        port map (
      I0 => \tmds[7]_i_6__0_n_0\,
      I1 => \tmds_reg[2]_0\(1),
      I2 => \tmds_reg[2]_0\(0),
      I3 => \tmds_reg[2]_0\(3),
      I4 => \tmds_reg[2]_0\(2),
      I5 => mode(1),
      O => \tmds[7]_i_5_n_0\
    );
\tmds[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => mode(0),
      I1 => mode(1),
      I2 => mode(2),
      I3 => \tmds_reg[3]_0\(0),
      O => \tmds[7]_i_6__0_n_0\
    );
\tmds[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBBBFBEBFBF"
    )
        port map (
      I0 => \tmds[9]_i_4__0_n_0\,
      I1 => mode(0),
      I2 => mode(1),
      I3 => mode(2),
      I4 => \tmds_reg[3]_0\(0),
      I5 => \tmds[8]_i_2_n_0\,
      O => \tmds[8]_i_1__0_n_0\
    );
\tmds[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      O => \tmds[8]_i_2_n_0\
    );
\tmds[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mode(0),
      I1 => mode(1),
      O => \^true_hdmi_output.mode_reg[0]\
    );
\tmds[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => mode(1),
      I1 => mode(0),
      I2 => mode(2),
      O => \^e\(0)
    );
\tmds[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202022"
    )
        port map (
      I0 => \tmds[9]_i_3__0_n_0\,
      I1 => \tmds[9]_i_4__0_n_0\,
      I2 => mode(0),
      I3 => mode(1),
      I4 => mode(2),
      I5 => \tmds_reg[3]_0\(0),
      O => \tmds[9]_i_2_n_0\
    );
\tmds[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAFF"
    )
        port map (
      I0 => \tmds[7]_i_3_n_0\,
      I1 => \tmds[8]_i_2_n_0\,
      I2 => \tmds[6]_i_3__0_n_0\,
      I3 => mode(0),
      I4 => mode(1),
      O => \tmds[9]_i_3__0_n_0\
    );
\tmds[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F006000"
    )
        port map (
      I0 => \tmds_reg[2]_0\(0),
      I1 => \tmds_reg[2]_0\(1),
      I2 => \tmds_reg[2]_0\(3),
      I3 => mode(1),
      I4 => \tmds_reg[2]_0\(2),
      O => \tmds[9]_i_4__0_n_0\
    );
\tmds_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[0]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(0),
      R => '0'
    );
\tmds_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[1]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(1),
      R => '0'
    );
\tmds_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[2]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(2),
      R => '0'
    );
\tmds_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[3]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(3),
      R => '0'
    );
\tmds_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[4]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(4),
      R => '0'
    );
\tmds_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[5]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(5),
      R => '0'
    );
\tmds_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[6]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(6),
      R => '0'
    );
\tmds_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[7]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(7),
      R => '0'
    );
\tmds_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[8]_i_1__0_n_0\,
      Q => \tmds_reg[9]_0\(8),
      R => '0'
    );
\tmds_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => \^e\(0),
      D => \tmds[9]_i_2_n_0\,
      Q => \tmds_reg[9]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blockone_videomodule_0_0_tmds_channel__parameterized1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmds_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmds_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmds_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmds_reg[6]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    pixelClock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blockone_videomodule_0_0_tmds_channel__parameterized1\ : entity is "tmds_channel";
end \blockone_videomodule_0_0_tmds_channel__parameterized1\;

architecture STRUCTURE of \blockone_videomodule_0_0_tmds_channel__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acc[2]_i_2_n_0\ : STD_LOGIC;
  signal \acc[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \acc[4]_i_4__1_n_0\ : STD_LOGIC;
  signal acc_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \tmds[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmds[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_5_n_0\ : STD_LOGIC;
  signal \tmds[6]_i_6_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \tmds[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmds[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmds[9]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc[2]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \acc[3]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \acc[4]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \acc[4]_i_4__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmds[0]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmds[1]_i_2__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmds[3]_i_2__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmds[3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmds[3]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmds[3]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmds[4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmds[5]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmds[5]_i_3__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmds[6]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmds[7]_i_3__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmds[8]_i_2__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmds[8]_i_3__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmds[9]_i_2__0\ : label is "soft_lutpair16";
begin
  SR(0) <= \^sr\(0);
\acc[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69966996699A6996"
    )
        port map (
      I0 => acc_reg(1),
      I1 => acc_reg(4),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \p_0_in__2\(1)
    );
\acc[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960069FF69FF9600"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \tmds[3]_i_5_n_0\,
      I3 => acc_reg(1),
      I4 => \acc[2]_i_2_n_0\,
      I5 => acc_reg(2),
      O => \p_0_in__2\(2)
    );
\acc[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FC3F0CC"
    )
        port map (
      I0 => acc_reg(4),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      O => \acc[2]_i_2_n_0\
    );
\acc[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \acc[4]_i_2__0_n_0\,
      I1 => \acc[4]_i_3__1_n_0\,
      I2 => acc_reg(3),
      O => \p_0_in__2\(3)
    );
\acc[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2B200B2"
    )
        port map (
      I0 => \acc[4]_i_2__0_n_0\,
      I1 => acc_reg(3),
      I2 => \acc[4]_i_3__1_n_0\,
      I3 => \acc[4]_i_4__1_n_0\,
      I4 => acc_reg(4),
      O => \p_0_in__2\(4)
    );
\acc[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mode(2),
      I1 => mode(1),
      I2 => mode(0),
      O => \^sr\(0)
    );
\acc[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555500555005F50"
    )
        port map (
      I0 => \tmds[7]_i_2__1_n_0\,
      I1 => acc_reg(4),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(1),
      O => \acc[4]_i_2__0_n_0\
    );
\acc[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777771777171777"
    )
        port map (
      I0 => acc_reg(2),
      I1 => \acc[2]_i_2_n_0\,
      I2 => acc_reg(1),
      I3 => \tmds[3]_i_5_n_0\,
      I4 => Q(1),
      I5 => Q(3),
      O => \acc[4]_i_3__1_n_0\
    );
\acc[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      O => \acc[4]_i_4__1_n_0\
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => acc_reg(1),
      R => \^sr\(0)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => acc_reg(2),
      R => \^sr\(0)
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => acc_reg(3),
      R => \^sr\(0)
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => acc_reg(4),
      R => \^sr\(0)
    );
\tmds[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFCCB8"
    )
        port map (
      I0 => \tmds[0]_i_2__0_n_0\,
      I1 => mode(0),
      I2 => \tmds_reg[0]_0\(0),
      I3 => mode(1),
      I4 => mode(2),
      I5 => \tmds[0]_i_3_n_0\,
      O => \tmds[0]_i_1__1_n_0\
    );
\tmds[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => acc_reg(4),
      I1 => \tmds[8]_i_2__0_n_0\,
      I2 => \acc[4]_i_4__1_n_0\,
      O => \tmds[0]_i_2__0_n_0\
    );
\tmds[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EBB0000"
    )
        port map (
      I0 => \tmds_reg[4]_0\(1),
      I1 => \tmds_reg[4]_0\(0),
      I2 => \tmds_reg[4]_0\(3),
      I3 => \tmds_reg[4]_0\(2),
      I4 => mode(1),
      O => \tmds[0]_i_3_n_0\
    );
\tmds[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFCCB8"
    )
        port map (
      I0 => \tmds[3]_i_5_n_0\,
      I1 => mode(0),
      I2 => \tmds_reg[0]_0\(0),
      I3 => mode(1),
      I4 => mode(2),
      I5 => \tmds[1]_i_2__1_n_0\,
      O => \tmds[1]_i_1__1_n_0\
    );
\tmds[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282002AA"
    )
        port map (
      I0 => mode(1),
      I1 => \tmds_reg[4]_0\(1),
      I2 => \tmds_reg[4]_0\(3),
      I3 => \tmds_reg[4]_0\(2),
      I4 => \tmds_reg[4]_0\(0),
      O => \tmds[1]_i_2__1_n_0\
    );
\tmds[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAEAFABABABA"
    )
        port map (
      I0 => \tmds[9]_i_2__0_n_0\,
      I1 => \tmds_reg[4]_0\(0),
      I2 => mode(1),
      I3 => \tmds_reg[4]_0\(3),
      I4 => \tmds_reg[4]_0\(1),
      I5 => \tmds_reg[4]_0\(2),
      O => \tmds[2]_i_1__1_n_0\
    );
\tmds[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \tmds[3]_i_2__1_n_0\,
      I1 => \tmds[3]_i_3_n_0\,
      I2 => \tmds[3]_i_4_n_0\,
      I3 => mode(1),
      I4 => \tmds[3]_i_5_n_0\,
      I5 => mode(0),
      O => \tmds[3]_i_1__1_n_0\
    );
\tmds[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808A2"
    )
        port map (
      I0 => mode(1),
      I1 => \tmds_reg[4]_0\(2),
      I2 => \tmds_reg[4]_0\(3),
      I3 => \tmds_reg[4]_0\(0),
      I4 => \tmds_reg[4]_0\(1),
      O => \tmds[3]_i_2__1_n_0\
    );
\tmds[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2322"
    )
        port map (
      I0 => mode(1),
      I1 => mode(0),
      I2 => mode(2),
      I3 => \tmds_reg[0]_0\(0),
      O => \tmds[3]_i_3_n_0\
    );
\tmds[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \tmds_reg[4]_0\(1),
      I1 => \tmds_reg[4]_0\(0),
      I2 => \tmds_reg[4]_0\(3),
      I3 => \tmds_reg[4]_0\(2),
      O => \tmds[3]_i_4_n_0\
    );
\tmds[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => acc_reg(4),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      O => \tmds[3]_i_5_n_0\
    );
\tmds[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A22AAA222A22A2A"
    )
        port map (
      I0 => \tmds[4]_i_2__0_n_0\,
      I1 => mode(1),
      I2 => \tmds_reg[4]_0\(3),
      I3 => \tmds_reg[4]_0\(2),
      I4 => \tmds_reg[4]_0\(1),
      I5 => \tmds_reg[4]_0\(0),
      O => \tmds[4]_i_1__1_n_0\
    );
\tmds[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FFFFFFFF"
    )
        port map (
      I0 => \tmds[0]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => \tmds[6]_i_3__1_n_0\,
      I3 => mode(1),
      I4 => mode(0),
      I5 => \tmds[4]_i_3_n_0\,
      O => \tmds[4]_i_2__0_n_0\
    );
\tmds[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => mode(2),
      I1 => \tmds_reg[0]_0\(0),
      I2 => mode(0),
      I3 => mode(1),
      O => \tmds[4]_i_3_n_0\
    );
\tmds[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFADFFA8"
    )
        port map (
      I0 => mode(0),
      I1 => \tmds[5]_i_2__0_n_0\,
      I2 => mode(1),
      I3 => mode(2),
      I4 => \tmds_reg[0]_0\(0),
      I5 => \tmds[5]_i_3__1_n_0\,
      O => \tmds[5]_i_1__1_n_0\
    );
\tmds[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"969696D6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => acc_reg(4),
      I3 => Q(3),
      I4 => Q(2),
      O => \tmds[5]_i_2__0_n_0\
    );
\tmds[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96C50000"
    )
        port map (
      I0 => \tmds_reg[4]_0\(0),
      I1 => \tmds_reg[4]_0\(3),
      I2 => \tmds_reg[4]_0\(1),
      I3 => \tmds_reg[4]_0\(2),
      I4 => mode(1),
      O => \tmds[5]_i_3__1_n_0\
    );
\tmds[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00006900"
    )
        port map (
      I0 => \tmds[6]_i_2__1_n_0\,
      I1 => Q(2),
      I2 => \tmds[6]_i_3__1_n_0\,
      I3 => \tmds_reg[6]_0\,
      I4 => \tmds[6]_i_4__1_n_0\,
      I5 => \tmds[6]_i_5_n_0\,
      O => \tmds[6]_i_1__1_n_0\
    );
\tmds[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \tmds[6]_i_2__1_n_0\
    );
\tmds[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF000100FF"
    )
        port map (
      I0 => acc_reg(2),
      I1 => acc_reg(1),
      I2 => acc_reg(3),
      I3 => \tmds[3]_i_5_n_0\,
      I4 => \tmds[8]_i_2__0_n_0\,
      I5 => acc_reg(4),
      O => \tmds[6]_i_3__1_n_0\
    );
\tmds[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000100000000"
    )
        port map (
      I0 => acc_reg(4),
      I1 => acc_reg(2),
      I2 => acc_reg(1),
      I3 => acc_reg(3),
      I4 => \acc[4]_i_4__1_n_0\,
      I5 => \tmds[8]_i_2__0_n_0\,
      O => \tmds[6]_i_4__1_n_0\
    );
\tmds[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEABEBFEAAAAAAAA"
    )
        port map (
      I0 => \tmds[6]_i_6_n_0\,
      I1 => \tmds_reg[4]_0\(0),
      I2 => \tmds_reg[4]_0\(1),
      I3 => \tmds_reg[4]_0\(3),
      I4 => \tmds_reg[4]_0\(2),
      I5 => mode(1),
      O => \tmds[6]_i_5_n_0\
    );
\tmds[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2223"
    )
        port map (
      I0 => mode(1),
      I1 => mode(0),
      I2 => mode(2),
      I3 => \tmds_reg[0]_0\(0),
      O => \tmds[6]_i_6_n_0\
    );
\tmds[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70206060"
    )
        port map (
      I0 => \tmds[7]_i_2__1_n_0\,
      I1 => \tmds[7]_i_3__1_n_0\,
      I2 => \tmds_reg[6]_0\,
      I3 => acc_reg(4),
      I4 => \tmds[8]_i_2__0_n_0\,
      I5 => \tmds[7]_i_4__0_n_0\,
      O => \tmds[7]_i_1__1_n_0\
    );
\tmds[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \tmds[3]_i_5_n_0\,
      I1 => acc_reg(3),
      I2 => acc_reg(1),
      I3 => acc_reg(2),
      I4 => \tmds[8]_i_2__0_n_0\,
      O => \tmds[7]_i_2__1_n_0\
    );
\tmds[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \tmds[7]_i_3__1_n_0\
    );
\tmds[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9400F500"
    )
        port map (
      I0 => \tmds_reg[4]_0\(0),
      I1 => \tmds_reg[4]_0\(3),
      I2 => \tmds_reg[4]_0\(1),
      I3 => mode(1),
      I4 => \tmds_reg[4]_0\(2),
      I5 => \tmds[3]_i_3_n_0\,
      O => \tmds[7]_i_4__0_n_0\
    );
\tmds[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAABFAFB"
    )
        port map (
      I0 => mode(2),
      I1 => \tmds_reg[0]_0\(0),
      I2 => mode(0),
      I3 => mode(1),
      I4 => \tmds[8]_i_2__0_n_0\,
      I5 => \tmds[8]_i_3__0_n_0\,
      O => \tmds[8]_i_1__1_n_0\
    );
\tmds[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \tmds[8]_i_2__0_n_0\
    );
\tmds[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B09000F0"
    )
        port map (
      I0 => \tmds_reg[4]_0\(0),
      I1 => \tmds_reg[4]_0\(1),
      I2 => mode(1),
      I3 => \tmds_reg[4]_0\(2),
      I4 => \tmds_reg[4]_0\(3),
      O => \tmds[8]_i_3__0_n_0\
    );
\tmds[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB09010B0"
    )
        port map (
      I0 => \tmds_reg[4]_0\(3),
      I1 => \tmds_reg[4]_0\(2),
      I2 => mode(1),
      I3 => \tmds_reg[4]_0\(1),
      I4 => \tmds_reg[4]_0\(0),
      I5 => \tmds[9]_i_2__0_n_0\,
      O => \tmds[9]_i_1_n_0\
    );
\tmds[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF10F01"
    )
        port map (
      I0 => \tmds_reg[0]_0\(0),
      I1 => mode(2),
      I2 => mode(0),
      I3 => mode(1),
      I4 => \tmds[0]_i_2__0_n_0\,
      O => \tmds[9]_i_2__0_n_0\
    );
\tmds_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[0]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(0),
      R => '0'
    );
\tmds_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[1]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(1),
      R => '0'
    );
\tmds_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[2]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(2),
      R => '0'
    );
\tmds_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[3]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(3),
      R => '0'
    );
\tmds_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[4]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(4),
      R => '0'
    );
\tmds_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[5]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(5),
      R => '0'
    );
\tmds_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[6]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(6),
      R => '0'
    );
\tmds_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[7]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(7),
      R => '0'
    );
\tmds_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[8]_i_1__1_n_0\,
      Q => \tmds_reg[9]_0\(8),
      R => '0'
    );
\tmds_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => E(0),
      D => \tmds[9]_i_1_n_0\,
      Q => \tmds_reg[9]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_commandqueue is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \vpucmd_reg[1]\ : out STD_LOGIC;
    \cmdmode_reg[2]\ : out STD_LOGIC;
    \cmdmode_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmdmode_reg[0]\ : out STD_LOGIC;
    \cmdmode_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmdmode_reg[0]_1\ : out STD_LOGIC;
    \cmdmode_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \bbstub_dout[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lastscanline0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \cmdmode_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmdmode : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cmdmode_reg[1]\ : in STD_LOGIC;
    \cmdmode_reg[0]_3\ : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \m_axi_rdata_reg[42]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_commandqueue : entity is "commandqueue";
end blockone_videomodule_0_0_commandqueue;

architecture STRUCTURE of blockone_videomodule_0_0_commandqueue is
  component blockone_videomodule_0_0_cmdfifo is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC
  );
  end component blockone_videomodule_0_0_cmdfifo;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_onehot_raddrstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_raddrstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_raddrstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_raddrstate_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_raddrstate_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_sequential_waddrstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_waddrstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_writestate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_writestate[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \__9/i__n_0\ : STD_LOGIC;
  signal cmdfifoinst_n_33 : STD_LOGIC;
  signal cmdfifoinst_n_34 : STD_LOGIC;
  signal \fifodin_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[10]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[11]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[12]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[13]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[14]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[15]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[16]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[17]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[18]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[19]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[20]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[21]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[22]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[23]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[24]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[25]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[26]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[27]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[28]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[29]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[30]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[31]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifodin_reg_n_0_[9]\ : STD_LOGIC;
  signal fifofull : STD_LOGIC;
  signal fifowe : STD_LOGIC;
  signal m_axi_arready_i_1_n_0 : STD_LOGIC;
  signal m_axi_awready_i_1_n_0 : STD_LOGIC;
  signal \m_axi_rdata[42]_i_1_n_0\ : STD_LOGIC;
  signal m_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal m_axi_wready_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal vpucmd0 : STD_LOGIC;
  signal waddrstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal writestate : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_raddrstate[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_raddrstate[2]_i_1\ : label is "soft_lutpair129";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_raddrstate_reg[0]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_raddrstate_reg[1]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_raddrstate_reg[2]\ : label is "iSTATE:001,iSTATE0:010,iSTATE1:100,";
  attribute SOFT_HLUTNM of \FSM_sequential_waddrstate[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_sequential_waddrstate[1]_i_1\ : label is "soft_lutpair131";
  attribute FSM_ENCODED_STATES of \FSM_sequential_waddrstate_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_waddrstate_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,";
  attribute SOFT_HLUTNM of \FSM_sequential_writestate[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_sequential_writestate[1]_i_1\ : label is "soft_lutpair130";
  attribute FSM_ENCODED_STATES of \FSM_sequential_writestate_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_writestate_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,";
  attribute SOFT_HLUTNM of \burstmask[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \burstmask[5]_i_1\ : label is "soft_lutpair132";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cmdfifoinst : label is "cmdfifo,fifo_generator_v13_2_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of cmdfifoinst : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of cmdfifoinst : label is "fifo_generator_v13_2_12,Vivado 2024.2.2";
  attribute SOFT_HLUTNM of \cmdmode[2]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of cmdre_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \lastscanline[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \palettedin[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \scanaddr[31]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \vpucmd[7]_i_1\ : label is "soft_lutpair127";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  SR(0) <= \^sr\(0);
  s_axi_awready <= \^s_axi_awready\;
\FSM_onehot_raddrstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFA22"
    )
        port map (
      I0 => \FSM_onehot_raddrstate_reg_n_0_[1]\,
      I1 => s_axi_arvalid,
      I2 => s_axi_rready,
      I3 => \FSM_onehot_raddrstate_reg_n_0_[2]\,
      I4 => \FSM_onehot_raddrstate_reg_n_0_[0]\,
      O => \FSM_onehot_raddrstate[1]_i_1_n_0\
    );
\FSM_onehot_raddrstate[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAF88"
    )
        port map (
      I0 => \FSM_onehot_raddrstate_reg_n_0_[1]\,
      I1 => s_axi_arvalid,
      I2 => s_axi_rready,
      I3 => \FSM_onehot_raddrstate_reg_n_0_[2]\,
      I4 => \FSM_onehot_raddrstate_reg_n_0_[0]\,
      O => \FSM_onehot_raddrstate[2]_i_1_n_0\
    );
\FSM_onehot_raddrstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_raddrstate_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\FSM_onehot_raddrstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_raddrstate[1]_i_1_n_0\,
      Q => \FSM_onehot_raddrstate_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\FSM_onehot_raddrstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_raddrstate[2]_i_1_n_0\,
      Q => \FSM_onehot_raddrstate_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\FSM_sequential_waddrstate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => waddrstate(1),
      I1 => s_axi_awvalid,
      I2 => waddrstate(0),
      O => \FSM_sequential_waddrstate[0]_i_1_n_0\
    );
\FSM_sequential_waddrstate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => waddrstate(1),
      I2 => waddrstate(0),
      O => \FSM_sequential_waddrstate[1]_i_1_n_0\
    );
\FSM_sequential_waddrstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_waddrstate[0]_i_1_n_0\,
      Q => waddrstate(0),
      R => \^sr\(0)
    );
\FSM_sequential_waddrstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_waddrstate[1]_i_1_n_0\,
      Q => waddrstate(1),
      R => \^sr\(0)
    );
\FSM_sequential_writestate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFBBBB"
    )
        port map (
      I0 => s_axi_bready,
      I1 => writestate(1),
      I2 => fifofull,
      I3 => s_axi_wvalid,
      I4 => writestate(0),
      O => \FSM_sequential_writestate[0]_i_1_n_0\
    );
\FSM_sequential_writestate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F200F0"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => fifofull,
      I2 => writestate(1),
      I3 => s_axi_bready,
      I4 => writestate(0),
      O => \FSM_sequential_writestate[1]_i_1_n_0\
    );
\FSM_sequential_writestate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_writestate[0]_i_1_n_0\,
      Q => writestate(0),
      R => \^sr\(0)
    );
\FSM_sequential_writestate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_sequential_writestate[1]_i_1_n_0\,
      Q => writestate(1),
      R => \^sr\(0)
    );
\__9/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => writestate(0),
      I1 => s_axi_bready,
      I2 => writestate(1),
      O => \__9/i__n_0\
    );
\burstmask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \bbstub_dout[2]\(0)
    );
\burstmask[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \bbstub_dout[2]\(1)
    );
cmdfifoinst: component blockone_videomodule_0_0_cmdfifo
     port map (
      clk => aclk,
      din(31) => \fifodin_reg_n_0_[31]\,
      din(30) => \fifodin_reg_n_0_[30]\,
      din(29) => \fifodin_reg_n_0_[29]\,
      din(28) => \fifodin_reg_n_0_[28]\,
      din(27) => \fifodin_reg_n_0_[27]\,
      din(26) => \fifodin_reg_n_0_[26]\,
      din(25) => \fifodin_reg_n_0_[25]\,
      din(24) => \fifodin_reg_n_0_[24]\,
      din(23) => \fifodin_reg_n_0_[23]\,
      din(22) => \fifodin_reg_n_0_[22]\,
      din(21) => \fifodin_reg_n_0_[21]\,
      din(20) => \fifodin_reg_n_0_[20]\,
      din(19) => \fifodin_reg_n_0_[19]\,
      din(18) => \fifodin_reg_n_0_[18]\,
      din(17) => \fifodin_reg_n_0_[17]\,
      din(16) => \fifodin_reg_n_0_[16]\,
      din(15) => \fifodin_reg_n_0_[15]\,
      din(14) => \fifodin_reg_n_0_[14]\,
      din(13) => \fifodin_reg_n_0_[13]\,
      din(12) => \fifodin_reg_n_0_[12]\,
      din(11) => \fifodin_reg_n_0_[11]\,
      din(10) => \fifodin_reg_n_0_[10]\,
      din(9) => \fifodin_reg_n_0_[9]\,
      din(8) => \fifodin_reg_n_0_[8]\,
      din(7) => \fifodin_reg_n_0_[7]\,
      din(6) => \fifodin_reg_n_0_[6]\,
      din(5) => \fifodin_reg_n_0_[5]\,
      din(4) => \fifodin_reg_n_0_[4]\,
      din(3) => \fifodin_reg_n_0_[3]\,
      din(2) => \fifodin_reg_n_0_[2]\,
      din(1) => \fifodin_reg_n_0_[1]\,
      din(0) => \fifodin_reg_n_0_[0]\,
      dout(31 downto 0) => \^d\(31 downto 0),
      empty => cmdfifoinst_n_33,
      full => fifofull,
      rd_en => rd_en,
      rst => \^sr\(0),
      valid => cmdfifoinst_n_34,
      wr_en => fifowe
    );
\cmdmode[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAAA080808"
    )
        port map (
      I0 => \cmdmode_reg[0]_3\,
      I1 => cmdfifoinst_n_34,
      I2 => cmdfifoinst_n_33,
      I3 => cmdmode(2),
      I4 => cmdmode(1),
      I5 => cmdmode(0),
      O => \cmdmode_reg[2]_0\
    );
\cmdmode[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAAAFB0808"
    )
        port map (
      I0 => \cmdmode_reg[1]\,
      I1 => cmdfifoinst_n_34,
      I2 => cmdfifoinst_n_33,
      I3 => cmdmode(2),
      I4 => cmdmode(1),
      I5 => cmdmode(0),
      O => \cmdmode_reg[2]\
    );
\cmdmode[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFEE00F0FF00"
    )
        port map (
      I0 => \cmdmode_reg[2]_1\,
      I1 => Q(0),
      I2 => vpucmd0,
      I3 => cmdmode(2),
      I4 => cmdmode(1),
      I5 => cmdmode(0),
      O => \vpucmd_reg[1]\
    );
\cmdmode[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmdfifoinst_n_34,
      I1 => cmdfifoinst_n_33,
      O => vpucmd0
    );
cmdre_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => cmdfifoinst_n_33,
      I1 => cmdfifoinst_n_34,
      I2 => cmdmode(0),
      I3 => cmdmode(1),
      I4 => cmdmode(2),
      O => \cmdmode_reg[0]\
    );
\fifodin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(0),
      Q => \fifodin_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\fifodin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(10),
      Q => \fifodin_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\fifodin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(11),
      Q => \fifodin_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\fifodin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(12),
      Q => \fifodin_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\fifodin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(13),
      Q => \fifodin_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\fifodin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(14),
      Q => \fifodin_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\fifodin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(15),
      Q => \fifodin_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\fifodin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(16),
      Q => \fifodin_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\fifodin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(17),
      Q => \fifodin_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\fifodin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(18),
      Q => \fifodin_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\fifodin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(19),
      Q => \fifodin_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\fifodin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(1),
      Q => \fifodin_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\fifodin_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(20),
      Q => \fifodin_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\fifodin_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(21),
      Q => \fifodin_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\fifodin_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(22),
      Q => \fifodin_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\fifodin_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(23),
      Q => \fifodin_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\fifodin_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(24),
      Q => \fifodin_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\fifodin_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(25),
      Q => \fifodin_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\fifodin_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(26),
      Q => \fifodin_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\fifodin_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(27),
      Q => \fifodin_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\fifodin_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(28),
      Q => \fifodin_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\fifodin_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(29),
      Q => \fifodin_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\fifodin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(2),
      Q => \fifodin_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\fifodin_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(30),
      Q => \fifodin_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\fifodin_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(31),
      Q => \fifodin_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\fifodin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(3),
      Q => \fifodin_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\fifodin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(4),
      Q => \fifodin_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\fifodin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(5),
      Q => \fifodin_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\fifodin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(6),
      Q => \fifodin_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\fifodin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(7),
      Q => \fifodin_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\fifodin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(8),
      Q => \fifodin_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\fifodin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_axi_wready_i_1_n_0,
      D => s_axi_wdata(9),
      Q => \fifodin_reg_n_0_[9]\,
      R => \^sr\(0)
    );
fifowe_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axi_wready_i_1_n_0,
      Q => fifowe,
      R => \^sr\(0)
    );
\lastscanline[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => cmdmode(0),
      I1 => cmdmode(1),
      I2 => cmdfifoinst_n_34,
      I3 => cmdfifoinst_n_33,
      I4 => cmdmode(2),
      O => \cmdmode_reg[0]_1\
    );
\lastscanline[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(1),
      O => lastscanline0(0)
    );
m_axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_raddrstate_reg_n_0_[1]\,
      O => m_axi_arready_i_1_n_0
    );
m_axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out\,
      D => m_axi_arready_i_1_n_0,
      Q => s_axi_arready,
      R => '0'
    );
m_axi_awready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF550800"
    )
        port map (
      I0 => \out\,
      I1 => s_axi_awvalid,
      I2 => waddrstate(1),
      I3 => waddrstate(0),
      I4 => \^s_axi_awready\,
      O => m_axi_awready_i_1_n_0
    );
m_axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axi_awready_i_1_n_0,
      Q => \^s_axi_awready\,
      R => '0'
    );
m_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out\,
      D => \__9/i__n_0\,
      Q => s_axi_bvalid,
      R => '0'
    );
\m_axi_rdata[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_raddrstate_reg_n_0_[2]\,
      I1 => s_axi_rready,
      I2 => \out\,
      O => \m_axi_rdata[42]_i_1_n_0\
    );
\m_axi_rdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(0),
      Q => s_axi_rdata(0),
      R => '0'
    );
\m_axi_rdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(1),
      Q => s_axi_rdata(1),
      R => '0'
    );
\m_axi_rdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(2),
      Q => s_axi_rdata(2),
      R => '0'
    );
\m_axi_rdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(3),
      Q => s_axi_rdata(3),
      R => '0'
    );
\m_axi_rdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(4),
      Q => s_axi_rdata(4),
      R => '0'
    );
\m_axi_rdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(5),
      Q => s_axi_rdata(5),
      R => '0'
    );
\m_axi_rdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(6),
      Q => s_axi_rdata(6),
      R => '0'
    );
\m_axi_rdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(7),
      Q => s_axi_rdata(7),
      R => '0'
    );
\m_axi_rdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(8),
      Q => s_axi_rdata(8),
      R => '0'
    );
\m_axi_rdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(9),
      Q => s_axi_rdata(9),
      R => '0'
    );
\m_axi_rdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axi_rdata[42]_i_1_n_0\,
      D => \m_axi_rdata_reg[42]_0\(10),
      Q => s_axi_rdata(10),
      R => '0'
    );
m_axi_rlast_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^sr\(0)
    );
m_axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \FSM_onehot_raddrstate_reg_n_0_[0]\,
      Q => s_axi_rlast,
      R => \^sr\(0)
    );
m_axi_rvalid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \FSM_onehot_raddrstate_reg_n_0_[2]\,
      O => m_axi_rvalid_i_1_n_0
    );
m_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out\,
      D => m_axi_rvalid_i_1_n_0,
      Q => s_axi_rvalid,
      R => '0'
    );
m_axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => writestate(1),
      I1 => writestate(0),
      I2 => s_axi_wvalid,
      I3 => fifofull,
      O => m_axi_wready_i_1_n_0
    );
m_axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \out\,
      D => m_axi_wready_i_1_n_0,
      Q => s_axi_wready,
      R => '0'
    );
\palettedin[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => cmdfifoinst_n_34,
      I1 => cmdfifoinst_n_33,
      I2 => cmdmode(2),
      I3 => cmdmode(0),
      I4 => cmdmode(1),
      O => E(0)
    );
\scanaddr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => cmdmode(0),
      I1 => cmdmode(2),
      I2 => cmdmode(1),
      I3 => cmdfifoinst_n_34,
      I4 => cmdfifoinst_n_33,
      O => \cmdmode_reg[0]_0\(0)
    );
\vpucmd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => cmdmode(0),
      I1 => cmdmode(2),
      I2 => cmdfifoinst_n_34,
      I3 => cmdfifoinst_n_33,
      I4 => cmdmode(1),
      O => \cmdmode_reg[0]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_packet_picker is
  port (
    \parity_reg[1][0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_reg[3]\ : out STD_LOGIC;
    \counter_reg[4]\ : out STD_LOGIC;
    \counter_reg[4]_0\ : out STD_LOGIC;
    \counter_reg[1]\ : out STD_LOGIC;
    \cx_reg[2]\ : out STD_LOGIC;
    \cycle_time_stamp_reg[7]\ : out STD_LOGIC;
    \cycle_time_stamp_reg[3]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_type_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_type_reg[7]_1\ : out STD_LOGIC;
    \counter_reg[3]_0\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    \counter_reg[4]_1\ : out STD_LOGIC;
    \counter_reg[3]_1\ : out STD_LOGIC;
    \parity_reg[2][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[4]_2\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \counter_reg[4]_3\ : out STD_LOGIC;
    \counter_reg[3]_2\ : out STD_LOGIC;
    \counter_reg[3]_3\ : out STD_LOGIC;
    \counter_reg[2]\ : out STD_LOGIC;
    \counter_reg[0]_1\ : out STD_LOGIC;
    \counter_reg[2]_0\ : out STD_LOGIC;
    \audio_sample_word_packet_reg[2][0][23]_0\ : out STD_LOGIC;
    \counter_reg[0]_2\ : out STD_LOGIC;
    \counter_reg[1]_0\ : out STD_LOGIC;
    \packet_type_reg[7]_2\ : out STD_LOGIC;
    \packet_type_reg[7]_3\ : out STD_LOGIC;
    \counter_reg[4]_4\ : out STD_LOGIC;
    \counter_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[3]_4\ : out STD_LOGIC;
    \counter_reg[0]_3\ : out STD_LOGIC;
    \counter_reg[0]_4\ : out STD_LOGIC;
    \packet_type_reg[7]_4\ : out STD_LOGIC;
    \counter_reg[1]_1\ : out STD_LOGIC;
    \counter_reg[1]_2\ : out STD_LOGIC;
    \counter_reg[2]_2\ : out STD_LOGIC;
    \counter_reg[1]_3\ : out STD_LOGIC;
    \counter_reg[1]_4\ : out STD_LOGIC;
    \counter_reg[0]_5\ : out STD_LOGIC;
    \counter_reg[3]_5\ : out STD_LOGIC;
    \counter_reg[1]_5\ : out STD_LOGIC;
    \true_hdmi_output.data_island_period_instantaneous\ : out STD_LOGIC;
    \cx_reg[6]\ : out STD_LOGIC;
    \cy_reg[4]\ : out STD_LOGIC;
    \cy_reg[9]\ : out STD_LOGIC;
    pixelClock : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    \parity_reg[1][7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \parity_reg[1][7]_0\ : in STD_LOGIC;
    \parity_reg[1][6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC;
    frame_counter10_in : in STD_LOGIC;
    \true_hdmi_output.data_island_data_reg[5]\ : in STD_LOGIC;
    \parity_reg[1][6]_0\ : in STD_LOGIC;
    \parity_reg[2][6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \true_hdmi_output.data_island_data_reg[1]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    audioSampleInputLR : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_packet_picker : entity is "packet_picker";
end blockone_videomodule_0_0_packet_picker;

architecture STRUCTURE of blockone_videomodule_0_0_packet_picker is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal audio_clock_regeneration_packet_n_10 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_25 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_26 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_27 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_28 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_7 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_8 : STD_LOGIC;
  signal audio_clock_regeneration_packet_n_9 : STD_LOGIC;
  signal audio_info_frame_sent : STD_LOGIC;
  signal audio_sample_word_buffer : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][10]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][10]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][11]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][11]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][12]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][12]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][13]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][13]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][14]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][14]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][15]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][15]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][16]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][16]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][17]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][17]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][18]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][18]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][19]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][19]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][20]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][20]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][21]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][21]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][22]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][22]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][23]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][23]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][8]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][8]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][9]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][0][9]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][10]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][10]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][11]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][11]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][12]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][12]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][13]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][13]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][14]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][14]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][15]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][15]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][16]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][16]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][17]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][17]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][18]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][18]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][19]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][19]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][20]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][20]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][21]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][21]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][22]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][22]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][23]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][23]_i_5_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][8]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][8]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][9]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][0][1][9]_i_4_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][10]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][11]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][12]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][13]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][14]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][15]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][17]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][18]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][19]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][20]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][21]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][22]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][23]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][8]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][0][9]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][10]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][11]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][12]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][13]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][14]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][15]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][16]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][17]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][18]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][19]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][20]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][21]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][22]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][23]_i_3_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][8]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1][9]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg[0][0][1]_6\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[0][1][1]_8\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[0][2][1]_10\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[0][3][0]_20\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[0][3][1]_14\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][0][0]_15\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][0][1]_7\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][1][0]_16\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][1][1]_9\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][2][0]_17\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][2][1]_11\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][3][0]_18\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg[1][3][1]_12\ : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][10]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][11]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][12]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][13]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][14]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][15]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][16]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][17]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][18]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][19]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][20]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][21]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][22]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][23]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][8]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][0][0][9]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][10]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][11]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][12]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][13]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][14]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][15]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][16]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][17]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][18]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][19]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][20]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][21]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][22]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][23]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][8]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][1][0][9]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][10]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][11]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][12]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][13]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][14]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][15]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][16]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][17]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][18]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][19]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][20]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][21]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][22]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][23]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][8]\ : STD_LOGIC;
  signal \audio_sample_word_buffer_reg_n_0_[0][2][0][9]\ : STD_LOGIC;
  signal audio_sample_word_packet : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[0][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[1][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[2][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][10]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][11]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][12]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][13]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][14]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][15]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][17]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][18]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][19]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][20]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][21]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][22]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][23]_i_2_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][8]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet[3][1][9]_i_1_n_0\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][10]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][11]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][12]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][13]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][14]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][15]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][16]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][17]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][18]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][19]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][20]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][21]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][22]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][23]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][8]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][0][9]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][10]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][11]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][12]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][13]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][14]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][15]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][16]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][17]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][18]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][19]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][20]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][21]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][22]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][23]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][8]\ : STD_LOGIC;
  signal \audio_sample_word_packet_reg_n_0_[0][1][9]\ : STD_LOGIC;
  signal audio_sample_word_transfer_control : STD_LOGIC;
  signal audio_sample_word_transfer_control_i_1_n_0 : STD_LOGIC;
  signal \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\ : STD_LOGIC;
  signal \audio_sample_word_transfer_mux[0]_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \audio_sample_word_transfer_mux[1]_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \audio_sample_word_transfer_reg[0]_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \audio_sample_word_transfer_reg[1]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auxiliary_video_information_info_frame_sent : STD_LOGIC;
  signal \^counter_reg[0]_0\ : STD_LOGIC;
  signal \^counter_reg[2]\ : STD_LOGIC;
  signal \^counter_reg[2]_1\ : STD_LOGIC;
  signal \^counter_reg[4]\ : STD_LOGIC;
  signal \^cx_reg[2]\ : STD_LOGIC;
  signal \^cx_reg[6]\ : STD_LOGIC;
  signal \^cy_reg[4]\ : STD_LOGIC;
  signal \^cy_reg[9]\ : STD_LOGIC;
  signal frame_counter2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \frame_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal frame_counter_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal last_clk_audio_counter_wrap_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal packet_type : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \packet_type[2]_i_3_n_0\ : STD_LOGIC;
  signal \packet_type[2]_i_4_n_0\ : STD_LOGIC;
  signal \^packet_type_reg[7]_1\ : STD_LOGIC;
  signal \packet_type_reg_n_0_[0]\ : STD_LOGIC;
  signal \packet_type_reg_n_0_[1]\ : STD_LOGIC;
  signal \packet_type_reg_n_0_[2]\ : STD_LOGIC;
  signal \packet_type_reg_n_0_[7]\ : STD_LOGIC;
  signal \parity[0][7]_i_10_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_11_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_12_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_15_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_16_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_20_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_21_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_22_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_24_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_29_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_48_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_51_n_0\ : STD_LOGIC;
  signal \parity[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_5_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_6_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_7_n_0\ : STD_LOGIC;
  signal \parity[1][6]_i_9_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_10_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_13_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_22_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_23_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_35_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_36_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_43_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_44_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_45_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_46_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_50_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_51_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_52_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_53_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_54_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_55_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_56_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_57_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_58_n_0\ : STD_LOGIC;
  signal \parity[1][7]_i_6_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_18_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_19_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_24_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_25_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_28_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_29_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_30_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_31_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_32_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_33_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_37_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_38_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_39_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_40_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_41_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_42_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_43_n_0\ : STD_LOGIC;
  signal \parity[2][7]_i_44_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_12_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_13_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_14_n_0\ : STD_LOGIC;
  signal \parity[3][6]_i_15_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_13_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_14_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_18_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_19_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_20_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_21_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_22_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_23_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_26_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_27_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_29_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_30_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_31_n_0\ : STD_LOGIC;
  signal \parity[3][7]_i_32_n_0\ : STD_LOGIC;
  signal \parity[4][7]_i_7_n_0\ : STD_LOGIC;
  signal \parity[4][7]_i_9_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_19_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_23_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_36_n_0\ : STD_LOGIC;
  signal \parity_reg[0][7]_i_37_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_11_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_16_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_24_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_26_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_27_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_32_n_0\ : STD_LOGIC;
  signal \parity_reg[1][7]_i_9_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_12_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_14_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_15_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_16_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_17_n_0\ : STD_LOGIC;
  signal \parity_reg[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_6_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_7_n_0\ : STD_LOGIC;
  signal \parity_reg[3][6]_i_8_n_0\ : STD_LOGIC;
  signal sample_buffer_current_i_1_n_0 : STD_LOGIC;
  signal sample_buffer_current_reg_n_0 : STD_LOGIC;
  signal sample_buffer_ready : STD_LOGIC;
  signal sample_buffer_ready_i_1_n_0 : STD_LOGIC;
  signal sample_buffer_used_reg_n_0 : STD_LOGIC;
  signal samples_remaining : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \samples_remaining[0]_i_1_n_0\ : STD_LOGIC;
  signal \samples_remaining[1]_i_1_n_0\ : STD_LOGIC;
  signal source_product_description_info_frame_sent : STD_LOGIC;
  signal \subs[2][0]_2\ : STD_LOGIC_VECTOR ( 55 downto 50 );
  signal \subs[2][1]_4\ : STD_LOGIC_VECTOR ( 55 downto 8 );
  signal \subs[2][2]_3\ : STD_LOGIC_VECTOR ( 55 downto 8 );
  signal \subs[2][3]_1\ : STD_LOGIC_VECTOR ( 55 downto 8 );
  signal \true_hdmi_output.data_island_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[6]_i_9_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_13_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_14_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_17_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_21_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_24_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_25_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_26_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_27_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_28_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_29_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \^true_hdmi_output.data_island_period_instantaneous\ : STD_LOGIC;
  signal \true_hdmi_output.header\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \true_hdmi_output.packet_enable\ : STD_LOGIC;
  signal \true_hdmi_output.sub[0]_23\ : STD_LOGIC_VECTOR ( 46 downto 8 );
  signal \true_hdmi_output.sub[1]_0\ : STD_LOGIC_VECTOR ( 46 downto 32 );
  signal \true_hdmi_output.sub[3]_24\ : STD_LOGIC_VECTOR ( 35 to 35 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_sample_word_buffer[0][0][1][23]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][10]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][13]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][14]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][15]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][18]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][21]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][22]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][23]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][0][9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][12]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][13]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][14]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][15]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][16]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][17]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][18]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][19]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][21]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][22]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][23]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[0][1][9]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][10]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][13]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][14]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][15]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][16]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][18]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][19]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][20]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][21]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][22]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][23]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][0][9]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][12]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][13]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][16]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][17]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][18]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][19]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][20]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][21]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][22]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][23]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[1][1][9]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][10]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][16]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][18]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][20]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][22]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][23]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][0][9]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][15]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][16]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][17]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][19]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][20]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][21]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][22]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][23]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[2][1][9]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][11]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][13]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][16]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][18]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][19]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][20]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][21]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][22]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][23]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][0][9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][14]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][19]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][23]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \audio_sample_word_packet[3][1][9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \frame_counter[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \frame_counter[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \frame_counter[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \frame_counter[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \packet_type[0]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \packet_type[1]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \parity[0][7]_i_29\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \parity[3][7]_i_14\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \parity[4][7]_i_10\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \parity[4][7]_i_8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sample_buffer_current_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \samples_remaining[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \samples_remaining[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[4]_i_7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[8]_i_17\ : label is "soft_lutpair46";
begin
  SR(0) <= \^sr\(0);
  \counter_reg[0]_0\ <= \^counter_reg[0]_0\;
  \counter_reg[2]\ <= \^counter_reg[2]\;
  \counter_reg[2]_1\ <= \^counter_reg[2]_1\;
  \counter_reg[4]\ <= \^counter_reg[4]\;
  \cx_reg[2]\ <= \^cx_reg[2]\;
  \cx_reg[6]\ <= \^cx_reg[6]\;
  \cy_reg[4]\ <= \^cy_reg[4]\;
  \cy_reg[9]\ <= \^cy_reg[9]\;
  \packet_type_reg[7]_1\ <= \^packet_type_reg[7]_1\;
  \true_hdmi_output.data_island_period_instantaneous\ <= \^true_hdmi_output.data_island_period_instantaneous\;
audio_clock_regeneration_packet: entity work.blockone_videomodule_0_0_audio_clock_regeneration_packet
     port map (
      D(0) => D(0),
      E(0) => audio_sample_word_packet,
      Q(6 downto 0) => \subs[2][3]_1\(22 downto 16),
      audio_info_frame_sent => audio_info_frame_sent,
      audio_info_frame_sent_reg => audio_clock_regeneration_packet_n_10,
      \audio_sample_word_packet_reg[2][0][23]\ => \audio_sample_word_packet_reg[2][0][23]_0\,
      audiosampleclk => audiosampleclk,
      auxiliary_video_information_info_frame_sent => auxiliary_video_information_info_frame_sent,
      \counter_reg[0]\ => \counter_reg[0]_2\,
      \counter_reg[1]\ => \counter_reg[1]_2\,
      \counter_reg[3]\ => \counter_reg[3]\,
      \counter_reg[3]_0\ => \counter_reg[3]_0\,
      \counter_reg[3]_1\ => \counter_reg[3]_1\,
      \counter_reg[3]_2\ => \counter_reg[3]_2\,
      \counter_reg[3]_3\ => \counter_reg[3]_3\,
      \counter_reg[3]_4\ => \counter_reg[3]_4\,
      \counter_reg[4]\ => \counter_reg[4]_0\,
      \counter_reg[4]_0\ => \counter_reg[4]_1\,
      \counter_reg[4]_1\ => \counter_reg[4]_2\,
      \counter_reg[4]_2\ => \counter_reg[4]_3\,
      \counter_reg[4]_3\ => \counter_reg[4]_4\,
      \cycle_time_stamp_reg[3]_0\ => \cycle_time_stamp_reg[3]\,
      \cycle_time_stamp_reg[7]_0\ => \cycle_time_stamp_reg[7]\,
      last_clk_audio_counter_wrap_reg => audio_clock_regeneration_packet_n_7,
      packet_type(1 downto 0) => packet_type(1 downto 0),
      \packet_type_reg[0]\ => audio_clock_regeneration_packet_n_28,
      \packet_type_reg[0]_0\ => \packet_type_reg_n_0_[0]\,
      \packet_type_reg[1]\ => audio_clock_regeneration_packet_n_27,
      \packet_type_reg[1]_0\ => last_clk_audio_counter_wrap_reg_n_0,
      \packet_type_reg[1]_1\ => \packet_type_reg_n_0_[1]\,
      \packet_type_reg[2]\ => audio_clock_regeneration_packet_n_26,
      \packet_type_reg[2]_0\ => \packet_type[2]_i_3_n_0\,
      \packet_type_reg[2]_1\ => \packet_type_reg_n_0_[2]\,
      \packet_type_reg[7]\ => audio_clock_regeneration_packet_n_25,
      \packet_type_reg[7]_0\ => \packet_type_reg_n_0_[7]\,
      \parity[0][7]_i_13_0\ => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      \parity[0][7]_i_13_1\ => \true_hdmi_output.data_island_data[8]_i_17_n_0\,
      \parity[0][7]_i_3\ => \parity[0][7]_i_15_n_0\,
      \parity[0][7]_i_3_0\ => \parity[0][7]_i_16_n_0\,
      \parity[0][7]_i_4\ => \parity_reg[0][7]_i_19_n_0\,
      \parity[0][7]_i_4_0\ => \parity[0][7]_i_20_n_0\,
      \parity[1][7]_i_12_0\(7 downto 0) => \subs[2][1]_4\(23 downto 16),
      \parity[2][7]_i_2_0\ => \parity_reg[2][7]_i_12_n_0\,
      \parity[2][7]_i_9\(7 downto 0) => \subs[2][2]_3\(23 downto 16),
      \parity[3][7]_i_2\ => \parity[3][7]_i_14_n_0\,
      \parity_reg[0][7]_i_35_0\(6) => \audio_sample_word_packet_reg_n_0_[0][0][22]\,
      \parity_reg[0][7]_i_35_0\(5) => \audio_sample_word_packet_reg_n_0_[0][0][21]\,
      \parity_reg[0][7]_i_35_0\(4) => \audio_sample_word_packet_reg_n_0_[0][0][20]\,
      \parity_reg[0][7]_i_35_0\(3) => \audio_sample_word_packet_reg_n_0_[0][0][19]\,
      \parity_reg[0][7]_i_35_0\(2) => \audio_sample_word_packet_reg_n_0_[0][0][18]\,
      \parity_reg[0][7]_i_35_0\(1) => \audio_sample_word_packet_reg_n_0_[0][0][17]\,
      \parity_reg[0][7]_i_35_0\(0) => \audio_sample_word_packet_reg_n_0_[0][0][16]\,
      \parity_reg[1][0]\(1 downto 0) => \parity_reg[1][0]\(1 downto 0),
      \parity_reg[1][1]\ => \parity[1][7]_i_13_n_0\,
      \parity_reg[1][1]_0\ => \parity_reg[1][7]_i_11_n_0\,
      \parity_reg[1][6]\(4 downto 0) => \parity_reg[1][6]\(4 downto 0),
      \parity_reg[1][6]_0\ => \^packet_type_reg[7]_1\,
      \parity_reg[1][6]_1\ => \parity[1][7]_i_6_n_0\,
      \parity_reg[1][7]\ => \^counter_reg[4]\,
      \parity_reg[1][7]_0\(1 downto 0) => \parity_reg[1][7]\(1 downto 0),
      \parity_reg[1][7]_1\ => \parity_reg[1][7]_0\,
      \parity_reg[2][0]\(0) => \parity_reg[2][0]\(0),
      \parity_reg[2][6]\(0) => \parity_reg[2][6]\(0),
      \parity_reg[2][6]_0\ => \^counter_reg[0]_0\,
      \parity_reg[2][6]_1\ => \parity_reg[2][7]_i_6_n_0\,
      \parity_reg[3][6]\ => \parity_reg[3][6]_i_6_n_0\,
      pixelClock => pixelClock,
      sample_buffer_ready => sample_buffer_ready,
      sample_buffer_ready_reg => audio_clock_regeneration_packet_n_9,
      source_product_description_info_frame_sent => source_product_description_info_frame_sent,
      source_product_description_info_frame_sent_reg => audio_clock_regeneration_packet_n_8,
      \true_hdmi_output.data_island_data[8]_i_10_0\ => \parity[1][6]_i_9_n_0\,
      \true_hdmi_output.data_island_data[8]_i_10_1\ => \parity[1][6]_i_7_n_0\,
      \true_hdmi_output.data_island_data[8]_i_5_0\ => \true_hdmi_output.data_island_data[8]_i_21_n_0\,
      \true_hdmi_output.data_island_data_reg[4]\ => \^counter_reg[2]\,
      \true_hdmi_output.data_island_data_reg[5]\ => \true_hdmi_output.data_island_data_reg[5]\,
      \true_hdmi_output.data_island_data_reg[5]_0\ => \parity[1][6]_i_2_n_0\,
      \true_hdmi_output.data_island_data_reg[6]\ => \true_hdmi_output.data_island_data[6]_i_6_n_0\,
      \true_hdmi_output.data_island_data_reg[7]\ => \parity[3][7]_i_13_n_0\,
      \true_hdmi_output.data_island_data_reg[8]\ => \^counter_reg[2]_1\,
      \true_hdmi_output.data_island_data_reg[8]_0\ => \true_hdmi_output.data_island_data[8]_i_6_n_0\,
      \true_hdmi_output.packet_enable\ => \true_hdmi_output.packet_enable\
    );
audio_info_frame_sent_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_10,
      Q => audio_info_frame_sent,
      R => '0'
    );
\audio_sample_word_buffer[0][0][0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(2),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][10]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(2)
    );
\audio_sample_word_buffer[0][0][0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(10),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][10]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(10),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][10]\,
      O => \audio_sample_word_buffer[0][0][0][10]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(10),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(10),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(10),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][10]\,
      O => \audio_sample_word_buffer[0][0][0][10]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(3),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][11]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(3)
    );
\audio_sample_word_buffer[0][0][0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(11),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][11]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(11),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][11]\,
      O => \audio_sample_word_buffer[0][0][0][11]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(11),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(11),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(11),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][11]\,
      O => \audio_sample_word_buffer[0][0][0][11]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(4),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][12]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(4)
    );
\audio_sample_word_buffer[0][0][0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(12),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][12]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(12),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][12]\,
      O => \audio_sample_word_buffer[0][0][0][12]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(12),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(12),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(12),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][12]\,
      O => \audio_sample_word_buffer[0][0][0][12]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(5),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][13]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(5)
    );
\audio_sample_word_buffer[0][0][0][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(13),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][13]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(13),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][13]\,
      O => \audio_sample_word_buffer[0][0][0][13]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(13),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(13),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(13),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][13]\,
      O => \audio_sample_word_buffer[0][0][0][13]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(6),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][14]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(6)
    );
\audio_sample_word_buffer[0][0][0][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(14),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][14]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(14),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][14]\,
      O => \audio_sample_word_buffer[0][0][0][14]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(14),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(14),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(14),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][14]\,
      O => \audio_sample_word_buffer[0][0][0][14]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(7),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][15]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(7)
    );
\audio_sample_word_buffer[0][0][0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(15),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][15]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(15),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][15]\,
      O => \audio_sample_word_buffer[0][0][0][15]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(15),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(15),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(15),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][15]\,
      O => \audio_sample_word_buffer[0][0][0][15]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(8),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][16]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(8)
    );
\audio_sample_word_buffer[0][0][0][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(16),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][16]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(16),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][16]\,
      O => \audio_sample_word_buffer[0][0][0][16]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(16),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(16),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(16),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][16]\,
      O => \audio_sample_word_buffer[0][0][0][16]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(9),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][17]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(9)
    );
\audio_sample_word_buffer[0][0][0][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(17),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][17]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(17),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][17]\,
      O => \audio_sample_word_buffer[0][0][0][17]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(17),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(17),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(17),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][17]\,
      O => \audio_sample_word_buffer[0][0][0][17]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(10),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][18]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(10)
    );
\audio_sample_word_buffer[0][0][0][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(18),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][18]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(18),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][18]\,
      O => \audio_sample_word_buffer[0][0][0][18]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(18),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(18),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(18),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][18]\,
      O => \audio_sample_word_buffer[0][0][0][18]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(11),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][19]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(11)
    );
\audio_sample_word_buffer[0][0][0][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(19),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][19]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(19),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][19]\,
      O => \audio_sample_word_buffer[0][0][0][19]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(19),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(19),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(19),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][19]\,
      O => \audio_sample_word_buffer[0][0][0][19]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(12),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][20]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(12)
    );
\audio_sample_word_buffer[0][0][0][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(20),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][20]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(20),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][20]\,
      O => \audio_sample_word_buffer[0][0][0][20]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(20),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(20),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(20),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][20]\,
      O => \audio_sample_word_buffer[0][0][0][20]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(13),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][21]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(13)
    );
\audio_sample_word_buffer[0][0][0][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(21),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][21]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(21),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][21]\,
      O => \audio_sample_word_buffer[0][0][0][21]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(21),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(21),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(21),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][21]\,
      O => \audio_sample_word_buffer[0][0][0][21]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(14),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][22]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(14)
    );
\audio_sample_word_buffer[0][0][0][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(22),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][22]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(22),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][22]\,
      O => \audio_sample_word_buffer[0][0][0][22]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(22),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(22),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(22),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][22]\,
      O => \audio_sample_word_buffer[0][0][0][22]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(15),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][23]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(15)
    );
\audio_sample_word_buffer[0][0][0][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(23),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][23]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(23),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][23]\,
      O => \audio_sample_word_buffer[0][0][0][23]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(23),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(23),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(23),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][23]\,
      O => \audio_sample_word_buffer[0][0][0][23]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(0),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][8]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(0)
    );
\audio_sample_word_buffer[0][0][0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(8),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][8]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(8),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][8]\,
      O => \audio_sample_word_buffer[0][0][0][8]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(8),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(8),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(8),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][8]\,
      O => \audio_sample_word_buffer[0][0][0][8]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[0]_19\(1),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][0][9]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[0]_22\(1)
    );
\audio_sample_word_buffer[0][0][0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][0]_16\(9),
      I1 => \audio_sample_word_buffer_reg_n_0_[0][1][0][9]\,
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][0]_15\(9),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][0][0][9]\,
      O => \audio_sample_word_buffer[0][0][0][9]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][0]_18\(9),
      I1 => \audio_sample_word_buffer_reg[0][3][0]_20\(9),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][0]_17\(9),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg_n_0_[0][2][0][9]\,
      O => \audio_sample_word_buffer[0][0][0][9]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(2),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][10]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(2)
    );
\audio_sample_word_buffer[0][0][1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(10),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(10),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(10),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(10),
      O => \audio_sample_word_buffer[0][0][1][10]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(10),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(10),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(10),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(10),
      O => \audio_sample_word_buffer[0][0][1][10]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(3),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][11]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(3)
    );
\audio_sample_word_buffer[0][0][1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(11),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(11),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(11),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(11),
      O => \audio_sample_word_buffer[0][0][1][11]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(11),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(11),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(11),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(11),
      O => \audio_sample_word_buffer[0][0][1][11]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(4),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][12]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(4)
    );
\audio_sample_word_buffer[0][0][1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(12),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(12),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(12),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(12),
      O => \audio_sample_word_buffer[0][0][1][12]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(12),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(12),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(12),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(12),
      O => \audio_sample_word_buffer[0][0][1][12]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(5),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][13]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(5)
    );
\audio_sample_word_buffer[0][0][1][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(13),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(13),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(13),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(13),
      O => \audio_sample_word_buffer[0][0][1][13]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(13),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(13),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(13),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(13),
      O => \audio_sample_word_buffer[0][0][1][13]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(6),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][14]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(6)
    );
\audio_sample_word_buffer[0][0][1][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(14),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(14),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(14),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(14),
      O => \audio_sample_word_buffer[0][0][1][14]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(14),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(14),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(14),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(14),
      O => \audio_sample_word_buffer[0][0][1][14]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(7),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][15]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(7)
    );
\audio_sample_word_buffer[0][0][1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(15),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(15),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(15),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(15),
      O => \audio_sample_word_buffer[0][0][1][15]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(15),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(15),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(15),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(15),
      O => \audio_sample_word_buffer[0][0][1][15]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(8),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][16]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(8)
    );
\audio_sample_word_buffer[0][0][1][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(16),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(16),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(16),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(16),
      O => \audio_sample_word_buffer[0][0][1][16]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(16),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(16),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(16),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(16),
      O => \audio_sample_word_buffer[0][0][1][16]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(9),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][17]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(9)
    );
\audio_sample_word_buffer[0][0][1][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(17),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(17),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(17),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(17),
      O => \audio_sample_word_buffer[0][0][1][17]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(17),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(17),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(17),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(17),
      O => \audio_sample_word_buffer[0][0][1][17]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(10),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][18]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(10)
    );
\audio_sample_word_buffer[0][0][1][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(18),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(18),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(18),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(18),
      O => \audio_sample_word_buffer[0][0][1][18]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(18),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(18),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(18),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(18),
      O => \audio_sample_word_buffer[0][0][1][18]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(11),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][19]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(11)
    );
\audio_sample_word_buffer[0][0][1][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(19),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(19),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(19),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(19),
      O => \audio_sample_word_buffer[0][0][1][19]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(19),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(19),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(19),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(19),
      O => \audio_sample_word_buffer[0][0][1][19]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(12),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][20]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(12)
    );
\audio_sample_word_buffer[0][0][1][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(20),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(20),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(20),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(20),
      O => \audio_sample_word_buffer[0][0][1][20]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(20),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(20),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(20),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(20),
      O => \audio_sample_word_buffer[0][0][1][20]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(13),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][21]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(13)
    );
\audio_sample_word_buffer[0][0][1][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(21),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(21),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(21),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(21),
      O => \audio_sample_word_buffer[0][0][1][21]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(21),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(21),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(21),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(21),
      O => \audio_sample_word_buffer[0][0][1][21]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(14),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][22]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(14)
    );
\audio_sample_word_buffer[0][0][1][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(22),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(22),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(22),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(22),
      O => \audio_sample_word_buffer[0][0][1][22]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(22),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(22),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(22),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(22),
      O => \audio_sample_word_buffer[0][0][1][22]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010002"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[0][0][1][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(15),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][23]_i_3_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(15)
    );
\audio_sample_word_buffer[0][0][1][23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(23),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(23),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(23),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(23),
      O => \audio_sample_word_buffer[0][0][1][23]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(23),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(23),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(23),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(23),
      O => \audio_sample_word_buffer[0][0][1][23]_i_5_n_0\
    );
\audio_sample_word_buffer[0][0][1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(0),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][8]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(0)
    );
\audio_sample_word_buffer[0][0][1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(8),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(8),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(8),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(8),
      O => \audio_sample_word_buffer[0][0][1][8]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(8),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(8),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(8),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(8),
      O => \audio_sample_word_buffer[0][0][1][8]_i_4_n_0\
    );
\audio_sample_word_buffer[0][0][1][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => p_0_in,
      I1 => \audio_sample_word_transfer_reg[1]_13\(1),
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => \audio_sample_word_buffer_reg[0][0][1][9]_i_2_n_0\,
      O => \audio_sample_word_transfer_mux[1]_21\(1)
    );
\audio_sample_word_buffer[0][0][1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][1][1]_9\(9),
      I1 => \audio_sample_word_buffer_reg[0][1][1]_8\(9),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][0][1]_7\(9),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][0][1]_6\(9),
      O => \audio_sample_word_buffer[0][0][1][9]_i_3_n_0\
    );
\audio_sample_word_buffer[0][0][1][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[1][3][1]_12\(9),
      I1 => \audio_sample_word_buffer_reg[0][3][1]_14\(9),
      I2 => samples_remaining(0),
      I3 => \audio_sample_word_buffer_reg[1][2][1]_11\(9),
      I4 => sample_buffer_current_reg_n_0,
      I5 => \audio_sample_word_buffer_reg[0][2][1]_10\(9),
      O => \audio_sample_word_buffer[0][0][1][9]_i_4_n_0\
    );
\audio_sample_word_buffer[0][1][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100020"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => samples_remaining(0),
      I3 => sample_buffer_current_reg_n_0,
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[0][2][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040008"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[0][3][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400080"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => samples_remaining(0),
      I3 => sample_buffer_current_reg_n_0,
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[1][0][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100020"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[1][1][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10002000"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[1][2][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400080"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\
    );
\audio_sample_word_buffer[1][3][1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40008000"
    )
        port map (
      I0 => p_0_in,
      I1 => samples_remaining(1),
      I2 => sample_buffer_current_reg_n_0,
      I3 => samples_remaining(0),
      I4 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      O => audio_sample_word_buffer
    );
\audio_sample_word_buffer_reg[0][0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][10]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][10]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][10]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][10]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][11]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][11]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][11]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][11]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][12]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][12]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][12]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][12]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][13]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][13]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][13]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][13]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][14]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][14]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][14]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][14]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][15]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][15]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][15]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][15]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][16]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][16]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][16]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][16]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][17]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][17]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][17]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][17]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][18]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][18]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][18]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][18]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][19]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][19]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][19]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][19]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][20]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][20]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][20]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][20]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][21]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][21]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][21]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][21]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][22]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][22]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][22]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][22]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][23]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][23]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][23]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][23]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][8]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][8]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][8]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][8]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg_n_0_[0][0][0][9]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][0][9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][0][9]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][0][9]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][0][9]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][10]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][10]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][10]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][11]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][11]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][11]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][12]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][12]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][12]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][13]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][13]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][13]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][14]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][14]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][14]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][15]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][15]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][15]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][16]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][16]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][16]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][17]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][17]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][17]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][18]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][18]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][18]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][19]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][19]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][19]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][20]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][20]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][20]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][21]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][21]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][21]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][22]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][22]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][22]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][23]_i_4_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][23]_i_5_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][23]_i_3_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][8]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][8]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][8]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[0][0][1]_6\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][0][1][9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \audio_sample_word_buffer[0][0][1][9]_i_3_n_0\,
      I1 => \audio_sample_word_buffer[0][0][1][9]_i_4_n_0\,
      O => \audio_sample_word_buffer_reg[0][0][1][9]_i_2_n_0\,
      S => samples_remaining(1)
    );
\audio_sample_word_buffer_reg[0][1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][10]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][11]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][12]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][13]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][14]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][15]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][16]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][17]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][18]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][19]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][20]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][21]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][22]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][23]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][8]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg_n_0_[0][1][0][9]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[0][1][1]_8\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][10]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][11]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][12]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][13]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][14]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][15]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][16]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][17]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][18]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][19]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][20]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][21]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][22]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][23]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][8]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg_n_0_[0][2][0][9]\,
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[0][2][1]_10\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg[0][3][0]_20\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[0][3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[0][3][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[0][3][1]_14\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg[1][0][0]_15\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][0][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[1][0][1]_7\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg[1][1][0]_16\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][1][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[1][1][1]_9\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg[1][2][0]_17\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => \audio_sample_word_buffer[1][2][1][23]_i_1_n_0\,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[1][2][1]_11\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(2),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(3),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(4),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(5),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(6),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(7),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(8),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(9),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(10),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(11),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(12),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(13),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(14),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(15),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(0),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[0]_22\(1),
      Q => \audio_sample_word_buffer_reg[1][3][0]_18\(9),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(2),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(10),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(3),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(11),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(4),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(12),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(5),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(13),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(6),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(14),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(7),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(15),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(8),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(16),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(9),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(17),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(10),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(18),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(11),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(19),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(12),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(20),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(13),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(21),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(14),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(22),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(15),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(23),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(0),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(8),
      R => '0'
    );
\audio_sample_word_buffer_reg[1][3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_buffer,
      D => \audio_sample_word_transfer_mux[1]_21\(1),
      Q => \audio_sample_word_buffer_reg[1][3][1]_12\(9),
      R => '0'
    );
\audio_sample_word_packet[0][0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][10]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(10),
      O => \audio_sample_word_packet[0][0][10]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][11]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(11),
      O => \audio_sample_word_packet[0][0][11]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][12]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(12),
      O => \audio_sample_word_packet[0][0][12]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][13]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(13),
      O => \audio_sample_word_packet[0][0][13]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][14]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(14),
      O => \audio_sample_word_packet[0][0][14]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][15]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(15),
      O => \audio_sample_word_packet[0][0][15]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][16]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(16),
      O => \audio_sample_word_packet[0][0][16]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][17]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(17),
      O => \audio_sample_word_packet[0][0][17]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][18]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(18),
      O => \audio_sample_word_packet[0][0][18]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][19]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(19),
      O => \audio_sample_word_packet[0][0][19]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][20]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(20),
      O => \audio_sample_word_packet[0][0][20]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][21]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(21),
      O => \audio_sample_word_packet[0][0][21]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][22]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(22),
      O => \audio_sample_word_packet[0][0][22]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][23]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(23),
      O => \audio_sample_word_packet[0][0][23]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][8]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(8),
      O => \audio_sample_word_packet[0][0][8]_i_1_n_0\
    );
\audio_sample_word_packet[0][0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][0][0][9]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][0]_15\(9),
      O => \audio_sample_word_packet[0][0][9]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(10),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(10),
      O => \audio_sample_word_packet[0][1][10]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(11),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(11),
      O => \audio_sample_word_packet[0][1][11]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(12),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(12),
      O => \audio_sample_word_packet[0][1][12]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(13),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(13),
      O => \audio_sample_word_packet[0][1][13]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(14),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(14),
      O => \audio_sample_word_packet[0][1][14]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(15),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(15),
      O => \audio_sample_word_packet[0][1][15]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(16),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(16),
      O => \audio_sample_word_packet[0][1][16]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(17),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(17),
      O => \audio_sample_word_packet[0][1][17]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(18),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(18),
      O => \audio_sample_word_packet[0][1][18]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(19),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(19),
      O => \audio_sample_word_packet[0][1][19]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(20),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(20),
      O => \audio_sample_word_packet[0][1][20]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(21),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(21),
      O => \audio_sample_word_packet[0][1][21]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(22),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(22),
      O => \audio_sample_word_packet[0][1][22]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(23),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(23),
      O => \audio_sample_word_packet[0][1][23]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(8),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(8),
      O => \audio_sample_word_packet[0][1][8]_i_1_n_0\
    );
\audio_sample_word_packet[0][1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][0][1]_6\(9),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][0][1]_7\(9),
      O => \audio_sample_word_packet[0][1][9]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][10]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(10),
      O => \audio_sample_word_packet[1][0][10]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][11]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(11),
      O => \audio_sample_word_packet[1][0][11]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][12]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(12),
      O => \audio_sample_word_packet[1][0][12]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][13]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(13),
      O => \audio_sample_word_packet[1][0][13]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][14]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(14),
      O => \audio_sample_word_packet[1][0][14]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][15]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(15),
      O => \audio_sample_word_packet[1][0][15]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][16]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(16),
      O => \audio_sample_word_packet[1][0][16]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][17]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(17),
      O => \audio_sample_word_packet[1][0][17]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][18]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(18),
      O => \audio_sample_word_packet[1][0][18]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][19]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(19),
      O => \audio_sample_word_packet[1][0][19]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][20]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(20),
      O => \audio_sample_word_packet[1][0][20]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][21]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(21),
      O => \audio_sample_word_packet[1][0][21]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][22]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(22),
      O => \audio_sample_word_packet[1][0][22]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][23]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(23),
      O => \audio_sample_word_packet[1][0][23]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][8]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(8),
      O => \audio_sample_word_packet[1][0][8]_i_1_n_0\
    );
\audio_sample_word_packet[1][0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][1][0][9]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][0]_16\(9),
      O => \audio_sample_word_packet[1][0][9]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(10),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(10),
      O => \audio_sample_word_packet[1][1][10]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(11),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(11),
      O => \audio_sample_word_packet[1][1][11]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(12),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(12),
      O => \audio_sample_word_packet[1][1][12]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(13),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(13),
      O => \audio_sample_word_packet[1][1][13]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(14),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(14),
      O => \audio_sample_word_packet[1][1][14]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(15),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(15),
      O => \audio_sample_word_packet[1][1][15]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(16),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(16),
      O => \audio_sample_word_packet[1][1][16]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(17),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(17),
      O => \audio_sample_word_packet[1][1][17]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(18),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(18),
      O => \audio_sample_word_packet[1][1][18]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(19),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(19),
      O => \audio_sample_word_packet[1][1][19]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(20),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(20),
      O => \audio_sample_word_packet[1][1][20]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(21),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(21),
      O => \audio_sample_word_packet[1][1][21]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(22),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(22),
      O => \audio_sample_word_packet[1][1][22]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(23),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(23),
      O => \audio_sample_word_packet[1][1][23]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(8),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(8),
      O => \audio_sample_word_packet[1][1][8]_i_1_n_0\
    );
\audio_sample_word_packet[1][1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][1][1]_8\(9),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][1][1]_9\(9),
      O => \audio_sample_word_packet[1][1][9]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][10]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(10),
      O => \audio_sample_word_packet[2][0][10]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][11]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(11),
      O => \audio_sample_word_packet[2][0][11]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][12]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(12),
      O => \audio_sample_word_packet[2][0][12]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][13]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(13),
      O => \audio_sample_word_packet[2][0][13]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][14]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(14),
      O => \audio_sample_word_packet[2][0][14]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][15]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(15),
      O => \audio_sample_word_packet[2][0][15]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][16]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(16),
      O => \audio_sample_word_packet[2][0][16]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][17]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(17),
      O => \audio_sample_word_packet[2][0][17]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][18]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(18),
      O => \audio_sample_word_packet[2][0][18]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][19]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(19),
      O => \audio_sample_word_packet[2][0][19]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][20]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(20),
      O => \audio_sample_word_packet[2][0][20]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][21]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(21),
      O => \audio_sample_word_packet[2][0][21]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][22]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(22),
      O => \audio_sample_word_packet[2][0][22]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][23]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(23),
      O => \audio_sample_word_packet[2][0][23]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][8]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(8),
      O => \audio_sample_word_packet[2][0][8]_i_1_n_0\
    );
\audio_sample_word_packet[2][0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg_n_0_[0][2][0][9]\,
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][0]_17\(9),
      O => \audio_sample_word_packet[2][0][9]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(10),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(10),
      O => \audio_sample_word_packet[2][1][10]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(11),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(11),
      O => \audio_sample_word_packet[2][1][11]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(12),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(12),
      O => \audio_sample_word_packet[2][1][12]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(13),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(13),
      O => \audio_sample_word_packet[2][1][13]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(14),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(14),
      O => \audio_sample_word_packet[2][1][14]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(15),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(15),
      O => \audio_sample_word_packet[2][1][15]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(16),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(16),
      O => \audio_sample_word_packet[2][1][16]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(17),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(17),
      O => \audio_sample_word_packet[2][1][17]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(18),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(18),
      O => \audio_sample_word_packet[2][1][18]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(19),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(19),
      O => \audio_sample_word_packet[2][1][19]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(20),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(20),
      O => \audio_sample_word_packet[2][1][20]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(21),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(21),
      O => \audio_sample_word_packet[2][1][21]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(22),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(22),
      O => \audio_sample_word_packet[2][1][22]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(23),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(23),
      O => \audio_sample_word_packet[2][1][23]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(8),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(8),
      O => \audio_sample_word_packet[2][1][8]_i_1_n_0\
    );
\audio_sample_word_packet[2][1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][2][1]_10\(9),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][2][1]_11\(9),
      O => \audio_sample_word_packet[2][1][9]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(10),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(10),
      O => \audio_sample_word_packet[3][0][10]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(11),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(11),
      O => \audio_sample_word_packet[3][0][11]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(12),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(12),
      O => \audio_sample_word_packet[3][0][12]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(13),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(13),
      O => \audio_sample_word_packet[3][0][13]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(14),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(14),
      O => \audio_sample_word_packet[3][0][14]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(15),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(15),
      O => \audio_sample_word_packet[3][0][15]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(16),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(16),
      O => \audio_sample_word_packet[3][0][16]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(17),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(17),
      O => \audio_sample_word_packet[3][0][17]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(18),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(18),
      O => \audio_sample_word_packet[3][0][18]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(19),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(19),
      O => \audio_sample_word_packet[3][0][19]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(20),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(20),
      O => \audio_sample_word_packet[3][0][20]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(21),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(21),
      O => \audio_sample_word_packet[3][0][21]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(22),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(22),
      O => \audio_sample_word_packet[3][0][22]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(23),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(23),
      O => \audio_sample_word_packet[3][0][23]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(8),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(8),
      O => \audio_sample_word_packet[3][0][8]_i_1_n_0\
    );
\audio_sample_word_packet[3][0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][0]_20\(9),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][0]_18\(9),
      O => \audio_sample_word_packet[3][0][9]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(10),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(10),
      O => \audio_sample_word_packet[3][1][10]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(11),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(11),
      O => \audio_sample_word_packet[3][1][11]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(12),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(12),
      O => \audio_sample_word_packet[3][1][12]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(13),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(13),
      O => \audio_sample_word_packet[3][1][13]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(14),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(14),
      O => \audio_sample_word_packet[3][1][14]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(15),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(15),
      O => \audio_sample_word_packet[3][1][15]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(16),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(16),
      O => \audio_sample_word_packet[3][1][16]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(17),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(17),
      O => \audio_sample_word_packet[3][1][17]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(18),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(18),
      O => \audio_sample_word_packet[3][1][18]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(19),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(19),
      O => \audio_sample_word_packet[3][1][19]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(20),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(20),
      O => \audio_sample_word_packet[3][1][20]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(21),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(21),
      O => \audio_sample_word_packet[3][1][21]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(22),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(22),
      O => \audio_sample_word_packet[3][1][22]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(23),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(23),
      O => \audio_sample_word_packet[3][1][23]_i_2_n_0\
    );
\audio_sample_word_packet[3][1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(8),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(8),
      O => \audio_sample_word_packet[3][1][8]_i_1_n_0\
    );
\audio_sample_word_packet[3][1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \audio_sample_word_buffer_reg[0][3][1]_14\(9),
      I1 => sample_buffer_current_reg_n_0,
      I2 => \audio_sample_word_buffer_reg[1][3][1]_12\(9),
      O => \audio_sample_word_packet[3][1][9]_i_1_n_0\
    );
\audio_sample_word_packet_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][10]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][10]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][11]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][11]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][12]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][12]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][13]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][13]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][14]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][14]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][15]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][15]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][16]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][16]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][17]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][17]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][18]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][18]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][19]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][19]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][20]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][20]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][21]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][21]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][22]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][22]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][23]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][23]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][8]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][8]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][0][9]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][0][9]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][10]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][10]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][11]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][11]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][12]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][12]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][13]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][13]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][14]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][14]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][15]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][15]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][16]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][16]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][17]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][17]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][18]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][18]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][19]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][19]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][20]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][20]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][21]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][21]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][22]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][22]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][23]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][23]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][8]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][8]\,
      R => '0'
    );
\audio_sample_word_packet_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[0][1][9]_i_1_n_0\,
      Q => \audio_sample_word_packet_reg_n_0_[0][1][9]\,
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][10]_i_1_n_0\,
      Q => \subs[2][1]_4\(10),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][11]_i_1_n_0\,
      Q => \subs[2][1]_4\(11),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][12]_i_1_n_0\,
      Q => \subs[2][1]_4\(12),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][13]_i_1_n_0\,
      Q => \subs[2][1]_4\(13),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][14]_i_1_n_0\,
      Q => \subs[2][1]_4\(14),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][15]_i_1_n_0\,
      Q => \subs[2][1]_4\(15),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][16]_i_1_n_0\,
      Q => \subs[2][1]_4\(16),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][17]_i_1_n_0\,
      Q => \subs[2][1]_4\(17),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][18]_i_1_n_0\,
      Q => \subs[2][1]_4\(18),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][19]_i_1_n_0\,
      Q => \subs[2][1]_4\(19),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][20]_i_1_n_0\,
      Q => \subs[2][1]_4\(20),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][21]_i_1_n_0\,
      Q => \subs[2][1]_4\(21),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][22]_i_1_n_0\,
      Q => \subs[2][1]_4\(22),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][23]_i_1_n_0\,
      Q => \subs[2][1]_4\(23),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][8]_i_1_n_0\,
      Q => \subs[2][1]_4\(8),
      R => '0'
    );
\audio_sample_word_packet_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][0][9]_i_1_n_0\,
      Q => \subs[2][1]_4\(9),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][10]_i_1_n_0\,
      Q => \subs[2][1]_4\(34),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][11]_i_1_n_0\,
      Q => \subs[2][1]_4\(35),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][12]_i_1_n_0\,
      Q => \subs[2][1]_4\(36),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][13]_i_1_n_0\,
      Q => \subs[2][1]_4\(37),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][14]_i_1_n_0\,
      Q => \subs[2][1]_4\(38),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][15]_i_1_n_0\,
      Q => \subs[2][1]_4\(39),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][16]_i_1_n_0\,
      Q => \subs[2][1]_4\(40),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][17]_i_1_n_0\,
      Q => \subs[2][1]_4\(41),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][18]_i_1_n_0\,
      Q => \subs[2][1]_4\(42),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][19]_i_1_n_0\,
      Q => \subs[2][1]_4\(43),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][20]_i_1_n_0\,
      Q => \subs[2][1]_4\(44),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][21]_i_1_n_0\,
      Q => \subs[2][1]_4\(45),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][22]_i_1_n_0\,
      Q => \subs[2][1]_4\(46),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][23]_i_1_n_0\,
      Q => \subs[2][1]_4\(47),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][8]_i_1_n_0\,
      Q => \subs[2][1]_4\(32),
      R => '0'
    );
\audio_sample_word_packet_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[1][1][9]_i_1_n_0\,
      Q => \subs[2][1]_4\(33),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][10]_i_1_n_0\,
      Q => \subs[2][2]_3\(10),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][11]_i_1_n_0\,
      Q => \subs[2][2]_3\(11),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][12]_i_1_n_0\,
      Q => \subs[2][2]_3\(12),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][13]_i_1_n_0\,
      Q => \subs[2][2]_3\(13),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][14]_i_1_n_0\,
      Q => \subs[2][2]_3\(14),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][15]_i_1_n_0\,
      Q => \subs[2][2]_3\(15),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][16]_i_1_n_0\,
      Q => \subs[2][2]_3\(16),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][17]_i_1_n_0\,
      Q => \subs[2][2]_3\(17),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][18]_i_1_n_0\,
      Q => \subs[2][2]_3\(18),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][19]_i_1_n_0\,
      Q => \subs[2][2]_3\(19),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][20]_i_1_n_0\,
      Q => \subs[2][2]_3\(20),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][21]_i_1_n_0\,
      Q => \subs[2][2]_3\(21),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][22]_i_1_n_0\,
      Q => \subs[2][2]_3\(22),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][23]_i_1_n_0\,
      Q => \subs[2][2]_3\(23),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][8]_i_1_n_0\,
      Q => \subs[2][2]_3\(8),
      R => '0'
    );
\audio_sample_word_packet_reg[2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][0][9]_i_1_n_0\,
      Q => \subs[2][2]_3\(9),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][10]_i_1_n_0\,
      Q => \subs[2][2]_3\(34),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][11]_i_1_n_0\,
      Q => \subs[2][2]_3\(35),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][12]_i_1_n_0\,
      Q => \subs[2][2]_3\(36),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][13]_i_1_n_0\,
      Q => \subs[2][2]_3\(37),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][14]_i_1_n_0\,
      Q => \subs[2][2]_3\(38),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][15]_i_1_n_0\,
      Q => \subs[2][2]_3\(39),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][16]_i_1_n_0\,
      Q => \subs[2][2]_3\(40),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][17]_i_1_n_0\,
      Q => \subs[2][2]_3\(41),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][18]_i_1_n_0\,
      Q => \subs[2][2]_3\(42),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][19]_i_1_n_0\,
      Q => \subs[2][2]_3\(43),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][20]_i_1_n_0\,
      Q => \subs[2][2]_3\(44),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][21]_i_1_n_0\,
      Q => \subs[2][2]_3\(45),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][22]_i_1_n_0\,
      Q => \subs[2][2]_3\(46),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][23]_i_1_n_0\,
      Q => \subs[2][2]_3\(47),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][8]_i_1_n_0\,
      Q => \subs[2][2]_3\(32),
      R => '0'
    );
\audio_sample_word_packet_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[2][1][9]_i_1_n_0\,
      Q => \subs[2][2]_3\(33),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][10]_i_1_n_0\,
      Q => \subs[2][3]_1\(10),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][11]_i_1_n_0\,
      Q => \subs[2][3]_1\(11),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][12]_i_1_n_0\,
      Q => \subs[2][3]_1\(12),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][13]_i_1_n_0\,
      Q => \subs[2][3]_1\(13),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][14]_i_1_n_0\,
      Q => \subs[2][3]_1\(14),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][15]_i_1_n_0\,
      Q => \subs[2][3]_1\(15),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][16]_i_1_n_0\,
      Q => \subs[2][3]_1\(16),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][17]_i_1_n_0\,
      Q => \subs[2][3]_1\(17),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][18]_i_1_n_0\,
      Q => \subs[2][3]_1\(18),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][19]_i_1_n_0\,
      Q => \subs[2][3]_1\(19),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][20]_i_1_n_0\,
      Q => \subs[2][3]_1\(20),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][21]_i_1_n_0\,
      Q => \subs[2][3]_1\(21),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][22]_i_1_n_0\,
      Q => \subs[2][3]_1\(22),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][23]_i_1_n_0\,
      Q => \subs[2][3]_1\(23),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][8]_i_1_n_0\,
      Q => \subs[2][3]_1\(8),
      R => '0'
    );
\audio_sample_word_packet_reg[3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][0][9]_i_1_n_0\,
      Q => \subs[2][3]_1\(9),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][10]_i_1_n_0\,
      Q => \subs[2][3]_1\(34),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][11]_i_1_n_0\,
      Q => \subs[2][3]_1\(35),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][12]_i_1_n_0\,
      Q => \subs[2][3]_1\(36),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][13]_i_1_n_0\,
      Q => \subs[2][3]_1\(37),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][14]_i_1_n_0\,
      Q => \subs[2][3]_1\(38),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][15]_i_1_n_0\,
      Q => \subs[2][3]_1\(39),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][16]_i_1_n_0\,
      Q => \subs[2][3]_1\(40),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][17]_i_1_n_0\,
      Q => \subs[2][3]_1\(41),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][18]_i_1_n_0\,
      Q => \subs[2][3]_1\(42),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][19]_i_1_n_0\,
      Q => \subs[2][3]_1\(43),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][20]_i_1_n_0\,
      Q => \subs[2][3]_1\(44),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][21]_i_1_n_0\,
      Q => \subs[2][3]_1\(45),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][22]_i_1_n_0\,
      Q => \subs[2][3]_1\(46),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][23]_i_2_n_0\,
      Q => \subs[2][3]_1\(47),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][8]_i_1_n_0\,
      Q => \subs[2][3]_1\(32),
      R => '0'
    );
\audio_sample_word_packet_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => audio_sample_word_packet,
      D => \audio_sample_word_packet[3][1][9]_i_1_n_0\,
      Q => \subs[2][3]_1\(33),
      R => '0'
    );
audio_sample_word_transfer_control_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => audio_sample_word_transfer_control,
      O => audio_sample_word_transfer_control_i_1_n_0
    );
audio_sample_word_transfer_control_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => audiosampleclk,
      CE => '1',
      D => audio_sample_word_transfer_control_i_1_n_0,
      Q => audio_sample_word_transfer_control,
      R => '0'
    );
\audio_sample_word_transfer_control_synchronizer_chain_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => p_0_in,
      Q => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      R => '0'
    );
\audio_sample_word_transfer_control_synchronizer_chain_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_sample_word_transfer_control,
      Q => p_0_in,
      R => '0'
    );
\audio_sample_word_transfer_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(0),
      Q => \audio_sample_word_transfer_reg[0]_19\(0),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(10),
      Q => \audio_sample_word_transfer_reg[0]_19\(10),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(11),
      Q => \audio_sample_word_transfer_reg[0]_19\(11),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(12),
      Q => \audio_sample_word_transfer_reg[0]_19\(12),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(13),
      Q => \audio_sample_word_transfer_reg[0]_19\(13),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(14),
      Q => \audio_sample_word_transfer_reg[0]_19\(14),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(15),
      Q => \audio_sample_word_transfer_reg[0]_19\(15),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(1),
      Q => \audio_sample_word_transfer_reg[0]_19\(1),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(2),
      Q => \audio_sample_word_transfer_reg[0]_19\(2),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(3),
      Q => \audio_sample_word_transfer_reg[0]_19\(3),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(4),
      Q => \audio_sample_word_transfer_reg[0]_19\(4),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(5),
      Q => \audio_sample_word_transfer_reg[0]_19\(5),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(6),
      Q => \audio_sample_word_transfer_reg[0]_19\(6),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(7),
      Q => \audio_sample_word_transfer_reg[0]_19\(7),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(8),
      Q => \audio_sample_word_transfer_reg[0]_19\(8),
      R => '0'
    );
\audio_sample_word_transfer_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(9),
      Q => \audio_sample_word_transfer_reg[0]_19\(9),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(16),
      Q => \audio_sample_word_transfer_reg[1]_13\(0),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(26),
      Q => \audio_sample_word_transfer_reg[1]_13\(10),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(27),
      Q => \audio_sample_word_transfer_reg[1]_13\(11),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(28),
      Q => \audio_sample_word_transfer_reg[1]_13\(12),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(29),
      Q => \audio_sample_word_transfer_reg[1]_13\(13),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(30),
      Q => \audio_sample_word_transfer_reg[1]_13\(14),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(31),
      Q => \audio_sample_word_transfer_reg[1]_13\(15),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(17),
      Q => \audio_sample_word_transfer_reg[1]_13\(1),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(18),
      Q => \audio_sample_word_transfer_reg[1]_13\(2),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(19),
      Q => \audio_sample_word_transfer_reg[1]_13\(3),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(20),
      Q => \audio_sample_word_transfer_reg[1]_13\(4),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(21),
      Q => \audio_sample_word_transfer_reg[1]_13\(5),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(22),
      Q => \audio_sample_word_transfer_reg[1]_13\(6),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(23),
      Q => \audio_sample_word_transfer_reg[1]_13\(7),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(24),
      Q => \audio_sample_word_transfer_reg[1]_13\(8),
      R => '0'
    );
\audio_sample_word_transfer_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => audiosampleclk,
      CE => '1',
      D => audioSampleInputLR(25),
      Q => \audio_sample_word_transfer_reg[1]_13\(9),
      R => '0'
    );
auxiliary_video_information_info_frame_sent_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_9,
      Q => auxiliary_video_information_info_frame_sent,
      R => '0'
    );
\cx[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \^cx_reg[2]\
    );
\cy[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[1]\(4),
      I1 => \true_hdmi_output.data_island_data_reg[1]\(3),
      I2 => \true_hdmi_output.data_island_data_reg[1]\(2),
      I3 => \true_hdmi_output.data_island_data_reg[1]\(0),
      I4 => \true_hdmi_output.data_island_data_reg[1]\(1),
      O => \^cy_reg[4]\
    );
\frame_counter[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_counter_reg(2),
      O => frame_counter2(2)
    );
\frame_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => frame_counter_reg(2),
      I1 => frame_counter_reg(3),
      O => frame_counter2(3)
    );
\frame_counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => frame_counter_reg(2),
      I1 => frame_counter_reg(3),
      I2 => frame_counter_reg(4),
      O => frame_counter2(4)
    );
\frame_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => frame_counter_reg(3),
      I1 => frame_counter_reg(2),
      I2 => frame_counter_reg(4),
      I3 => frame_counter_reg(5),
      O => frame_counter2(5)
    );
\frame_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1444444444444444"
    )
        port map (
      I0 => frame_counter_reg(7),
      I1 => frame_counter_reg(6),
      I2 => frame_counter_reg(5),
      I3 => frame_counter_reg(3),
      I4 => frame_counter_reg(2),
      I5 => frame_counter_reg(4),
      O => \p_0_in__0\(6)
    );
\frame_counter[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\,
      O => \^sr\(0)
    );
\frame_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \packet_type_reg_n_0_[0]\,
      I2 => \packet_type_reg_n_0_[1]\,
      I3 => \packet_type_reg_n_0_[2]\,
      I4 => frame_counter10_in,
      O => \frame_counter[7]_i_2_n_0\
    );
\frame_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4222222222222222"
    )
        port map (
      I0 => frame_counter_reg(7),
      I1 => frame_counter_reg(6),
      I2 => frame_counter_reg(4),
      I3 => frame_counter_reg(2),
      I4 => frame_counter_reg(3),
      I5 => frame_counter_reg(5),
      O => \p_0_in__0\(7)
    );
\frame_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => frame_counter2(2),
      Q => frame_counter_reg(2),
      R => \^sr\(0)
    );
\frame_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => frame_counter2(3),
      Q => frame_counter_reg(3),
      R => \^sr\(0)
    );
\frame_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => frame_counter2(4),
      Q => frame_counter_reg(4),
      R => \^sr\(0)
    );
\frame_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => frame_counter2(5),
      Q => frame_counter_reg(5),
      R => \^sr\(0)
    );
\frame_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => frame_counter_reg(6),
      R => \^sr\(0)
    );
\frame_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \frame_counter[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => frame_counter_reg(7),
      R => \^sr\(0)
    );
last_clk_audio_counter_wrap_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_7,
      Q => last_clk_audio_counter_wrap_reg_n_0,
      R => '0'
    );
\packet_type[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sample_buffer_ready,
      I1 => source_product_description_info_frame_sent,
      I2 => audio_info_frame_sent,
      I3 => auxiliary_video_information_info_frame_sent,
      O => packet_type(0)
    );
\packet_type[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => source_product_description_info_frame_sent,
      I1 => auxiliary_video_information_info_frame_sent,
      I2 => audio_info_frame_sent,
      I3 => sample_buffer_ready,
      O => packet_type(1)
    );
\packet_type[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \packet_type[2]_i_4_n_0\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \^cx_reg[2]\,
      I5 => \out\,
      O => \packet_type[2]_i_3_n_0\
    );
\packet_type[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \^cy_reg[4]\,
      I1 => \true_hdmi_output.data_island_data_reg[1]\(5),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(7),
      I5 => \^cy_reg[9]\,
      O => \packet_type[2]_i_4_n_0\
    );
\packet_type[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \^true_hdmi_output.data_island_period_instantaneous\,
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \true_hdmi_output.packet_enable\
    );
\packet_type_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_28,
      Q => \packet_type_reg_n_0_[0]\,
      R => '0'
    );
\packet_type_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_27,
      Q => \packet_type_reg_n_0_[1]\,
      R => '0'
    );
\packet_type_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_26,
      Q => \packet_type_reg_n_0_[2]\,
      R => '0'
    );
\packet_type_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_25,
      Q => \packet_type_reg_n_0_[7]\,
      R => '0'
    );
\parity[0][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \true_hdmi_output.sub[0]_23\(43),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][17]\,
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_10_n_0\
    );
\parity[0][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][1][15]\,
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][13]\,
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_11_n_0\
    );
\parity[0][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][1][11]\,
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][9]\,
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_12_n_0\
    );
\parity[0][7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_13_n_0\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \parity[0][7]_i_29_n_0\,
      I3 => \parity_reg[1][6]\(0),
      I4 => \true_hdmi_output.sub[0]_23\(9),
      O => \parity[0][7]_i_15_n_0\
    );
\parity[0][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E70004000000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[0]\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \parity_reg[1][6]\(0),
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \packet_type_reg_n_0_[2]\,
      I5 => \packet_type_reg_n_0_[1]\,
      O => \parity[0][7]_i_16_n_0\
    );
\parity[0][7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0000000000"
    )
        port map (
      I0 => \parity_reg[1][6]\(1),
      I1 => \parity_reg[1][6]\(0),
      I2 => \packet_type_reg_n_0_[0]\,
      I3 => \packet_type_reg_n_0_[1]\,
      I4 => \packet_type_reg_n_0_[2]\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_20_n_0\
    );
\parity[0][7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B8B8B88"
    )
        port map (
      I0 => \true_hdmi_output.sub[0]_23\(46),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][20]\,
      I4 => \parity[1][6]_i_7_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_21_n_0\
    );
\parity[0][7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][18]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[0]_23\(40),
      O => \parity[0][7]_i_22_n_0\
    );
\parity[0][7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][10]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[0]_23\(32),
      O => \parity[0][7]_i_24_n_0\
    );
\parity[0][7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][21]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(45)
    );
\parity[0][7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][19]\,
      I4 => \parity[1][6]_i_9_n_0\,
      O => \true_hdmi_output.sub[0]_23\(43)
    );
\parity[0][7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][11]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_29_n_0\
    );
\parity[0][7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][9]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(9)
    );
\parity[0][7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][22]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(46)
    );
\parity[0][7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][16]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(40)
    );
\parity[0][7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][12]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(36)
    );
\parity[0][7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][14]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(38)
    );
\parity[0][7]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_17_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][8]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(32)
    );
\parity[0][7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \parity[0][7]_i_51_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][8]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(8)
    );
\parity[0][7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][10]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      O => \parity[0][7]_i_48_n_0\
    );
\parity[0][7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][12]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(12)
    );
\parity[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[0][7]_i_9_n_0\,
      I1 => \parity[0][7]_i_10_n_0\,
      I2 => \parity_reg[1][6]\(2),
      I3 => \parity[0][7]_i_11_n_0\,
      I4 => \parity_reg[1][6]\(1),
      I5 => \parity[0][7]_i_12_n_0\,
      O => \^counter_reg[2]_1\
    );
\parity[0][7]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][14]\,
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[0]_23\(14)
    );
\parity[0][7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \packet_type_reg_n_0_[2]\,
      I1 => \packet_type_reg_n_0_[1]\,
      I2 => \packet_type_reg_n_0_[0]\,
      O => \parity[0][7]_i_51_n_0\
    );
\parity[0][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \parity[0][7]_i_21_n_0\,
      I1 => \parity[0][7]_i_22_n_0\,
      I2 => \parity_reg[1][6]\(2),
      I3 => \parity_reg[0][7]_i_23_n_0\,
      I4 => \parity_reg[1][6]\(1),
      I5 => \parity[0][7]_i_24_n_0\,
      O => \^counter_reg[2]\
    );
\parity[0][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][23]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[0]_23\(45),
      O => \parity[0][7]_i_9_n_0\
    );
\parity[1][6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(34),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(34)
    );
\parity[1][6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(32),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(32)
    );
\parity[1][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000090"
    )
        port map (
      I0 => frame_counter_reg(6),
      I1 => frame_counter_reg(7),
      I2 => frame_counter_reg(5),
      I3 => frame_counter_reg(4),
      I4 => frame_counter_reg(3),
      I5 => frame_counter_reg(2),
      O => \subs[2][1]_4\(50)
    );
\parity[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0D00000000"
    )
        port map (
      I0 => \parity[1][6]_i_4_n_0\,
      I1 => \parity[1][6]_i_5_n_0\,
      I2 => \parity_reg[1][6]\(2),
      I3 => \parity_reg[1][7]_i_9_n_0\,
      I4 => \parity_reg[1][6]\(3),
      I5 => \parity_reg[1][6]\(4),
      O => \parity[1][6]_i_2_n_0\
    );
\parity[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => \parity[1][6]_i_6_n_0\,
      I1 => \parity_reg[1][6]_0\,
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(54),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \^packet_type_reg[7]_1\
    );
\parity[1][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CC47FF"
    )
        port map (
      I0 => \true_hdmi_output.sub[1]_0\(38),
      I1 => \parity_reg[1][6]\(1),
      I2 => \true_hdmi_output.sub[1]_0\(34),
      I3 => \parity_reg[1][6]\(0),
      I4 => \true_hdmi_output.sub[1]_0\(32),
      O => \parity[1][6]_i_4_n_0\
    );
\parity[1][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \parity[1][6]_i_9_n_0\,
      I2 => \subs[2][1]_4\(36),
      I3 => \parity[1][6]_i_7_n_0\,
      I4 => \parity_reg[1][6]\(1),
      I5 => \parity_reg[1][6]\(0),
      O => \parity[1][6]_i_5_n_0\
    );
\parity[1][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \parity[1][6]_i_9_n_0\,
      I2 => \subs[2][1]_4\(50),
      I3 => \parity[1][6]_i_7_n_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity_reg[1][6]\(1),
      O => \parity[1][6]_i_6_n_0\
    );
\parity[1][6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \packet_type_reg_n_0_[2]\,
      I1 => \packet_type_reg_n_0_[1]\,
      O => \parity[1][6]_i_7_n_0\
    );
\parity[1][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120000000000120"
    )
        port map (
      I0 => frame_counter_reg(2),
      I1 => frame_counter_reg(3),
      I2 => frame_counter_reg(4),
      I3 => frame_counter_reg(5),
      I4 => frame_counter_reg(6),
      I5 => frame_counter_reg(7),
      O => \subs[2][1]_4\(54)
    );
\parity[1][6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \packet_type_reg_n_0_[2]\,
      I1 => \packet_type_reg_n_0_[1]\,
      I2 => \packet_type_reg_n_0_[0]\,
      O => \parity[1][6]_i_9_n_0\
    );
\parity[1][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFEEEFEEEFE"
    )
        port map (
      I0 => \parity[1][6]_i_5_n_0\,
      I1 => \parity_reg[1][6]\(2),
      I2 => \parity_reg[1][7]_i_24_n_0\,
      I3 => \parity_reg[1][6]\(1),
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[1]_0\(38),
      O => \parity[1][7]_i_10_n_0\
    );
\parity[1][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080000000800"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity_reg[1][6]\(0),
      I3 => \parity_reg[1][6]\(1),
      I4 => \parity_reg[1][6]\(2),
      I5 => \parity_reg[1][7]_i_32_n_0\,
      O => \parity[1][7]_i_13_n_0\
    );
\parity[1][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \parity[1][6]_i_7_n_0\,
      I2 => \subs[2][1]_4\(55),
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity_reg[1][6]\(1),
      O => \packet_type_reg[7]_3\
    );
\parity[1][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \parity_reg[1][6]\(1),
      I2 => \packet_type_reg_n_0_[7]\,
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \subs[2][1]_4\(51),
      I5 => \parity[1][6]_i_7_n_0\,
      O => \counter_reg[0]\
    );
\parity[1][7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \subs[2][1]_4\(42),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[1]_0\(40),
      O => \parity[1][7]_i_22_n_0\
    );
\parity[1][7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888B8B8B88"
    )
        port map (
      I0 => \true_hdmi_output.sub[1]_0\(46),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(44),
      I4 => \parity[1][6]_i_7_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_23_n_0\
    );
\parity[1][7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(38),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(38)
    );
\parity[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C404C4C40404040"
    )
        port map (
      I0 => \^packet_type_reg[7]_1\,
      I1 => \parity_reg[1][6]\(4),
      I2 => \parity_reg[1][6]\(3),
      I3 => \parity_reg[1][7]_i_9_n_0\,
      I4 => \parity_reg[1][6]\(2),
      I5 => \parity[1][7]_i_10_n_0\,
      O => \^counter_reg[4]\
    );
\parity[1][7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \subs[2][1]_4\(54),
      I1 => \parity[1][7]_i_52_n_0\,
      I2 => \parity[1][7]_i_53_n_0\,
      I3 => \parity[1][7]_i_54_n_0\,
      I4 => \parity[1][7]_i_55_n_0\,
      O => \subs[2][1]_4\(55)
    );
\parity[1][7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \parity[1][7]_i_56_n_0\,
      I1 => \parity[1][7]_i_57_n_0\,
      I2 => \subs[2][1]_4\(50),
      I3 => \parity[1][7]_i_58_n_0\,
      I4 => \subs[2][1]_4\(8),
      I5 => \subs[2][1]_4\(9),
      O => \subs[2][1]_4\(51)
    );
\parity[1][7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(10),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(8),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_35_n_0\
    );
\parity[1][7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(14),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(12),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_36_n_0\
    );
\parity[1][7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(40),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(40)
    );
\parity[1][7]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(46),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(46)
    );
\parity[1][7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \subs[2][1]_4\(35),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[1]_0\(33),
      O => \parity[1][7]_i_43_n_0\
    );
\parity[1][7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(39),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(37),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_44_n_0\
    );
\parity[1][7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CBC8"
    )
        port map (
      I0 => \subs[2][1]_4\(43),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(41),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_45_n_0\
    );
\parity[1][7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(47),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(45),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_46_n_0\
    );
\parity[1][7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(11),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(9),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_50_n_0\
    );
\parity[1][7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][1]_4\(15),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][1]_4\(13),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[1][7]_i_51_n_0\
    );
\parity[1][7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(45),
      I1 => \subs[2][1]_4\(44),
      I2 => \subs[2][1]_4\(43),
      I3 => \subs[2][1]_4\(42),
      O => \parity[1][7]_i_52_n_0\
    );
\parity[1][7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(41),
      I1 => \subs[2][1]_4\(40),
      I2 => \subs[2][1]_4\(47),
      I3 => \subs[2][1]_4\(46),
      O => \parity[1][7]_i_53_n_0\
    );
\parity[1][7]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(39),
      I1 => \subs[2][1]_4\(38),
      I2 => \subs[2][1]_4\(37),
      I3 => \subs[2][1]_4\(36),
      O => \parity[1][7]_i_54_n_0\
    );
\parity[1][7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(33),
      I1 => \subs[2][1]_4\(32),
      I2 => \subs[2][1]_4\(35),
      I3 => \subs[2][1]_4\(34),
      O => \parity[1][7]_i_55_n_0\
    );
\parity[1][7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(17),
      I1 => \subs[2][1]_4\(16),
      I2 => \subs[2][1]_4\(19),
      I3 => \subs[2][1]_4\(18),
      O => \parity[1][7]_i_56_n_0\
    );
\parity[1][7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][1]_4\(23),
      I1 => \subs[2][1]_4\(22),
      I2 => \subs[2][1]_4\(21),
      I3 => \subs[2][1]_4\(20),
      O => \parity[1][7]_i_57_n_0\
    );
\parity[1][7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][1]_4\(15),
      I1 => \subs[2][1]_4\(14),
      I2 => \subs[2][1]_4\(10),
      I3 => \subs[2][1]_4\(11),
      I4 => \subs[2][1]_4\(12),
      I5 => \subs[2][1]_4\(13),
      O => \parity[1][7]_i_58_n_0\
    );
\parity[1][7]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][1]_4\(33),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[1]_0\(33)
    );
\parity[1][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888B888B888"
    )
        port map (
      I0 => \parity_reg[1][7]_i_16_n_0\,
      I1 => \parity_reg[1][6]\(2),
      I2 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity_reg[1][6]\(1),
      O => \parity[1][7]_i_6_n_0\
    );
\parity[2][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \parity[1][6]_i_7_n_0\,
      I2 => \subs[2][2]_3\(55),
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity_reg[1][6]\(1),
      O => \packet_type_reg[7]_2\
    );
\parity[2][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \parity_reg[1][6]\(1),
      I2 => \packet_type_reg_n_0_[7]\,
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \subs[2][2]_3\(51),
      I5 => \parity[1][6]_i_7_n_0\,
      O => \counter_reg[0]_1\
    );
\parity[2][7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(11),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(9),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_18_n_0\
    );
\parity[2][7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(15),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(13),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_19_n_0\
    );
\parity[2][7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \parity[2][7]_i_37_n_0\,
      I1 => \parity[2][7]_i_38_n_0\,
      I2 => \subs[2][2]_3\(54),
      I3 => \parity[2][7]_i_39_n_0\,
      I4 => \parity[2][7]_i_40_n_0\,
      O => \subs[2][2]_3\(55)
    );
\parity[2][7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \parity[2][7]_i_41_n_0\,
      I1 => \parity[2][7]_i_42_n_0\,
      I2 => \subs[2][2]_3\(54),
      I3 => \parity[2][7]_i_43_n_0\,
      I4 => \parity[2][7]_i_44_n_0\,
      O => \subs[2][2]_3\(51)
    );
\parity[2][7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(10),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(8),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_24_n_0\
    );
\parity[2][7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(14),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(12),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_25_n_0\
    );
\parity[2][7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(34),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(32),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_28_n_0\
    );
\parity[2][7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(38),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(36),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_29_n_0\
    );
\parity[2][7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(35),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(33),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_30_n_0\
    );
\parity[2][7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(39),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(37),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_31_n_0\
    );
\parity[2][7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CBC8"
    )
        port map (
      I0 => \subs[2][2]_3\(43),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(41),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_32_n_0\
    );
\parity[2][7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(47),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(45),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[2][7]_i_33_n_0\
    );
\parity[2][7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(41),
      I1 => \subs[2][2]_3\(40),
      I2 => \subs[2][2]_3\(43),
      I3 => \subs[2][2]_3\(42),
      O => \parity[2][7]_i_37_n_0\
    );
\parity[2][7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(45),
      I1 => \subs[2][2]_3\(44),
      I2 => \subs[2][2]_3\(47),
      I3 => \subs[2][2]_3\(46),
      O => \parity[2][7]_i_38_n_0\
    );
\parity[2][7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(33),
      I1 => \subs[2][2]_3\(32),
      I2 => \subs[2][2]_3\(39),
      I3 => \subs[2][2]_3\(38),
      O => \parity[2][7]_i_39_n_0\
    );
\parity[2][7]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(37),
      I1 => \subs[2][2]_3\(36),
      I2 => \subs[2][2]_3\(35),
      I3 => \subs[2][2]_3\(34),
      O => \parity[2][7]_i_40_n_0\
    );
\parity[2][7]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(19),
      I1 => \subs[2][2]_3\(18),
      I2 => \subs[2][2]_3\(17),
      I3 => \subs[2][2]_3\(16),
      O => \parity[2][7]_i_41_n_0\
    );
\parity[2][7]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(23),
      I1 => \subs[2][2]_3\(22),
      I2 => \subs[2][2]_3\(21),
      I3 => \subs[2][2]_3\(20),
      O => \parity[2][7]_i_42_n_0\
    );
\parity[2][7]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(15),
      I1 => \subs[2][2]_3\(14),
      I2 => \subs[2][2]_3\(13),
      I3 => \subs[2][2]_3\(12),
      O => \parity[2][7]_i_43_n_0\
    );
\parity[2][7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \subs[2][2]_3\(9),
      I1 => \subs[2][2]_3\(8),
      I2 => \subs[2][2]_3\(11),
      I3 => \subs[2][2]_3\(10),
      O => \parity[2][7]_i_44_n_0\
    );
\parity[3][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(10),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(8),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][6]_i_12_n_0\
    );
\parity[3][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(14),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(12),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][6]_i_13_n_0\
    );
\parity[3][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(34),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(32),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][6]_i_14_n_0\
    );
\parity[3][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(38),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(36),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][6]_i_15_n_0\
    );
\parity[3][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \parity[1][6]_i_7_n_0\,
      I2 => \subs[2][3]_1\(55),
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \parity_reg[1][6]\(1),
      O => \packet_type_reg[7]_4\
    );
\parity[3][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \parity_reg[1][6]\(1),
      I2 => \packet_type_reg_n_0_[7]\,
      I3 => \parity[1][6]_i_9_n_0\,
      I4 => \subs[2][3]_1\(51),
      I5 => \parity[1][6]_i_7_n_0\,
      O => \counter_reg[0]_5\
    );
\parity[3][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \parity_reg[3][6]_i_7_n_0\,
      I1 => \parity_reg[1][6]\(2),
      I2 => \parity[3][7]_i_26_n_0\,
      I3 => \parity_reg[1][6]\(1),
      I4 => \parity[3][7]_i_27_n_0\,
      I5 => \parity_reg[1][6]\(3),
      O => \parity[3][7]_i_13_n_0\
    );
\parity[3][7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \subs[2][3]_1\(23),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_14_n_0\
    );
\parity[3][7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(11),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(9),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_18_n_0\
    );
\parity[3][7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(15),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(13),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_19_n_0\
    );
\parity[3][7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \true_hdmi_output.sub[3]_24\(35),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(33),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_20_n_0\
    );
\parity[3][7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(39),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(37),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_21_n_0\
    );
\parity[3][7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CBC8"
    )
        port map (
      I0 => \subs[2][3]_1\(43),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(41),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_22_n_0\
    );
\parity[3][7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(47),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(45),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_23_n_0\
    );
\parity[3][7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(35),
      I1 => \subs[2][3]_1\(34),
      I2 => \parity[3][7]_i_29_n_0\,
      I3 => \parity[3][7]_i_30_n_0\,
      I4 => \subs[2][3]_1\(32),
      I5 => \subs[2][3]_1\(33),
      O => \subs[2][3]_1\(55)
    );
\parity[3][7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(11),
      I1 => \subs[2][3]_1\(10),
      I2 => \parity[3][7]_i_31_n_0\,
      I3 => \parity[3][7]_i_32_n_0\,
      I4 => \subs[2][3]_1\(8),
      I5 => \subs[2][3]_1\(9),
      O => \subs[2][3]_1\(51)
    );
\parity[3][7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][3]_1\(42),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][3]_1\(40),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_26_n_0\
    );
\parity[3][7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003030B08"
    )
        port map (
      I0 => \subs[2][3]_1\(46),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][3]_1\(44),
      I4 => \parity[1][6]_i_7_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \parity[3][7]_i_27_n_0\
    );
\parity[3][7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][3]_1\(35),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.sub[3]_24\(35)
    );
\parity[3][7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(43),
      I1 => \subs[2][3]_1\(42),
      I2 => \subs[2][3]_1\(46),
      I3 => \subs[2][3]_1\(47),
      I4 => \subs[2][3]_1\(44),
      I5 => \subs[2][3]_1\(45),
      O => \parity[3][7]_i_29_n_0\
    );
\parity[3][7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(36),
      I1 => \subs[2][3]_1\(37),
      I2 => \subs[2][3]_1\(40),
      I3 => \subs[2][3]_1\(41),
      I4 => \subs[2][3]_1\(39),
      I5 => \subs[2][3]_1\(38),
      O => \parity[3][7]_i_30_n_0\
    );
\parity[3][7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(19),
      I1 => \subs[2][3]_1\(18),
      I2 => \subs[2][3]_1\(22),
      I3 => \subs[2][3]_1\(23),
      I4 => \subs[2][3]_1\(20),
      I5 => \subs[2][3]_1\(21),
      O => \parity[3][7]_i_31_n_0\
    );
\parity[3][7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \subs[2][3]_1\(12),
      I1 => \subs[2][3]_1\(13),
      I2 => \subs[2][3]_1\(16),
      I3 => \subs[2][3]_1\(17),
      I4 => \subs[2][3]_1\(15),
      I5 => \subs[2][3]_1\(14),
      O => \parity[3][7]_i_32_n_0\
    );
\parity[4][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A400"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \subs[2][2]_3\(54),
      I2 => \packet_type_reg_n_0_[0]\,
      I3 => \packet_type_reg_n_0_[1]\,
      I4 => \packet_type_reg_n_0_[2]\,
      O => \packet_type_reg[7]_0\(0)
    );
\parity[4][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A70030000000"
    )
        port map (
      I0 => \parity_reg[1][6]\(1),
      I1 => \packet_type_reg_n_0_[0]\,
      I2 => \parity_reg[1][6]\(0),
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \packet_type_reg_n_0_[2]\,
      I5 => \packet_type_reg_n_0_[1]\,
      O => \counter_reg[1]_5\
    );
\parity[4][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => \parity[4][7]_i_7_n_0\,
      I1 => \parity_reg[1][6]\(3),
      I2 => \true_hdmi_output.header\(19),
      I3 => \parity_reg[1][6]_0\,
      I4 => \parity_reg[1][6]\(2),
      I5 => \parity[4][7]_i_9_n_0\,
      O => \counter_reg[3]_5\
    );
\parity[4][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010104F0000"
    )
        port map (
      I0 => \parity_reg[1][6]\(1),
      I1 => \parity_reg[1][6]\(0),
      I2 => \packet_type_reg_n_0_[7]\,
      I3 => \packet_type_reg_n_0_[0]\,
      I4 => \packet_type_reg_n_0_[1]\,
      I5 => \packet_type_reg_n_0_[2]\,
      O => \parity[4][7]_i_7_n_0\
    );
\parity[4][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0828"
    )
        port map (
      I0 => \packet_type_reg_n_0_[7]\,
      I1 => \packet_type_reg_n_0_[1]\,
      I2 => \packet_type_reg_n_0_[2]\,
      I3 => \packet_type_reg_n_0_[0]\,
      O => \true_hdmi_output.header\(19)
    );
\parity[4][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002050014400"
    )
        port map (
      I0 => \parity_reg[1][6]\(1),
      I1 => \parity_reg[1][6]\(0),
      I2 => \packet_type_reg_n_0_[7]\,
      I3 => \packet_type_reg_n_0_[1]\,
      I4 => \packet_type_reg_n_0_[0]\,
      I5 => \packet_type_reg_n_0_[2]\,
      O => \parity[4][7]_i_9_n_0\
    );
\parity_reg[0][7]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[0][7]_i_36_n_0\,
      I1 => \parity_reg[0][7]_i_37_n_0\,
      O => \parity_reg[0][7]_i_19_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[0][7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[0]_23\(36),
      I1 => \true_hdmi_output.sub[0]_23\(38),
      O => \parity_reg[0][7]_i_23_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[0][7]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[0]_23\(8),
      I1 => \parity[0][7]_i_48_n_0\,
      O => \parity_reg[0][7]_i_36_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[0][7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[0]_23\(12),
      I1 => \true_hdmi_output.sub[0]_23\(14),
      O => \parity_reg[0][7]_i_37_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[1][7]_i_26_n_0\,
      I1 => \parity_reg[1][7]_i_27_n_0\,
      O => \parity_reg[1][7]_i_11_n_0\,
      S => \parity_reg[1][6]\(2)
    );
\parity_reg[1][7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_35_n_0\,
      I1 => \parity[1][7]_i_36_n_0\,
      O => \parity_reg[1][7]_i_16_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[1][7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.sub[1]_0\(32),
      I1 => \true_hdmi_output.sub[1]_0\(34),
      O => \parity_reg[1][7]_i_24_n_0\,
      S => \parity_reg[1][6]\(0)
    );
\parity_reg[1][7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_43_n_0\,
      I1 => \parity[1][7]_i_44_n_0\,
      O => \parity_reg[1][7]_i_26_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[1][7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_45_n_0\,
      I1 => \parity[1][7]_i_46_n_0\,
      O => \parity_reg[1][7]_i_27_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[1][7]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_50_n_0\,
      I1 => \parity[1][7]_i_51_n_0\,
      O => \parity_reg[1][7]_i_32_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[1][7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[1][7]_i_22_n_0\,
      I1 => \parity[1][7]_i_23_n_0\,
      O => \parity_reg[1][7]_i_9_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_24_n_0\,
      I1 => \parity[2][7]_i_25_n_0\,
      O => \parity_reg[2][7]_i_12_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_28_n_0\,
      I1 => \parity[2][7]_i_29_n_0\,
      O => \parity_reg[2][7]_i_14_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \true_hdmi_output.data_island_data[6]_i_8_n_0\,
      I1 => \true_hdmi_output.data_island_data[6]_i_9_n_0\,
      O => \parity_reg[2][7]_i_15_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_30_n_0\,
      I1 => \parity[2][7]_i_31_n_0\,
      O => \parity_reg[2][7]_i_16_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_32_n_0\,
      I1 => \parity[2][7]_i_33_n_0\,
      O => \parity_reg[2][7]_i_17_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[2][7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[2][7]_i_14_n_0\,
      I1 => \parity_reg[2][7]_i_15_n_0\,
      O => \parity_reg[2][7]_i_6_n_0\,
      S => \parity_reg[1][6]\(2)
    );
\parity_reg[2][7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[2][7]_i_16_n_0\,
      I1 => \parity_reg[2][7]_i_17_n_0\,
      O => \counter_reg[2]_0\,
      S => \parity_reg[1][6]\(2)
    );
\parity_reg[2][7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[2][7]_i_18_n_0\,
      I1 => \parity[2][7]_i_19_n_0\,
      O => \counter_reg[1]_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \parity_reg[3][6]_i_7_n_0\,
      I1 => \parity_reg[3][6]_i_8_n_0\,
      O => \counter_reg[2]_2\,
      S => \parity_reg[1][6]\(2)
    );
\parity_reg[3][6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][6]_i_12_n_0\,
      I1 => \parity[3][6]_i_13_n_0\,
      O => \parity_reg[3][6]_i_6_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][6]_i_14_n_0\,
      I1 => \parity[3][6]_i_15_n_0\,
      O => \parity_reg[3][6]_i_7_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][7]_i_26_n_0\,
      I1 => \parity[3][7]_i_27_n_0\,
      O => \parity_reg[3][6]_i_8_n_0\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][7]_i_22_n_0\,
      I1 => \parity[3][7]_i_23_n_0\,
      O => \counter_reg[1]_4\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][7]_i_18_n_0\,
      I1 => \parity[3][7]_i_19_n_0\,
      O => \counter_reg[1]_1\,
      S => \parity_reg[1][6]\(1)
    );
\parity_reg[3][7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \parity[3][7]_i_20_n_0\,
      I1 => \parity[3][7]_i_21_n_0\,
      O => \counter_reg[1]_3\,
      S => \parity_reg[1][6]\(1)
    );
sample_buffer_current_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I1 => samples_remaining(0),
      I2 => samples_remaining(1),
      I3 => p_0_in,
      I4 => sample_buffer_current_reg_n_0,
      O => sample_buffer_current_i_1_n_0
    );
sample_buffer_current_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => sample_buffer_current_i_1_n_0,
      Q => sample_buffer_current_reg_n_0,
      R => '0'
    );
sample_buffer_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222222F2222222"
    )
        port map (
      I0 => sample_buffer_ready,
      I1 => sample_buffer_used_reg_n_0,
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => samples_remaining(0),
      I4 => samples_remaining(1),
      I5 => p_0_in,
      O => sample_buffer_ready_i_1_n_0
    );
sample_buffer_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => sample_buffer_ready_i_1_n_0,
      Q => sample_buffer_ready,
      R => '0'
    );
sample_buffer_used_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_sample_word_packet,
      Q => sample_buffer_used_reg_n_0,
      R => '0'
    );
\samples_remaining[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => samples_remaining(0),
      O => \samples_remaining[0]_i_1_n_0\
    );
\samples_remaining[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => samples_remaining(0),
      I1 => p_0_in,
      I2 => \audio_sample_word_transfer_control_synchronizer_chain_reg_n_0_[0]\,
      I3 => samples_remaining(1),
      O => \samples_remaining[1]_i_1_n_0\
    );
\samples_remaining_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \samples_remaining[0]_i_1_n_0\,
      Q => samples_remaining(0),
      R => '0'
    );
\samples_remaining_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \samples_remaining[1]_i_1_n_0\,
      Q => samples_remaining(1),
      R => '0'
    );
source_product_description_info_frame_sent_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => audio_clock_regeneration_packet_n_8,
      Q => source_product_description_info_frame_sent,
      R => '0'
    );
\true_hdmi_output.data_island_data[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data_reg[1]\(9),
      I1 => \true_hdmi_output.data_island_data_reg[1]\(6),
      I2 => \true_hdmi_output.data_island_data_reg[1]\(7),
      I3 => \true_hdmi_output.data_island_data_reg[1]\(8),
      O => \^cy_reg[9]\
    );
\true_hdmi_output.data_island_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222000000000000"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[4]_i_6_n_0\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(3),
      I5 => \parity_reg[1][6]\(4),
      O => \counter_reg[1]\
    );
\true_hdmi_output.data_island_data[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][0]_2\(50),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \true_hdmi_output.data_island_data[4]_i_6_n_0\
    );
\true_hdmi_output.data_island_data[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \packet_type_reg_n_0_[0]\,
      I1 => \packet_type_reg_n_0_[1]\,
      I2 => \packet_type_reg_n_0_[2]\,
      O => \true_hdmi_output.data_island_data[4]_i_7_n_0\
    );
\true_hdmi_output.data_island_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090000000000"
    )
        port map (
      I0 => frame_counter_reg(7),
      I1 => frame_counter_reg(6),
      I2 => frame_counter_reg(5),
      I3 => frame_counter_reg(4),
      I4 => frame_counter_reg(3),
      I5 => frame_counter_reg(2),
      O => \subs[2][0]_2\(50)
    );
\true_hdmi_output.data_island_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][2]_3\(54),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \^counter_reg[0]_0\
    );
\true_hdmi_output.data_island_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => frame_counter_reg(2),
      I1 => frame_counter_reg(3),
      I2 => frame_counter_reg(4),
      I3 => frame_counter_reg(7),
      I4 => frame_counter_reg(6),
      I5 => frame_counter_reg(5),
      O => \subs[2][2]_3\(54)
    );
\true_hdmi_output.data_island_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \parity_reg[2][7]_i_14_n_0\,
      I1 => \parity_reg[1][6]\(2),
      I2 => \true_hdmi_output.data_island_data[6]_i_8_n_0\,
      I3 => \parity_reg[1][6]\(1),
      I4 => \true_hdmi_output.data_island_data[6]_i_9_n_0\,
      I5 => \parity_reg[1][6]\(3),
      O => \true_hdmi_output.data_island_data[6]_i_6_n_0\
    );
\true_hdmi_output.data_island_data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \subs[2][2]_3\(42),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \subs[2][2]_3\(40),
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \true_hdmi_output.data_island_data[6]_i_8_n_0\
    );
\true_hdmi_output.data_island_data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003030B08"
    )
        port map (
      I0 => \subs[2][2]_3\(46),
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][2]_3\(44),
      I4 => \parity[1][6]_i_7_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \true_hdmi_output.data_island_data[6]_i_9_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][0][15]\,
      I1 => \parity_reg[1][6]\(0),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][13]\,
      I4 => \parity[1][6]_i_9_n_0\,
      I5 => \packet_type_reg_n_0_[7]\,
      O => \true_hdmi_output.data_island_data[8]_i_13_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][11]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      I4 => \parity_reg[1][6]\(0),
      I5 => \true_hdmi_output.sub[0]_23\(9),
      O => \true_hdmi_output.data_island_data[8]_i_14_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_24_n_0\,
      I1 => \true_hdmi_output.data_island_data[8]_i_25_n_0\,
      I2 => \subs[2][0]_2\(50),
      I3 => \true_hdmi_output.data_island_data[8]_i_26_n_0\,
      I4 => \true_hdmi_output.data_island_data[8]_i_27_n_0\,
      O => \subs[2][0]_2\(51)
    );
\true_hdmi_output.data_island_data[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][1][11]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][10]\,
      I2 => \true_hdmi_output.data_island_data[8]_i_28_n_0\,
      I3 => \true_hdmi_output.data_island_data[8]_i_29_n_0\,
      I4 => \audio_sample_word_packet_reg_n_0_[0][1][8]\,
      I5 => \audio_sample_word_packet_reg_n_0_[0][1][9]\,
      O => \subs[2][0]_2\(55)
    );
\true_hdmi_output.data_island_data[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \packet_type_reg_n_0_[0]\,
      I1 => \packet_type_reg_n_0_[1]\,
      I2 => \packet_type_reg_n_0_[2]\,
      O => \true_hdmi_output.data_island_data[8]_i_17_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \parity[1][6]_i_7_n_0\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][23]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \packet_type_reg_n_0_[7]\,
      O => \true_hdmi_output.data_island_data[8]_i_21_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][0][17]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][16]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][0][19]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][18]\,
      O => \true_hdmi_output.data_island_data[8]_i_24_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][0][23]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][22]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][0][21]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][20]\,
      O => \true_hdmi_output.data_island_data[8]_i_25_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][0][15]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][14]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][0][13]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][12]\,
      O => \true_hdmi_output.data_island_data[8]_i_26_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][0][9]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][0][8]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][0][11]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][0][10]\,
      O => \true_hdmi_output.data_island_data[8]_i_27_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][1][19]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][18]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][1][22]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][23]\,
      I4 => \audio_sample_word_packet_reg_n_0_[0][1][20]\,
      I5 => \audio_sample_word_packet_reg_n_0_[0][1][21]\,
      O => \true_hdmi_output.data_island_data[8]_i_28_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \audio_sample_word_packet_reg_n_0_[0][1][12]\,
      I1 => \audio_sample_word_packet_reg_n_0_[0][1][13]\,
      I2 => \audio_sample_word_packet_reg_n_0_[0][1][16]\,
      I3 => \audio_sample_word_packet_reg_n_0_[0][1][17]\,
      I4 => \audio_sample_word_packet_reg_n_0_[0][1][15]\,
      I5 => \audio_sample_word_packet_reg_n_0_[0][1][14]\,
      O => \true_hdmi_output.data_island_data[8]_i_29_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[8]_i_13_n_0\,
      I1 => \parity_reg[1][6]\(1),
      I2 => \true_hdmi_output.data_island_data[8]_i_14_n_0\,
      I3 => \parity_reg[1][6]\(2),
      I4 => \parity[0][7]_i_16_n_0\,
      O => \true_hdmi_output.data_island_data[8]_i_6_n_0\
    );
\true_hdmi_output.data_island_data[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \parity_reg[1][6]\(0),
      I1 => \packet_type_reg_n_0_[7]\,
      I2 => \parity[1][6]_i_9_n_0\,
      I3 => \subs[2][0]_2\(51),
      I4 => \parity[1][6]_i_7_n_0\,
      O => \counter_reg[0]_3\
    );
\true_hdmi_output.data_island_data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF540000005400"
    )
        port map (
      I0 => \parity[1][6]_i_9_n_0\,
      I1 => \subs[2][0]_2\(55),
      I2 => \parity[1][6]_i_7_n_0\,
      I3 => \parity_reg[1][6]\(0),
      I4 => \packet_type_reg_n_0_[7]\,
      I5 => \true_hdmi_output.data_island_data[4]_i_7_n_0\,
      O => \counter_reg[0]_4\
    );
\true_hdmi_output.data_island_period_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \^cx_reg[6]\,
      O => \^true_hdmi_output.data_island_period_instantaneous\
    );
\true_hdmi_output.data_island_period_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^cx_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_hdmi is
  port (
    cx : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cy : out STD_LOGIC_VECTOR ( 9 downto 0 );
    aclk : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \cx_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    paletteout0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \cx_reg[9]_0\ : out STD_LOGIC;
    \cx_reg[0]_0\ : out STD_LOGIC;
    \cx_reg[1]_0\ : out STD_LOGIC;
    \cx_reg[1]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmds : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tmds_clock : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    scanwidth : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \paletteout[0]_i_3\ : in STD_LOGIC;
    \paletteout[0]_i_3_0\ : in STD_LOGIC;
    \paletteout[0]_i_3_1\ : in STD_LOGIC;
    \paletteout[0]_i_3_2\ : in STD_LOGIC;
    \paletteout[1]_i_3\ : in STD_LOGIC;
    \paletteout[1]_i_3_0\ : in STD_LOGIC;
    \paletteout[1]_i_3_1\ : in STD_LOGIC;
    \paletteout[1]_i_3_2\ : in STD_LOGIC;
    \paletteout[2]_i_3\ : in STD_LOGIC;
    \paletteout[2]_i_3_0\ : in STD_LOGIC;
    \paletteout[2]_i_3_1\ : in STD_LOGIC;
    \paletteout[2]_i_3_2\ : in STD_LOGIC;
    \paletteout[3]_i_3\ : in STD_LOGIC;
    \paletteout[3]_i_3_0\ : in STD_LOGIC;
    \paletteout[3]_i_3_1\ : in STD_LOGIC;
    \paletteout[3]_i_3_2\ : in STD_LOGIC;
    \paletteout[4]_i_3\ : in STD_LOGIC;
    \paletteout[4]_i_3_0\ : in STD_LOGIC;
    \paletteout[4]_i_3_1\ : in STD_LOGIC;
    \paletteout[4]_i_3_2\ : in STD_LOGIC;
    \paletteout[5]_i_3\ : in STD_LOGIC;
    \paletteout[5]_i_3_0\ : in STD_LOGIC;
    \paletteout[5]_i_3_1\ : in STD_LOGIC;
    \paletteout[5]_i_3_2\ : in STD_LOGIC;
    \paletteout[6]_i_3\ : in STD_LOGIC;
    \paletteout[6]_i_3_0\ : in STD_LOGIC;
    \paletteout[6]_i_3_1\ : in STD_LOGIC;
    \paletteout[6]_i_3_2\ : in STD_LOGIC;
    \paletteout[7]_i_3\ : in STD_LOGIC;
    \paletteout[7]_i_3_0\ : in STD_LOGIC;
    \paletteout[7]_i_3_1\ : in STD_LOGIC;
    \paletteout[7]_i_3_2\ : in STD_LOGIC;
    \paletteout[8]_i_3\ : in STD_LOGIC;
    \paletteout[8]_i_3_0\ : in STD_LOGIC;
    \paletteout[8]_i_3_1\ : in STD_LOGIC;
    \paletteout[8]_i_3_2\ : in STD_LOGIC;
    \paletteout[9]_i_3\ : in STD_LOGIC;
    \paletteout[9]_i_3_0\ : in STD_LOGIC;
    \paletteout[9]_i_3_1\ : in STD_LOGIC;
    \paletteout[9]_i_3_2\ : in STD_LOGIC;
    \paletteout[10]_i_3\ : in STD_LOGIC;
    \paletteout[10]_i_3_0\ : in STD_LOGIC;
    \paletteout[10]_i_3_1\ : in STD_LOGIC;
    \paletteout[10]_i_3_2\ : in STD_LOGIC;
    \paletteout[11]_i_3\ : in STD_LOGIC;
    \paletteout[11]_i_3_0\ : in STD_LOGIC;
    \paletteout[11]_i_3_1\ : in STD_LOGIC;
    \paletteout[11]_i_3_2\ : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_0 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_1 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_2 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_3 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_0 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_1 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_2 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_3 : in STD_LOGIC;
    \paletteout[11]_i_16_0\ : in STD_LOGIC;
    \paletteout[11]_i_16_1\ : in STD_LOGIC;
    \paletteout[11]_i_16_2\ : in STD_LOGIC;
    \paletteout[11]_i_16_3\ : in STD_LOGIC;
    \paletteout[11]_i_14_0\ : in STD_LOGIC;
    \paletteout[11]_i_14_1\ : in STD_LOGIC;
    \paletteout[11]_i_14_2\ : in STD_LOGIC;
    \paletteout[11]_i_14_3\ : in STD_LOGIC;
    \paletteout[0]_i_3_3\ : in STD_LOGIC;
    \paletteout[0]_i_3_4\ : in STD_LOGIC;
    \paletteout[0]_i_3_5\ : in STD_LOGIC;
    \paletteout[0]_i_3_6\ : in STD_LOGIC;
    \paletteout[1]_i_3_3\ : in STD_LOGIC;
    \paletteout[1]_i_3_4\ : in STD_LOGIC;
    \paletteout[1]_i_3_5\ : in STD_LOGIC;
    \paletteout[1]_i_3_6\ : in STD_LOGIC;
    \paletteout[2]_i_3_3\ : in STD_LOGIC;
    \paletteout[2]_i_3_4\ : in STD_LOGIC;
    \paletteout[2]_i_3_5\ : in STD_LOGIC;
    \paletteout[2]_i_3_6\ : in STD_LOGIC;
    \paletteout[3]_i_3_3\ : in STD_LOGIC;
    \paletteout[3]_i_3_4\ : in STD_LOGIC;
    \paletteout[3]_i_3_5\ : in STD_LOGIC;
    \paletteout[3]_i_3_6\ : in STD_LOGIC;
    \paletteout[4]_i_3_3\ : in STD_LOGIC;
    \paletteout[4]_i_3_4\ : in STD_LOGIC;
    \paletteout[4]_i_3_5\ : in STD_LOGIC;
    \paletteout[4]_i_3_6\ : in STD_LOGIC;
    \paletteout[5]_i_3_3\ : in STD_LOGIC;
    \paletteout[5]_i_3_4\ : in STD_LOGIC;
    \paletteout[5]_i_3_5\ : in STD_LOGIC;
    \paletteout[5]_i_3_6\ : in STD_LOGIC;
    \paletteout[6]_i_3_3\ : in STD_LOGIC;
    \paletteout[6]_i_3_4\ : in STD_LOGIC;
    \paletteout[6]_i_3_5\ : in STD_LOGIC;
    \paletteout[6]_i_3_6\ : in STD_LOGIC;
    \paletteout[7]_i_3_3\ : in STD_LOGIC;
    \paletteout[7]_i_3_4\ : in STD_LOGIC;
    \paletteout[7]_i_3_5\ : in STD_LOGIC;
    \paletteout[7]_i_3_6\ : in STD_LOGIC;
    \paletteout[8]_i_3_3\ : in STD_LOGIC;
    \paletteout[8]_i_3_4\ : in STD_LOGIC;
    \paletteout[8]_i_3_5\ : in STD_LOGIC;
    \paletteout[8]_i_3_6\ : in STD_LOGIC;
    \paletteout[9]_i_3_3\ : in STD_LOGIC;
    \paletteout[9]_i_3_4\ : in STD_LOGIC;
    \paletteout[9]_i_3_5\ : in STD_LOGIC;
    \paletteout[9]_i_3_6\ : in STD_LOGIC;
    \paletteout[10]_i_3_3\ : in STD_LOGIC;
    \paletteout[10]_i_3_4\ : in STD_LOGIC;
    \paletteout[10]_i_3_5\ : in STD_LOGIC;
    \paletteout[10]_i_3_6\ : in STD_LOGIC;
    \paletteout[11]_i_3_3\ : in STD_LOGIC;
    \paletteout[11]_i_3_4\ : in STD_LOGIC;
    \paletteout[11]_i_3_5\ : in STD_LOGIC;
    \paletteout[11]_i_3_6\ : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_4 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_5 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_6 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_11_7 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_4 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_5 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_6 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_9_7 : in STD_LOGIC;
    \paletteout[11]_i_16_4\ : in STD_LOGIC;
    \paletteout[11]_i_16_5\ : in STD_LOGIC;
    \paletteout[11]_i_16_6\ : in STD_LOGIC;
    \paletteout[11]_i_16_7\ : in STD_LOGIC;
    \paletteout[11]_i_14_4\ : in STD_LOGIC;
    \paletteout[11]_i_14_5\ : in STD_LOGIC;
    \paletteout[11]_i_14_6\ : in STD_LOGIC;
    \paletteout[11]_i_14_7\ : in STD_LOGIC;
    \paletteout[0]_i_3_7\ : in STD_LOGIC;
    \paletteout[0]_i_3_8\ : in STD_LOGIC;
    \paletteout[0]_i_3_9\ : in STD_LOGIC;
    \paletteout[0]_i_3_10\ : in STD_LOGIC;
    \paletteout[1]_i_3_7\ : in STD_LOGIC;
    \paletteout[1]_i_3_8\ : in STD_LOGIC;
    \paletteout[1]_i_3_9\ : in STD_LOGIC;
    \paletteout[1]_i_3_10\ : in STD_LOGIC;
    \paletteout[2]_i_3_7\ : in STD_LOGIC;
    \paletteout[2]_i_3_8\ : in STD_LOGIC;
    \paletteout[2]_i_3_9\ : in STD_LOGIC;
    \paletteout[2]_i_3_10\ : in STD_LOGIC;
    \paletteout[3]_i_3_7\ : in STD_LOGIC;
    \paletteout[3]_i_3_8\ : in STD_LOGIC;
    \paletteout[3]_i_3_9\ : in STD_LOGIC;
    \paletteout[3]_i_3_10\ : in STD_LOGIC;
    \paletteout[4]_i_3_7\ : in STD_LOGIC;
    \paletteout[4]_i_3_8\ : in STD_LOGIC;
    \paletteout[4]_i_3_9\ : in STD_LOGIC;
    \paletteout[4]_i_3_10\ : in STD_LOGIC;
    \paletteout[5]_i_3_7\ : in STD_LOGIC;
    \paletteout[5]_i_3_8\ : in STD_LOGIC;
    \paletteout[5]_i_3_9\ : in STD_LOGIC;
    \paletteout[5]_i_3_10\ : in STD_LOGIC;
    \paletteout[6]_i_3_7\ : in STD_LOGIC;
    \paletteout[6]_i_3_8\ : in STD_LOGIC;
    \paletteout[6]_i_3_9\ : in STD_LOGIC;
    \paletteout[6]_i_3_10\ : in STD_LOGIC;
    \paletteout[7]_i_3_7\ : in STD_LOGIC;
    \paletteout[7]_i_3_8\ : in STD_LOGIC;
    \paletteout[7]_i_3_9\ : in STD_LOGIC;
    \paletteout[7]_i_3_10\ : in STD_LOGIC;
    \paletteout[8]_i_3_7\ : in STD_LOGIC;
    \paletteout[8]_i_3_8\ : in STD_LOGIC;
    \paletteout[8]_i_3_9\ : in STD_LOGIC;
    \paletteout[8]_i_3_10\ : in STD_LOGIC;
    \paletteout[9]_i_3_7\ : in STD_LOGIC;
    \paletteout[9]_i_3_8\ : in STD_LOGIC;
    \paletteout[9]_i_3_9\ : in STD_LOGIC;
    \paletteout[9]_i_3_10\ : in STD_LOGIC;
    \paletteout[10]_i_3_7\ : in STD_LOGIC;
    \paletteout[10]_i_3_8\ : in STD_LOGIC;
    \paletteout[10]_i_3_9\ : in STD_LOGIC;
    \paletteout[10]_i_3_10\ : in STD_LOGIC;
    \paletteout[11]_i_3_7\ : in STD_LOGIC;
    \paletteout[11]_i_3_8\ : in STD_LOGIC;
    \paletteout[11]_i_3_9\ : in STD_LOGIC;
    \paletteout[11]_i_3_10\ : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_0 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_1 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_2 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_3 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_0 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_1 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_2 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_3 : in STD_LOGIC;
    \paletteout[11]_i_17_0\ : in STD_LOGIC;
    \paletteout[11]_i_17_1\ : in STD_LOGIC;
    \paletteout[11]_i_17_2\ : in STD_LOGIC;
    \paletteout[11]_i_17_3\ : in STD_LOGIC;
    \paletteout[11]_i_15_0\ : in STD_LOGIC;
    \paletteout[11]_i_15_1\ : in STD_LOGIC;
    \paletteout[11]_i_15_2\ : in STD_LOGIC;
    \paletteout[11]_i_15_3\ : in STD_LOGIC;
    \paletteout[0]_i_3_11\ : in STD_LOGIC;
    \paletteout[0]_i_3_12\ : in STD_LOGIC;
    \paletteout[0]_i_3_13\ : in STD_LOGIC;
    \paletteout[0]_i_3_14\ : in STD_LOGIC;
    \paletteout[1]_i_3_11\ : in STD_LOGIC;
    \paletteout[1]_i_3_12\ : in STD_LOGIC;
    \paletteout[1]_i_3_13\ : in STD_LOGIC;
    \paletteout[1]_i_3_14\ : in STD_LOGIC;
    \paletteout[2]_i_3_11\ : in STD_LOGIC;
    \paletteout[2]_i_3_12\ : in STD_LOGIC;
    \paletteout[2]_i_3_13\ : in STD_LOGIC;
    \paletteout[2]_i_3_14\ : in STD_LOGIC;
    \paletteout[3]_i_3_11\ : in STD_LOGIC;
    \paletteout[3]_i_3_12\ : in STD_LOGIC;
    \paletteout[3]_i_3_13\ : in STD_LOGIC;
    \paletteout[3]_i_3_14\ : in STD_LOGIC;
    \paletteout[4]_i_3_11\ : in STD_LOGIC;
    \paletteout[4]_i_3_12\ : in STD_LOGIC;
    \paletteout[4]_i_3_13\ : in STD_LOGIC;
    \paletteout[4]_i_3_14\ : in STD_LOGIC;
    \paletteout[5]_i_3_11\ : in STD_LOGIC;
    \paletteout[5]_i_3_12\ : in STD_LOGIC;
    \paletteout[5]_i_3_13\ : in STD_LOGIC;
    \paletteout[5]_i_3_14\ : in STD_LOGIC;
    \paletteout[6]_i_3_11\ : in STD_LOGIC;
    \paletteout[6]_i_3_12\ : in STD_LOGIC;
    \paletteout[6]_i_3_13\ : in STD_LOGIC;
    \paletteout[6]_i_3_14\ : in STD_LOGIC;
    \paletteout[7]_i_3_11\ : in STD_LOGIC;
    \paletteout[7]_i_3_12\ : in STD_LOGIC;
    \paletteout[7]_i_3_13\ : in STD_LOGIC;
    \paletteout[7]_i_3_14\ : in STD_LOGIC;
    \paletteout[8]_i_3_11\ : in STD_LOGIC;
    \paletteout[8]_i_3_12\ : in STD_LOGIC;
    \paletteout[8]_i_3_13\ : in STD_LOGIC;
    \paletteout[8]_i_3_14\ : in STD_LOGIC;
    \paletteout[9]_i_3_11\ : in STD_LOGIC;
    \paletteout[9]_i_3_12\ : in STD_LOGIC;
    \paletteout[9]_i_3_13\ : in STD_LOGIC;
    \paletteout[9]_i_3_14\ : in STD_LOGIC;
    \paletteout[10]_i_3_11\ : in STD_LOGIC;
    \paletteout[10]_i_3_12\ : in STD_LOGIC;
    \paletteout[10]_i_3_13\ : in STD_LOGIC;
    \paletteout[10]_i_3_14\ : in STD_LOGIC;
    \paletteout[11]_i_3_11\ : in STD_LOGIC;
    \paletteout[11]_i_3_12\ : in STD_LOGIC;
    \paletteout[11]_i_3_13\ : in STD_LOGIC;
    \paletteout[11]_i_3_14\ : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_4 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_5 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_6 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_12_7 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_4 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_5 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_6 : in STD_LOGIC;
    paletteentries_reg_0_63_0_2_i_10_7 : in STD_LOGIC;
    \paletteout[11]_i_17_4\ : in STD_LOGIC;
    \paletteout[11]_i_17_5\ : in STD_LOGIC;
    \paletteout[11]_i_17_6\ : in STD_LOGIC;
    \paletteout[11]_i_17_7\ : in STD_LOGIC;
    \paletteout[11]_i_15_4\ : in STD_LOGIC;
    \paletteout[11]_i_15_5\ : in STD_LOGIC;
    \paletteout[11]_i_15_6\ : in STD_LOGIC;
    \paletteout[11]_i_15_7\ : in STD_LOGIC;
    \paletteout_reg[11]\ : in STD_LOGIC;
    \paletteout_reg[11]_0\ : in STD_LOGIC;
    \paletteout_reg[11]_1\ : in STD_LOGIC;
    \paletteout_reg[11]_2\ : in STD_LOGIC;
    \paletteout_reg[10]\ : in STD_LOGIC;
    \paletteout_reg[10]_0\ : in STD_LOGIC;
    \paletteout_reg[10]_1\ : in STD_LOGIC;
    \paletteout_reg[10]_2\ : in STD_LOGIC;
    \paletteout_reg[9]\ : in STD_LOGIC;
    \paletteout_reg[9]_0\ : in STD_LOGIC;
    \paletteout_reg[9]_1\ : in STD_LOGIC;
    \paletteout_reg[9]_2\ : in STD_LOGIC;
    \paletteout_reg[8]\ : in STD_LOGIC;
    \paletteout_reg[8]_0\ : in STD_LOGIC;
    \paletteout_reg[8]_1\ : in STD_LOGIC;
    \paletteout_reg[8]_2\ : in STD_LOGIC;
    \paletteout_reg[7]\ : in STD_LOGIC;
    \paletteout_reg[7]_0\ : in STD_LOGIC;
    \paletteout_reg[7]_1\ : in STD_LOGIC;
    \paletteout_reg[7]_2\ : in STD_LOGIC;
    \paletteout_reg[6]\ : in STD_LOGIC;
    \paletteout_reg[6]_0\ : in STD_LOGIC;
    \paletteout_reg[6]_1\ : in STD_LOGIC;
    \paletteout_reg[6]_2\ : in STD_LOGIC;
    \paletteout_reg[5]\ : in STD_LOGIC;
    \paletteout_reg[5]_0\ : in STD_LOGIC;
    \paletteout_reg[5]_1\ : in STD_LOGIC;
    \paletteout_reg[5]_2\ : in STD_LOGIC;
    \paletteout_reg[4]\ : in STD_LOGIC;
    \paletteout_reg[4]_0\ : in STD_LOGIC;
    \paletteout_reg[4]_1\ : in STD_LOGIC;
    \paletteout_reg[4]_2\ : in STD_LOGIC;
    \paletteout_reg[3]\ : in STD_LOGIC;
    \paletteout_reg[3]_0\ : in STD_LOGIC;
    \paletteout_reg[3]_1\ : in STD_LOGIC;
    \paletteout_reg[3]_2\ : in STD_LOGIC;
    \paletteout_reg[2]\ : in STD_LOGIC;
    \paletteout_reg[2]_0\ : in STD_LOGIC;
    \paletteout_reg[2]_1\ : in STD_LOGIC;
    \paletteout_reg[2]_2\ : in STD_LOGIC;
    \paletteout_reg[1]\ : in STD_LOGIC;
    \paletteout_reg[1]_0\ : in STD_LOGIC;
    \paletteout_reg[1]_1\ : in STD_LOGIC;
    \paletteout_reg[1]_2\ : in STD_LOGIC;
    \paletteout_reg[0]\ : in STD_LOGIC;
    \paletteout_reg[0]_0\ : in STD_LOGIC;
    \paletteout_reg[0]_1\ : in STD_LOGIC;
    \paletteout_reg[0]_2\ : in STD_LOGIC;
    blankt : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    audioSampleInputLR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pixelClockx5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_hdmi : entity is "hdmi";
end blockone_videomodule_0_0_hdmi;

architecture STRUCTURE of blockone_videomodule_0_0_hdmi is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^aclk\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \bch[1]_26\ : STD_LOGIC_VECTOR ( 57 downto 56 );
  signal \bch[2]_27\ : STD_LOGIC_VECTOR ( 56 to 56 );
  signal blankt_i_2_n_0 : STD_LOGIC;
  signal blankt_i_3_n_0 : STD_LOGIC;
  signal blankt_i_4_n_0 : STD_LOGIC;
  signal blankt_i_5_n_0 : STD_LOGIC;
  signal control_data : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^cx\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cx[0]_i_1_n_0\ : STD_LOGIC;
  signal \cx[1]_i_1_n_0\ : STD_LOGIC;
  signal \cx[2]_i_1_n_0\ : STD_LOGIC;
  signal \cx[3]_i_1_n_0\ : STD_LOGIC;
  signal \cx[4]_i_1_n_0\ : STD_LOGIC;
  signal \cx[5]_i_1_n_0\ : STD_LOGIC;
  signal \cx[6]_i_1_n_0\ : STD_LOGIC;
  signal \cx[7]_i_1_n_0\ : STD_LOGIC;
  signal \cx[8]_i_1_n_0\ : STD_LOGIC;
  signal \cx[9]_i_1_n_0\ : STD_LOGIC;
  signal \cx[9]_i_2_n_0\ : STD_LOGIC;
  signal \cx[9]_i_3_n_0\ : STD_LOGIC;
  signal \^cx_reg[0]_0\ : STD_LOGIC;
  signal \^cx_reg[1]_0\ : STD_LOGIC;
  signal \^cy\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal cy0 : STD_LOGIC;
  signal \cy[0]_i_1_n_0\ : STD_LOGIC;
  signal \cy[1]_i_1_n_0\ : STD_LOGIC;
  signal \cy[2]_i_1_n_0\ : STD_LOGIC;
  signal \cy[3]_i_1_n_0\ : STD_LOGIC;
  signal \cy[3]_i_2_n_0\ : STD_LOGIC;
  signal \cy[3]_i_3_n_0\ : STD_LOGIC;
  signal \cy[4]_i_1_n_0\ : STD_LOGIC;
  signal \cy[5]_i_1_n_0\ : STD_LOGIC;
  signal \cy[6]_i_1_n_0\ : STD_LOGIC;
  signal \cy[7]_i_1_n_0\ : STD_LOGIC;
  signal \cy[8]_i_1_n_0\ : STD_LOGIC;
  signal \cy[9]_i_2_n_0\ : STD_LOGIC;
  signal \cy[9]_i_3_n_0\ : STD_LOGIC;
  signal \cy[9]_i_5_n_0\ : STD_LOGIC;
  signal \cy[9]_i_6_n_0\ : STD_LOGIC;
  signal \cy[9]_i_7_n_0\ : STD_LOGIC;
  signal data_island_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data_island_data0 : STD_LOGIC;
  signal frame_counter10_in : STD_LOGIC;
  signal hsync : STD_LOGIC;
  signal mode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_18_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal paletteentries_reg_0_63_0_2_i_10_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_11_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_12_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_13_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_14_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_15_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_16_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_17_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_18_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_19_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_20_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_8_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_i_9_n_0 : STD_LOGIC;
  signal paletteindex : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \paletteout[11]_i_13_n_0\ : STD_LOGIC;
  signal \paletteout[11]_i_14_n_0\ : STD_LOGIC;
  signal \paletteout[11]_i_15_n_0\ : STD_LOGIC;
  signal \paletteout[11]_i_16_n_0\ : STD_LOGIC;
  signal \paletteout[11]_i_17_n_0\ : STD_LOGIC;
  signal \paletteout[11]_i_18_n_0\ : STD_LOGIC;
  signal scanlinedout : STD_LOGIC_VECTOR ( 63 downto 12 );
  signal scanlinera : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \tmds_gen[1].tmds_channel_n_0\ : STD_LOGIC;
  signal \tmds_gen[1].tmds_channel_n_1\ : STD_LOGIC;
  signal \tmds_gen[2].tmds_channel_n_0\ : STD_LOGIC;
  signal \tmds_internal[0]_29\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmds_internal[1]_30\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmds_internal[2]_31\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \true_hdmi_output.data_island_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_guard\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_guard0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_guard_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_guard_i_3_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_period\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_period_instantaneous\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_preamble\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_preamble0\ : STD_LOGIC;
  signal \true_hdmi_output.data_island_preamble_i_2_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.header\ : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \true_hdmi_output.mode[0]_i_1_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.mode[1]_i_1_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.packet_assembler_n_18\ : STD_LOGIC;
  signal \true_hdmi_output.packet_assembler_n_19\ : STD_LOGIC;
  signal \true_hdmi_output.packet_assembler_n_7\ : STD_LOGIC;
  signal \true_hdmi_output.packet_data\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \true_hdmi_output.packet_picker_n_0\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_12\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_13\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_14\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_15\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_16\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_18\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_19\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_2\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_20\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_21\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_22\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_23\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_24\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_25\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_26\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_27\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_28\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_29\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_3\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_30\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_31\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_32\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_33\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_34\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_35\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_36\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_37\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_38\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_39\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_4\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_40\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_41\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_42\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_43\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_44\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_46\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_47\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_48\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_5\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_6\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_7\ : STD_LOGIC;
  signal \true_hdmi_output.packet_picker_n_8\ : STD_LOGIC;
  signal \true_hdmi_output.packet_pixel_counter\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \true_hdmi_output.video_guard\ : STD_LOGIC;
  signal \true_hdmi_output.video_guard0\ : STD_LOGIC;
  signal \true_hdmi_output.video_preamble\ : STD_LOGIC;
  signal \true_hdmi_output.video_preamble0\ : STD_LOGIC;
  signal \true_hdmi_output.video_preamble_i_2_n_0\ : STD_LOGIC;
  signal video_data : STD_LOGIC_VECTOR ( 23 downto 4 );
  signal video_data_period : STD_LOGIC;
  signal video_data_period0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of blankt_i_3 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of blankt_i_4 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of blankt_i_5 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cx[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cx[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cx[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cx[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cx[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cx[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cx[9]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cy[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cy[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cy[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cy[3]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \cy[7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \cy[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cy[9]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cy[9]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cy[9]_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \paletteout[11]_i_10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \paletteout[11]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \paletteout[11]_i_13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_data[3]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_guard_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \true_hdmi_output.data_island_preamble_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \true_hdmi_output.video_guard_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of video_data_period_i_1 : label is "soft_lutpair117";
begin
  SR(0) <= \^sr\(0);
  aclk(47 downto 0) <= \^aclk\(47 downto 0);
  cx(9 downto 0) <= \^cx\(9 downto 0);
  \cx_reg[0]_0\ <= \^cx_reg[0]_0\;
  \cx_reg[1]_0\ <= \^cx_reg[1]_0\;
  cy(9 downto 0) <= \^cy\(9 downto 0);
blankt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000004"
    )
        port map (
      I0 => blankt_i_2_n_0,
      I1 => blankt_i_3_n_0,
      I2 => \^cx\(1),
      I3 => \^cy\(4),
      I4 => blankt_i_4_n_0,
      I5 => blankt,
      O => \cx_reg[1]_1\
    );
blankt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \paletteout[11]_i_13_n_0\,
      I1 => blankt_i_5_n_0,
      I2 => \^cx\(5),
      I3 => \^cx\(2),
      I4 => \^cx\(3),
      I5 => \^cx\(9),
      O => blankt_i_2_n_0
    );
blankt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cy\(0),
      I1 => \^cx\(4),
      I2 => \^cy\(2),
      I3 => \^cx\(6),
      O => blankt_i_3_n_0
    );
blankt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cx\(7),
      I1 => \^cx\(8),
      O => blankt_i_4_n_0
    );
blankt_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^cx\(0),
      I1 => \^cy\(9),
      I2 => \^cy\(1),
      I3 => \^cy\(3),
      O => blankt_i_5_n_0
    );
\cx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cx\(0),
      O => \cx[0]_i_1_n_0\
    );
\cx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cx\(1),
      I1 => \^cx\(0),
      O => \cx[1]_i_1_n_0\
    );
\cx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cx\(2),
      I1 => \^cx\(0),
      I2 => \^cx\(1),
      O => \cx[2]_i_1_n_0\
    );
\cx[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^cx\(2),
      I1 => \^cx\(1),
      I2 => \^cx\(0),
      I3 => \^cx\(3),
      O => \cx[3]_i_1_n_0\
    );
\cx[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^cx\(4),
      I1 => \^cx\(1),
      I2 => \^cx\(0),
      I3 => \^cx\(3),
      I4 => \^cx\(2),
      O => \cx[4]_i_1_n_0\
    );
\cx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^cx\(5),
      I1 => \^cx\(4),
      I2 => \^cx\(2),
      I3 => \^cx\(3),
      I4 => \^cx\(0),
      I5 => \^cx\(1),
      O => \cx[5]_i_1_n_0\
    );
\cx[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^cx\(6),
      I1 => \^cx\(5),
      I2 => \^cx\(4),
      I3 => \true_hdmi_output.packet_picker_n_6\,
      O => \cx[6]_i_1_n_0\
    );
\cx[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^cx\(7),
      I1 => \true_hdmi_output.packet_picker_n_6\,
      I2 => \^cx\(4),
      I3 => \^cx\(5),
      I4 => \^cx\(6),
      O => \cx[7]_i_1_n_0\
    );
\cx[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^cx\(8),
      I1 => \^cx\(4),
      I2 => \^cx\(5),
      I3 => \^cx\(6),
      I4 => \^cx\(7),
      I5 => \true_hdmi_output.packet_picker_n_6\,
      O => \cx[8]_i_1_n_0\
    );
\cx[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cy0,
      I1 => \out\,
      O => \cx[9]_i_1_n_0\
    );
\cx[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cx\(9),
      I1 => \cx[9]_i_3_n_0\,
      I2 => \^cx\(8),
      O => \cx[9]_i_2_n_0\
    );
\cx[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \true_hdmi_output.packet_picker_n_6\,
      I1 => \^cx\(7),
      I2 => \^cx\(6),
      I3 => \^cx\(5),
      I4 => \^cx\(4),
      O => \cx[9]_i_3_n_0\
    );
\cx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[0]_i_1_n_0\,
      Q => \^cx\(0),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[1]_i_1_n_0\,
      Q => \^cx\(1),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[2]_i_1_n_0\,
      Q => \^cx\(2),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[3]_i_1_n_0\,
      Q => \^cx\(3),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[4]_i_1_n_0\,
      Q => \^cx\(4),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[5]_i_1_n_0\,
      Q => \^cx\(5),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[6]_i_1_n_0\,
      Q => \^cx\(6),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[7]_i_1_n_0\,
      Q => \^cx\(7),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[8]_i_1_n_0\,
      Q => \^cx\(8),
      R => \cx[9]_i_1_n_0\
    );
\cx_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \cx[9]_i_2_n_0\,
      Q => \^cx\(9),
      R => \cx[9]_i_1_n_0\
    );
\cy[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \^cy\(0),
      I1 => \^cy\(1),
      I2 => \^cy\(2),
      I3 => \cy[3]_i_2_n_0\,
      O => \cy[0]_i_1_n_0\
    );
\cy[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cy\(0),
      I1 => \^cy\(1),
      O => \cy[1]_i_1_n_0\
    );
\cy[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6878"
    )
        port map (
      I0 => \^cy\(0),
      I1 => \^cy\(1),
      I2 => \^cy\(2),
      I3 => \cy[3]_i_2_n_0\,
      O => \cy[2]_i_1_n_0\
    );
\cy[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F807F80"
    )
        port map (
      I0 => \^cy\(0),
      I1 => \^cy\(1),
      I2 => \^cy\(2),
      I3 => \^cy\(3),
      I4 => \cy[3]_i_2_n_0\,
      O => \cy[3]_i_1_n_0\
    );
\cy[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \cy[3]_i_3_n_0\,
      I1 => \^cy\(3),
      I2 => \^cy\(9),
      I3 => \^cy\(7),
      I4 => \^cy\(8),
      O => \cy[3]_i_2_n_0\
    );
\cy[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^cy\(6),
      I1 => \^cy\(5),
      I2 => \^cy\(4),
      O => \cy[3]_i_3_n_0\
    );
\cy[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^cy\(4),
      I1 => \^cy\(3),
      I2 => \^cy\(2),
      I3 => \^cy\(0),
      I4 => \^cy\(1),
      O => \cy[4]_i_1_n_0\
    );
\cy[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^cy\(5),
      I1 => \^cy\(1),
      I2 => \^cy\(0),
      I3 => \^cy\(2),
      I4 => \^cy\(3),
      I5 => \^cy\(4),
      O => \cy[5]_i_1_n_0\
    );
\cy[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^cy\(6),
      I1 => \^cy\(5),
      I2 => \true_hdmi_output.packet_picker_n_47\,
      O => \cy[6]_i_1_n_0\
    );
\cy[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^cy\(7),
      I1 => \^cy\(6),
      I2 => \true_hdmi_output.packet_picker_n_47\,
      I3 => \^cy\(5),
      O => \cy[7]_i_1_n_0\
    );
\cy[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^cy\(8),
      I1 => \^cy\(5),
      I2 => \true_hdmi_output.packet_picker_n_47\,
      I3 => \^cy\(6),
      I4 => \^cy\(7),
      O => \cy[8]_i_1_n_0\
    );
\cy[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^cx\(4),
      I1 => \^cx\(2),
      I2 => \^cx\(3),
      I3 => \^cx\(0),
      I4 => \^cx\(1),
      I5 => \cy[9]_i_3_n_0\,
      O => cy0
    );
\cy[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^cy\(9),
      I1 => \true_hdmi_output.packet_picker_n_47\,
      I2 => \cy[9]_i_5_n_0\,
      I3 => \cy[9]_i_6_n_0\,
      O => \cy[9]_i_2_n_0\
    );
\cy[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \^cx\(6),
      I1 => \^cx\(5),
      I2 => \^cx\(7),
      I3 => \^cx\(9),
      I4 => \^cx\(8),
      O => \cy[9]_i_3_n_0\
    );
\cy[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^cy\(6),
      I1 => \^cy\(7),
      I2 => \^cy\(8),
      I3 => \^cy\(5),
      O => \cy[9]_i_5_n_0\
    );
\cy[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^cy\(9),
      I1 => \cy[9]_i_7_n_0\,
      I2 => \^cy\(6),
      I3 => \^cy\(5),
      I4 => \^cy\(4),
      O => \cy[9]_i_6_n_0\
    );
\cy[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^cy\(1),
      I1 => \^cy\(0),
      I2 => \^cy\(7),
      I3 => \^cy\(8),
      I4 => \^cy\(3),
      I5 => \^cy\(2),
      O => \cy[9]_i_7_n_0\
    );
\cy_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[0]_i_1_n_0\,
      Q => \^cy\(0),
      R => \^sr\(0)
    );
\cy_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[1]_i_1_n_0\,
      Q => \^cy\(1),
      R => \^sr\(0)
    );
\cy_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[2]_i_1_n_0\,
      Q => \^cy\(2),
      R => \^sr\(0)
    );
\cy_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[3]_i_1_n_0\,
      Q => \^cy\(3),
      R => \^sr\(0)
    );
\cy_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[4]_i_1_n_0\,
      Q => \^cy\(4),
      R => \^sr\(0)
    );
\cy_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[5]_i_1_n_0\,
      Q => \^cy\(5),
      R => \^sr\(0)
    );
\cy_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[6]_i_1_n_0\,
      Q => \^cy\(6),
      R => \^sr\(0)
    );
\cy_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[7]_i_1_n_0\,
      Q => \^cy\(7),
      R => \^sr\(0)
    );
\cy_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[8]_i_1_n_0\,
      Q => \^cy\(8),
      R => \^sr\(0)
    );
\cy_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => cy0,
      D => \cy[9]_i_2_n_0\,
      Q => \^cy\(9),
      R => \^sr\(0)
    );
paletteentries_reg_0_63_0_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => scanlinedout(45),
      I1 => scanlinedout(61),
      I2 => \^aclk\(29),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(41),
      O => paletteentries_reg_0_63_0_2_i_10_n_0
    );
paletteentries_reg_0_63_0_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => scanlinedout(12),
      I1 => scanlinedout(28),
      I2 => \^aclk\(4),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(16),
      O => paletteentries_reg_0_63_0_2_i_11_n_0
    );
paletteentries_reg_0_63_0_2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => scanlinedout(60),
      I1 => scanlinedout(44),
      I2 => \^aclk\(28),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(40),
      O => paletteentries_reg_0_63_0_2_i_12_n_0
    );
paletteentries_reg_0_63_0_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => \^aclk\(23),
      I1 => \^aclk\(11),
      I2 => \^aclk\(3),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(15),
      O => paletteentries_reg_0_63_0_2_i_13_n_0
    );
paletteentries_reg_0_63_0_2_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^aclk\(35),
      I1 => \^aclk\(47),
      I2 => \^aclk\(27),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(39),
      O => paletteentries_reg_0_63_0_2_i_14_n_0
    );
paletteentries_reg_0_63_0_2_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^aclk\(10),
      I1 => \^aclk\(22),
      I2 => \^aclk\(2),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(14),
      O => paletteentries_reg_0_63_0_2_i_15_n_0
    );
paletteentries_reg_0_63_0_2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => \^aclk\(46),
      I1 => \^aclk\(34),
      I2 => \^aclk\(26),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(38),
      O => paletteentries_reg_0_63_0_2_i_16_n_0
    );
paletteentries_reg_0_63_0_2_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \^aclk\(9),
      I1 => \^aclk\(21),
      I2 => \^aclk\(13),
      I3 => \^cx_reg[1]_0\,
      I4 => \^cx_reg[0]_0\,
      I5 => \^aclk\(1),
      O => paletteentries_reg_0_63_0_2_i_17_n_0
    );
paletteentries_reg_0_63_0_2_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => \^aclk\(45),
      I1 => \^aclk\(33),
      I2 => \^aclk\(37),
      I3 => \^cx_reg[1]_0\,
      I4 => \^cx_reg[0]_0\,
      I5 => \^aclk\(25),
      O => paletteentries_reg_0_63_0_2_i_18_n_0
    );
paletteentries_reg_0_63_0_2_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \^aclk\(8),
      I1 => \^aclk\(20),
      I2 => \^aclk\(0),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(12),
      O => paletteentries_reg_0_63_0_2_i_19_n_0
    );
paletteentries_reg_0_63_0_2_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_9_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_10_n_0,
      O => ADDRA(5),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => \^aclk\(44),
      I1 => \^aclk\(32),
      I2 => \^aclk\(36),
      I3 => \^cx_reg[1]_0\,
      I4 => \^cx_reg[0]_0\,
      I5 => \^aclk\(24),
      O => paletteentries_reg_0_63_0_2_i_20_n_0
    );
paletteentries_reg_0_63_0_2_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_9_0,
      I1 => paletteentries_reg_0_63_0_2_i_9_1,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_9_2,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_9_3,
      O => scanlinedout(13)
    );
paletteentries_reg_0_63_0_2_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_9_4,
      I1 => paletteentries_reg_0_63_0_2_i_9_5,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_9_6,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_9_7,
      O => scanlinedout(29)
    );
paletteentries_reg_0_63_0_2_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_10_0,
      I1 => paletteentries_reg_0_63_0_2_i_10_1,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_10_2,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_10_3,
      O => scanlinedout(45)
    );
paletteentries_reg_0_63_0_2_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_10_4,
      I1 => paletteentries_reg_0_63_0_2_i_10_5,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_10_6,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_10_7,
      O => scanlinedout(61)
    );
paletteentries_reg_0_63_0_2_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_11_0,
      I1 => paletteentries_reg_0_63_0_2_i_11_1,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_11_2,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_11_3,
      O => scanlinedout(12)
    );
paletteentries_reg_0_63_0_2_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_11_4,
      I1 => paletteentries_reg_0_63_0_2_i_11_5,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_11_6,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_11_7,
      O => scanlinedout(28)
    );
paletteentries_reg_0_63_0_2_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_12_4,
      I1 => paletteentries_reg_0_63_0_2_i_12_5,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_12_6,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_12_7,
      O => scanlinedout(60)
    );
paletteentries_reg_0_63_0_2_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => paletteentries_reg_0_63_0_2_i_12_0,
      I1 => paletteentries_reg_0_63_0_2_i_12_1,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => paletteentries_reg_0_63_0_2_i_12_2,
      I4 => scanlinera(6),
      I5 => paletteentries_reg_0_63_0_2_i_12_3,
      O => scanlinedout(44)
    );
paletteentries_reg_0_63_0_2_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_11_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_12_n_0,
      O => ADDRA(4),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_13_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_14_n_0,
      O => ADDRA(3),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_15_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_16_n_0,
      O => ADDRA(2),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_17_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_18_n_0,
      O => ADDRA(1),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => paletteentries_reg_0_63_0_2_i_19_n_0,
      I1 => paletteentries_reg_0_63_0_2_i_20_n_0,
      O => ADDRA(0),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cx\(2),
      I1 => scanwidth,
      I2 => \^cx\(3),
      O => paletteentries_reg_0_63_0_2_i_8_n_0
    );
paletteentries_reg_0_63_0_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => scanlinedout(13),
      I1 => scanlinedout(29),
      I2 => \^aclk\(17),
      I3 => \^cx_reg[1]_0\,
      I4 => \^cx_reg[0]_0\,
      I5 => \^aclk\(5),
      O => paletteentries_reg_0_63_0_2_i_9_n_0
    );
\paletteout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[0]\,
      I1 => \paletteout_reg[0]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[0]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[0]_2\,
      O => paletteout0(0)
    );
\paletteout[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[0]_i_3_3\,
      I1 => \paletteout[0]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[0]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[0]_i_3_6\,
      O => \^aclk\(12)
    );
\paletteout[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[0]_i_3\,
      I1 => \paletteout[0]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[0]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[0]_i_3_2\,
      O => \^aclk\(0)
    );
\paletteout[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[0]_i_3_11\,
      I1 => \paletteout[0]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[0]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[0]_i_3_14\,
      O => \^aclk\(36)
    );
\paletteout[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[0]_i_3_7\,
      I1 => \paletteout[0]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[0]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[0]_i_3_10\,
      O => \^aclk\(24)
    );
\paletteout[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[10]\,
      I1 => \paletteout_reg[10]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[10]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[10]_2\,
      O => paletteout0(10)
    );
\paletteout[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[10]_i_3_3\,
      I1 => \paletteout[10]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[10]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[10]_i_3_6\,
      O => \^aclk\(22)
    );
\paletteout[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[10]_i_3\,
      I1 => \paletteout[10]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[10]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[10]_i_3_2\,
      O => \^aclk\(10)
    );
\paletteout[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[10]_i_3_11\,
      I1 => \paletteout[10]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[10]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[10]_i_3_14\,
      O => \^aclk\(46)
    );
\paletteout[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[10]_i_3_7\,
      I1 => \paletteout[10]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[10]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[10]_i_3_10\,
      O => \^aclk\(34)
    );
\paletteout[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cx\(1),
      I1 => scanwidth,
      I2 => \^cx\(2),
      O => \^cx_reg[1]_0\
    );
\paletteout[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cx\(0),
      I1 => scanwidth,
      I2 => \^cx\(1),
      O => \^cx_reg[0]_0\
    );
\paletteout[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_3_7\,
      I1 => \paletteout[11]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_3_10\,
      O => \^aclk\(35)
    );
\paletteout[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^cy\(5),
      I1 => \^cy\(8),
      I2 => \^cy\(6),
      I3 => \^cy\(7),
      O => \paletteout[11]_i_13_n_0\
    );
\paletteout[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => scanlinedout(15),
      I1 => scanlinedout(31),
      I2 => \^aclk\(7),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(19),
      O => \paletteout[11]_i_14_n_0\
    );
\paletteout[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => scanlinedout(63),
      I1 => scanlinedout(47),
      I2 => \^aclk\(31),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(43),
      O => \paletteout[11]_i_15_n_0\
    );
\paletteout[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => scanlinedout(14),
      I1 => scanlinedout(30),
      I2 => \^aclk\(6),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(18),
      O => \paletteout[11]_i_16_n_0\
    );
\paletteout[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFCCF0AA00CCF0"
    )
        port map (
      I0 => scanlinedout(62),
      I1 => scanlinedout(46),
      I2 => \^aclk\(30),
      I3 => \^cx_reg[0]_0\,
      I4 => \^cx_reg[1]_0\,
      I5 => \^aclk\(42),
      O => \paletteout[11]_i_17_n_0\
    );
\paletteout[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cx\(9),
      I1 => scanwidth,
      I2 => p_0_out(0),
      O => \paletteout[11]_i_18_n_0\
    );
\paletteout[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC80"
    )
        port map (
      I0 => \^cx\(8),
      I1 => p_0_out(0),
      I2 => scanwidth,
      I3 => \^cx\(9),
      O => scanlinera(6)
    );
\paletteout[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[11]\,
      I1 => \paletteout_reg[11]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[11]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[11]_2\,
      O => paletteout0(11)
    );
\paletteout[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_14_0\,
      I1 => \paletteout[11]_i_14_1\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_14_2\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_14_3\,
      O => scanlinedout(15)
    );
\paletteout[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_14_4\,
      I1 => \paletteout[11]_i_14_5\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_14_6\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_14_7\,
      O => scanlinedout(31)
    );
\paletteout[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_15_4\,
      I1 => \paletteout[11]_i_15_5\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_15_6\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_15_7\,
      O => scanlinedout(63)
    );
\paletteout[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_15_0\,
      I1 => \paletteout[11]_i_15_1\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_15_2\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_15_3\,
      O => scanlinedout(47)
    );
\paletteout[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_16_0\,
      I1 => \paletteout[11]_i_16_1\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_16_2\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_16_3\,
      O => scanlinedout(14)
    );
\paletteout[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_16_4\,
      I1 => \paletteout[11]_i_16_5\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_16_6\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_16_7\,
      O => scanlinedout(30)
    );
\paletteout[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_17_4\,
      I1 => \paletteout[11]_i_17_5\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_17_6\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_17_7\,
      O => scanlinedout(62)
    );
\paletteout[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_17_0\,
      I1 => \paletteout[11]_i_17_1\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_17_2\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_17_3\,
      O => scanlinedout(46)
    );
\paletteout[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD5FFFFFFFF"
    )
        port map (
      I0 => \paletteout[11]_i_13_n_0\,
      I1 => \^cx\(9),
      I2 => \^cx\(8),
      I3 => \^cx\(7),
      I4 => \^cy\(9),
      I5 => p_0_out(1),
      O => \cx_reg[9]_0\
    );
\paletteout[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_3_3\,
      I1 => \paletteout[11]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_3_6\,
      O => \^aclk\(23)
    );
\paletteout[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_3\,
      I1 => \paletteout[11]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_3_2\,
      O => \^aclk\(11)
    );
\paletteout[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[11]_i_3_11\,
      I1 => \paletteout[11]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[11]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[11]_i_3_14\,
      O => \^aclk\(47)
    );
\paletteout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[1]\,
      I1 => \paletteout_reg[1]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[1]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[1]_2\,
      O => paletteout0(1)
    );
\paletteout[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[1]_i_3_3\,
      I1 => \paletteout[1]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[1]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[1]_i_3_6\,
      O => \^aclk\(13)
    );
\paletteout[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[1]_i_3\,
      I1 => \paletteout[1]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[1]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[1]_i_3_2\,
      O => \^aclk\(1)
    );
\paletteout[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[1]_i_3_11\,
      I1 => \paletteout[1]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[1]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[1]_i_3_14\,
      O => \^aclk\(37)
    );
\paletteout[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[1]_i_3_7\,
      I1 => \paletteout[1]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[1]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[1]_i_3_10\,
      O => \^aclk\(25)
    );
\paletteout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[2]\,
      I1 => \paletteout_reg[2]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[2]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[2]_2\,
      O => paletteout0(2)
    );
\paletteout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[2]_i_3_3\,
      I1 => \paletteout[2]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[2]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[2]_i_3_6\,
      O => \^aclk\(14)
    );
\paletteout[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[2]_i_3\,
      I1 => \paletteout[2]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[2]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[2]_i_3_2\,
      O => \^aclk\(2)
    );
\paletteout[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[2]_i_3_11\,
      I1 => \paletteout[2]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[2]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[2]_i_3_14\,
      O => \^aclk\(38)
    );
\paletteout[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[2]_i_3_7\,
      I1 => \paletteout[2]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[2]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[2]_i_3_10\,
      O => \^aclk\(26)
    );
\paletteout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[3]\,
      I1 => \paletteout_reg[3]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[3]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[3]_2\,
      O => paletteout0(3)
    );
\paletteout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[3]_i_3_3\,
      I1 => \paletteout[3]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[3]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[3]_i_3_6\,
      O => \^aclk\(15)
    );
\paletteout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[3]_i_3\,
      I1 => \paletteout[3]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[3]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[3]_i_3_2\,
      O => \^aclk\(3)
    );
\paletteout[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[3]_i_3_11\,
      I1 => \paletteout[3]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[3]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[3]_i_3_14\,
      O => \^aclk\(39)
    );
\paletteout[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[3]_i_3_7\,
      I1 => \paletteout[3]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[3]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[3]_i_3_10\,
      O => \^aclk\(27)
    );
\paletteout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[4]\,
      I1 => \paletteout_reg[4]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[4]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[4]_2\,
      O => paletteout0(4)
    );
\paletteout[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[4]_i_3_3\,
      I1 => \paletteout[4]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[4]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[4]_i_3_6\,
      O => \^aclk\(16)
    );
\paletteout[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[4]_i_3\,
      I1 => \paletteout[4]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[4]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[4]_i_3_2\,
      O => \^aclk\(4)
    );
\paletteout[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[4]_i_3_11\,
      I1 => \paletteout[4]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[4]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[4]_i_3_14\,
      O => \^aclk\(40)
    );
\paletteout[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[4]_i_3_7\,
      I1 => \paletteout[4]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[4]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[4]_i_3_10\,
      O => \^aclk\(28)
    );
\paletteout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[5]\,
      I1 => \paletteout_reg[5]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[5]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[5]_2\,
      O => paletteout0(5)
    );
\paletteout[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[5]_i_3_3\,
      I1 => \paletteout[5]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[5]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[5]_i_3_6\,
      O => \^aclk\(17)
    );
\paletteout[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[5]_i_3\,
      I1 => \paletteout[5]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[5]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[5]_i_3_2\,
      O => \^aclk\(5)
    );
\paletteout[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[5]_i_3_11\,
      I1 => \paletteout[5]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[5]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[5]_i_3_14\,
      O => \^aclk\(41)
    );
\paletteout[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[5]_i_3_7\,
      I1 => \paletteout[5]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[5]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[5]_i_3_10\,
      O => \^aclk\(29)
    );
\paletteout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[6]\,
      I1 => \paletteout_reg[6]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[6]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[6]_2\,
      O => paletteout0(6)
    );
\paletteout[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[6]_i_3_3\,
      I1 => \paletteout[6]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[6]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[6]_i_3_6\,
      O => \^aclk\(18)
    );
\paletteout[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[6]_i_3\,
      I1 => \paletteout[6]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[6]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[6]_i_3_2\,
      O => \^aclk\(6)
    );
\paletteout[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[6]_i_3_11\,
      I1 => \paletteout[6]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[6]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[6]_i_3_14\,
      O => \^aclk\(42)
    );
\paletteout[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[6]_i_3_7\,
      I1 => \paletteout[6]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[6]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[6]_i_3_10\,
      O => \^aclk\(30)
    );
\paletteout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[7]\,
      I1 => \paletteout_reg[7]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[7]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[7]_2\,
      O => paletteout0(7)
    );
\paletteout[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[7]_i_3_3\,
      I1 => \paletteout[7]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[7]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[7]_i_3_6\,
      O => \^aclk\(19)
    );
\paletteout[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[7]_i_3\,
      I1 => \paletteout[7]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[7]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[7]_i_3_2\,
      O => \^aclk\(7)
    );
\paletteout[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[7]_i_3_11\,
      I1 => \paletteout[7]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[7]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[7]_i_3_14\,
      O => \^aclk\(43)
    );
\paletteout[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[7]_i_3_7\,
      I1 => \paletteout[7]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[7]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[7]_i_3_10\,
      O => \^aclk\(31)
    );
\paletteout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[8]\,
      I1 => \paletteout_reg[8]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[8]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[8]_2\,
      O => paletteout0(8)
    );
\paletteout[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[8]_i_3_3\,
      I1 => \paletteout[8]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[8]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[8]_i_3_6\,
      O => \^aclk\(20)
    );
\paletteout[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[8]_i_3\,
      I1 => \paletteout[8]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[8]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[8]_i_3_2\,
      O => \^aclk\(8)
    );
\paletteout[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[8]_i_3_11\,
      I1 => \paletteout[8]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[8]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[8]_i_3_14\,
      O => \^aclk\(44)
    );
\paletteout[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[8]_i_3_7\,
      I1 => \paletteout[8]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[8]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[8]_i_3_10\,
      O => \^aclk\(32)
    );
\paletteout[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout_reg[9]\,
      I1 => \paletteout_reg[9]_0\,
      I2 => paletteindex(7),
      I3 => \paletteout_reg[9]_1\,
      I4 => paletteindex(6),
      I5 => \paletteout_reg[9]_2\,
      O => paletteout0(9)
    );
\paletteout[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[9]_i_3_3\,
      I1 => \paletteout[9]_i_3_4\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[9]_i_3_5\,
      I4 => scanlinera(6),
      I5 => \paletteout[9]_i_3_6\,
      O => \^aclk\(21)
    );
\paletteout[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[9]_i_3\,
      I1 => \paletteout[9]_i_3_0\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[9]_i_3_1\,
      I4 => scanlinera(6),
      I5 => \paletteout[9]_i_3_2\,
      O => \^aclk\(9)
    );
\paletteout[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[9]_i_3_11\,
      I1 => \paletteout[9]_i_3_12\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[9]_i_3_13\,
      I4 => scanlinera(6),
      I5 => \paletteout[9]_i_3_14\,
      O => \^aclk\(45)
    );
\paletteout[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \paletteout[9]_i_3_7\,
      I1 => \paletteout[9]_i_3_8\,
      I2 => \paletteout[11]_i_18_n_0\,
      I3 => \paletteout[9]_i_3_9\,
      I4 => scanlinera(6),
      I5 => \paletteout[9]_i_3_10\,
      O => \^aclk\(33)
    );
\paletteout_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \paletteout[11]_i_14_n_0\,
      I1 => \paletteout[11]_i_15_n_0\,
      O => paletteindex(7),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
\paletteout_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \paletteout[11]_i_16_n_0\,
      I1 => \paletteout[11]_i_17_n_0\,
      O => paletteindex(6),
      S => paletteentries_reg_0_63_0_2_i_8_n_0
    );
scanlinecache_reg_0_63_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(7),
      I1 => p_0_out(0),
      I2 => \^cx\(8),
      I3 => scanwidth,
      I4 => \^cx\(9),
      O => \cx_reg[7]_0\(5)
    );
scanlinecache_reg_0_63_0_2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(6),
      I1 => p_0_out(0),
      I2 => \^cx\(7),
      I3 => scanwidth,
      I4 => \^cx\(8),
      O => \cx_reg[7]_0\(4)
    );
scanlinecache_reg_0_63_0_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(5),
      I1 => p_0_out(0),
      I2 => \^cx\(6),
      I3 => scanwidth,
      I4 => \^cx\(7),
      O => \cx_reg[7]_0\(3)
    );
scanlinecache_reg_0_63_0_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(4),
      I1 => p_0_out(0),
      I2 => \^cx\(5),
      I3 => scanwidth,
      I4 => \^cx\(6),
      O => \cx_reg[7]_0\(2)
    );
scanlinecache_reg_0_63_0_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(3),
      I1 => p_0_out(0),
      I2 => \^cx\(4),
      I3 => scanwidth,
      I4 => \^cx\(5),
      O => \cx_reg[7]_0\(1)
    );
scanlinecache_reg_0_63_0_2_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \^cx\(2),
      I1 => p_0_out(0),
      I2 => \^cx\(3),
      I3 => scanwidth,
      I4 => \^cx\(4),
      O => \cx_reg[7]_0\(0)
    );
serializer: entity work.blockone_videomodule_0_0_serializer
     port map (
      Q(9 downto 0) => \tmds_internal[0]_29\(9 downto 0),
      \out\ => \out\,
      pixelClock => pixelClock,
      pixelClockx5 => pixelClockx5,
      tmds(2 downto 0) => tmds(2 downto 0),
      tmds_clock => tmds_clock,
      \xilinx_serialize[1].secondary_0\(9 downto 0) => \tmds_internal[1]_30\(9 downto 0),
      \xilinx_serialize[2].secondary_0\(9 downto 0) => \tmds_internal[2]_31\(9 downto 0)
    );
\tmds_gen[0].tmds_channel\: entity work.blockone_videomodule_0_0_tmds_channel
     port map (
      Q(3 downto 0) => data_island_data(3 downto 0),
      SR(0) => \tmds_gen[2].tmds_channel_n_0\,
      \acc_reg[1]_0\(3 downto 0) => video_data(7 downto 4),
      mode(2 downto 0) => mode(2 downto 0),
      pixelClock => pixelClock,
      \tmds_reg[8]_0\(1 downto 0) => control_data(1 downto 0),
      \tmds_reg[8]_1\ => \tmds_gen[1].tmds_channel_n_1\,
      \tmds_reg[9]_0\(9 downto 0) => \tmds_internal[0]_29\(9 downto 0)
    );
\tmds_gen[1].tmds_channel\: entity work.\blockone_videomodule_0_0_tmds_channel__parameterized0\
     port map (
      E(0) => \tmds_gen[1].tmds_channel_n_0\,
      Q(3 downto 0) => video_data(15 downto 12),
      SR(0) => \tmds_gen[2].tmds_channel_n_0\,
      mode(2 downto 0) => mode(2 downto 0),
      pixelClock => pixelClock,
      \tmds_reg[2]_0\(3 downto 0) => data_island_data(7 downto 4),
      \tmds_reg[3]_0\(0) => control_data(2),
      \tmds_reg[9]_0\(9 downto 0) => \tmds_internal[1]_30\(9 downto 0),
      \true_hdmi_output.mode_reg[0]\ => \tmds_gen[1].tmds_channel_n_1\
    );
\tmds_gen[2].tmds_channel\: entity work.\blockone_videomodule_0_0_tmds_channel__parameterized1\
     port map (
      E(0) => \tmds_gen[1].tmds_channel_n_0\,
      Q(3 downto 0) => video_data(23 downto 20),
      SR(0) => \tmds_gen[2].tmds_channel_n_0\,
      mode(2 downto 0) => mode(2 downto 0),
      pixelClock => pixelClock,
      \tmds_reg[0]_0\(0) => control_data(4),
      \tmds_reg[4]_0\(3 downto 0) => data_island_data(11 downto 8),
      \tmds_reg[6]_0\ => \tmds_gen[1].tmds_channel_n_1\,
      \tmds_reg[9]_0\(9 downto 0) => \tmds_internal[2]_31\(9 downto 0)
    );
\true_hdmi_output.control_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \true_hdmi_output.video_preamble\,
      I1 => \true_hdmi_output.data_island_preamble\,
      O => p_0_out_0(2)
    );
\true_hdmi_output.control_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \out\,
      D => hsync,
      Q => control_data(0),
      R => \^sr\(0)
    );
\true_hdmi_output.control_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \out\,
      D => \true_hdmi_output.data_island_data[1]_i_1_n_0\,
      Q => control_data(1),
      R => \^sr\(0)
    );
\true_hdmi_output.control_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \out\,
      D => p_0_out_0(2),
      Q => control_data(2),
      R => \^sr\(0)
    );
\true_hdmi_output.control_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => \out\,
      D => \true_hdmi_output.data_island_preamble\,
      Q => control_data(4),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD557FFFF"
    )
        port map (
      I0 => \^cx\(9),
      I1 => \^cx\(4),
      I2 => \^cx\(5),
      I3 => \^cx\(6),
      I4 => \^cx\(7),
      I5 => \^cx\(8),
      O => hsync
    );
\true_hdmi_output.data_island_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \true_hdmi_output.packet_picker_n_48\,
      I1 => \true_hdmi_output.data_island_data[1]_i_3_n_0\,
      I2 => \true_hdmi_output.data_island_data[1]_i_4_n_0\,
      I3 => \^cy\(1),
      I4 => \^cy\(0),
      O => \true_hdmi_output.data_island_data[1]_i_1_n_0\
    );
\true_hdmi_output.data_island_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => \^cy\(1),
      I1 => \^cy\(0),
      I2 => \^cy\(2),
      I3 => \^cy\(5),
      I4 => \^cy\(4),
      I5 => \^cy\(3),
      O => \true_hdmi_output.data_island_data[1]_i_3_n_0\
    );
\true_hdmi_output.data_island_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C8C8C8C0"
    )
        port map (
      I0 => \^cx\(7),
      I1 => \^cx\(9),
      I2 => \^cx\(8),
      I3 => \^cx\(4),
      I4 => \^cx\(6),
      I5 => \^cx\(5),
      O => \true_hdmi_output.data_island_data[1]_i_4_n_0\
    );
\true_hdmi_output.data_island_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \true_hdmi_output.data_island_data[3]_i_2_n_0\,
      I1 => \^cx\(7),
      I2 => \true_hdmi_output.data_island_data[3]_i_3_n_0\,
      I3 => \^cx\(9),
      I4 => \^cx\(0),
      I5 => \^cx\(1),
      O => data_island_data0
    );
\true_hdmi_output.data_island_data[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cx\(6),
      I1 => \^cx\(5),
      O => \true_hdmi_output.data_island_data[3]_i_2_n_0\
    );
\true_hdmi_output.data_island_data[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^cx\(2),
      I1 => \^cx\(3),
      I2 => \^cx\(4),
      I3 => \^cx\(8),
      O => \true_hdmi_output.data_island_data[3]_i_3_n_0\
    );
\true_hdmi_output.data_island_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => hsync,
      Q => data_island_data(0),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(7),
      Q => data_island_data(10),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(8),
      Q => data_island_data(11),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.data_island_data[1]_i_1_n_0\,
      Q => data_island_data(1),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(0),
      Q => data_island_data(2),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => data_island_data0,
      Q => data_island_data(3),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(1),
      Q => data_island_data(4),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(2),
      Q => data_island_data(5),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(3),
      Q => data_island_data(6),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(4),
      Q => data_island_data(7),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(5),
      Q => data_island_data(8),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.packet_data\(6),
      Q => data_island_data(9),
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_guard_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F888F8888"
    )
        port map (
      I0 => \true_hdmi_output.data_island_guard_i_2_n_0\,
      I1 => \true_hdmi_output.data_island_guard_i_3_n_0\,
      I2 => \^cx\(4),
      I3 => \cy[9]_i_3_n_0\,
      I4 => \^cx\(7),
      I5 => \true_hdmi_output.packet_picker_n_46\,
      O => \true_hdmi_output.data_island_guard0\
    );
\true_hdmi_output.data_island_guard_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^cx\(7),
      I1 => \^cx\(9),
      I2 => \^cx\(8),
      O => \true_hdmi_output.data_island_guard_i_2_n_0\
    );
\true_hdmi_output.data_island_guard_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^cx\(2),
      I1 => \^cx\(3),
      I2 => \^cx\(8),
      I3 => \^cx\(4),
      I4 => \^cx\(6),
      I5 => \^cx\(5),
      O => \true_hdmi_output.data_island_guard_i_3_n_0\
    );
\true_hdmi_output.data_island_guard_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.data_island_guard0\,
      Q => \true_hdmi_output.data_island_guard\,
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_period_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.data_island_period_instantaneous\,
      Q => \true_hdmi_output.data_island_period\,
      R => \^sr\(0)
    );
\true_hdmi_output.data_island_preamble_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \^cx\(2),
      I1 => \^cx\(3),
      I2 => \true_hdmi_output.data_island_preamble_i_2_n_0\,
      I3 => \^cx\(7),
      I4 => \^cx\(9),
      O => \true_hdmi_output.data_island_preamble0\
    );
\true_hdmi_output.data_island_preamble_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cx\(5),
      I1 => \^cx\(6),
      I2 => \^cx\(4),
      I3 => \^cx\(8),
      O => \true_hdmi_output.data_island_preamble_i_2_n_0\
    );
\true_hdmi_output.data_island_preamble_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.data_island_preamble0\,
      Q => \true_hdmi_output.data_island_preamble\,
      R => \^sr\(0)
    );
\true_hdmi_output.mode[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => video_data_period,
      I1 => \true_hdmi_output.video_guard\,
      I2 => \true_hdmi_output.data_island_period\,
      I3 => \out\,
      I4 => \true_hdmi_output.data_island_guard\,
      O => \true_hdmi_output.mode[0]_i_1_n_0\
    );
\true_hdmi_output.mode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \true_hdmi_output.data_island_period\,
      I1 => \true_hdmi_output.video_guard\,
      I2 => \true_hdmi_output.data_island_guard\,
      O => \true_hdmi_output.mode[1]_i_1_n_0\
    );
\true_hdmi_output.mode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.mode[0]_i_1_n_0\,
      Q => mode(0),
      R => '0'
    );
\true_hdmi_output.mode_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.mode[1]_i_1_n_0\,
      Q => mode(1),
      S => \^sr\(0)
    );
\true_hdmi_output.mode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.data_island_guard\,
      Q => mode(2),
      R => \^sr\(0)
    );
\true_hdmi_output.packet_assembler\: entity work.blockone_videomodule_0_0_packet_assembler
     port map (
      D(7 downto 2) => \true_hdmi_output.packet_data\(8 downto 3),
      D(1 downto 0) => \true_hdmi_output.packet_data\(1 downto 0),
      Q(0) => \bch[2]_27\(56),
      SR(0) => \^sr\(0),
      \counter_reg[1]_0\ => \true_hdmi_output.packet_assembler_n_19\,
      \counter_reg[3]_0\ => \true_hdmi_output.packet_assembler_n_18\,
      \counter_reg[4]_0\(4 downto 0) => \true_hdmi_output.packet_pixel_counter\(4 downto 0),
      \counter_reg[4]_1\ => \true_hdmi_output.packet_assembler_n_7\,
      frame_counter10_in => frame_counter10_in,
      \out\ => \out\,
      \parity[2][7]_i_3_0\ => \true_hdmi_output.packet_picker_n_26\,
      \parity[2][7]_i_3_1\ => \true_hdmi_output.packet_picker_n_27\,
      \parity[2][7]_i_9_0\ => \true_hdmi_output.packet_picker_n_8\,
      \parity[2][7]_i_9_1\ => \true_hdmi_output.packet_picker_n_7\,
      \parity_reg[0][0]_0\ => \true_hdmi_output.packet_picker_n_32\,
      \parity_reg[0][0]_1\ => \true_hdmi_output.packet_picker_n_33\,
      \parity_reg[0][7]_0\ => \true_hdmi_output.packet_picker_n_22\,
      \parity_reg[0][7]_1\ => \true_hdmi_output.packet_picker_n_23\,
      \parity_reg[1][1]_0\(1 downto 0) => \bch[1]_26\(57 downto 56),
      \parity_reg[1][1]_1\ => \true_hdmi_output.packet_picker_n_13\,
      \parity_reg[1][1]_2\ => \true_hdmi_output.packet_picker_n_3\,
      \parity_reg[1][1]_3\ => \true_hdmi_output.packet_picker_n_2\,
      \parity_reg[1][7]_0\(1) => \true_hdmi_output.packet_picker_n_0\,
      \parity_reg[1][7]_0\(0) => p_27_out(0),
      \parity_reg[2][0]_0\ => \true_hdmi_output.packet_picker_n_29\,
      \parity_reg[2][0]_1\ => \true_hdmi_output.packet_picker_n_24\,
      \parity_reg[2][0]_2\ => \true_hdmi_output.packet_picker_n_25\,
      \parity_reg[2][0]_3\ => \true_hdmi_output.packet_picker_n_28\,
      \parity_reg[2][1]_0\ => \true_hdmi_output.packet_picker_n_18\,
      \parity_reg[2][6]_0\(0) => p_18_out(0),
      \parity_reg[3][0]_0\ => \true_hdmi_output.packet_picker_n_36\,
      \parity_reg[3][0]_1\ => \true_hdmi_output.packet_picker_n_42\,
      \parity_reg[3][0]_2\ => \true_hdmi_output.packet_picker_n_38\,
      \parity_reg[3][0]_3\ => \true_hdmi_output.packet_picker_n_37\,
      \parity_reg[3][0]_4\ => \true_hdmi_output.packet_picker_n_40\,
      \parity_reg[3][0]_5\ => \true_hdmi_output.packet_picker_n_41\,
      \parity_reg[3][6]_0\ => \true_hdmi_output.packet_picker_n_16\,
      \parity_reg[3][6]_1\ => \true_hdmi_output.packet_picker_n_39\,
      \parity_reg[4][1]_0\ => \true_hdmi_output.packet_picker_n_44\,
      \parity_reg[4][7]_0\ => \true_hdmi_output.packet_picker_n_43\,
      pixelClock => pixelClock,
      \true_hdmi_output.data_island_data_reg[4]\ => \true_hdmi_output.packet_picker_n_21\,
      \true_hdmi_output.data_island_data_reg[4]_0\ => \true_hdmi_output.packet_picker_n_5\,
      \true_hdmi_output.data_island_data_reg[5]\ => \true_hdmi_output.packet_picker_n_12\,
      \true_hdmi_output.data_island_data_reg[6]\ => \true_hdmi_output.packet_picker_n_19\,
      \true_hdmi_output.data_island_data_reg[6]_0\ => \true_hdmi_output.packet_picker_n_20\,
      \true_hdmi_output.data_island_data_reg[7]\ => \true_hdmi_output.packet_picker_n_15\,
      \true_hdmi_output.data_island_data_reg[8]\ => \true_hdmi_output.packet_picker_n_31\,
      \true_hdmi_output.data_island_data_reg[8]_0\ => \true_hdmi_output.packet_picker_n_34\,
      \true_hdmi_output.data_island_data_reg[8]_1\ => \true_hdmi_output.packet_picker_n_35\,
      \true_hdmi_output.data_island_data_reg[9]\ => \true_hdmi_output.packet_picker_n_4\,
      \true_hdmi_output.data_island_data_reg[9]_0\ => \true_hdmi_output.packet_picker_n_30\,
      \true_hdmi_output.data_island_data_reg[9]_1\ => \true_hdmi_output.packet_picker_n_14\,
      \true_hdmi_output.data_island_period\ => \true_hdmi_output.data_island_period\,
      \true_hdmi_output.header\(0) => \true_hdmi_output.header\(20)
    );
\true_hdmi_output.packet_picker\: entity work.blockone_videomodule_0_0_packet_picker
     port map (
      D(0) => \true_hdmi_output.packet_data\(2),
      Q(9 downto 0) => \^cx\(9 downto 0),
      SR(0) => \^sr\(0),
      audioSampleInputLR(31 downto 0) => audioSampleInputLR(31 downto 0),
      \audio_sample_word_packet_reg[2][0][23]_0\ => \true_hdmi_output.packet_picker_n_26\,
      audiosampleclk => audiosampleclk,
      \counter_reg[0]\ => \true_hdmi_output.packet_picker_n_14\,
      \counter_reg[0]_0\ => \true_hdmi_output.packet_picker_n_19\,
      \counter_reg[0]_1\ => \true_hdmi_output.packet_picker_n_24\,
      \counter_reg[0]_2\ => \true_hdmi_output.packet_picker_n_27\,
      \counter_reg[0]_3\ => \true_hdmi_output.packet_picker_n_34\,
      \counter_reg[0]_4\ => \true_hdmi_output.packet_picker_n_35\,
      \counter_reg[0]_5\ => \true_hdmi_output.packet_picker_n_42\,
      \counter_reg[1]\ => \true_hdmi_output.packet_picker_n_5\,
      \counter_reg[1]_0\ => \true_hdmi_output.packet_picker_n_28\,
      \counter_reg[1]_1\ => \true_hdmi_output.packet_picker_n_37\,
      \counter_reg[1]_2\ => \true_hdmi_output.packet_picker_n_38\,
      \counter_reg[1]_3\ => \true_hdmi_output.packet_picker_n_40\,
      \counter_reg[1]_4\ => \true_hdmi_output.packet_picker_n_41\,
      \counter_reg[1]_5\ => \true_hdmi_output.packet_picker_n_44\,
      \counter_reg[2]\ => \true_hdmi_output.packet_picker_n_23\,
      \counter_reg[2]_0\ => \true_hdmi_output.packet_picker_n_25\,
      \counter_reg[2]_1\ => \true_hdmi_output.packet_picker_n_32\,
      \counter_reg[2]_2\ => \true_hdmi_output.packet_picker_n_39\,
      \counter_reg[3]\ => \true_hdmi_output.packet_picker_n_2\,
      \counter_reg[3]_0\ => \true_hdmi_output.packet_picker_n_13\,
      \counter_reg[3]_1\ => \true_hdmi_output.packet_picker_n_16\,
      \counter_reg[3]_2\ => \true_hdmi_output.packet_picker_n_21\,
      \counter_reg[3]_3\ => \true_hdmi_output.packet_picker_n_22\,
      \counter_reg[3]_4\ => \true_hdmi_output.packet_picker_n_33\,
      \counter_reg[3]_5\ => \true_hdmi_output.packet_picker_n_43\,
      \counter_reg[4]\ => \true_hdmi_output.packet_picker_n_3\,
      \counter_reg[4]_0\ => \true_hdmi_output.packet_picker_n_4\,
      \counter_reg[4]_1\ => \true_hdmi_output.packet_picker_n_15\,
      \counter_reg[4]_2\ => \true_hdmi_output.packet_picker_n_18\,
      \counter_reg[4]_3\ => \true_hdmi_output.packet_picker_n_20\,
      \counter_reg[4]_4\ => \true_hdmi_output.packet_picker_n_31\,
      \cx_reg[2]\ => \true_hdmi_output.packet_picker_n_6\,
      \cx_reg[6]\ => \true_hdmi_output.packet_picker_n_46\,
      \cy_reg[4]\ => \true_hdmi_output.packet_picker_n_47\,
      \cy_reg[9]\ => \true_hdmi_output.packet_picker_n_48\,
      \cycle_time_stamp_reg[3]\ => \true_hdmi_output.packet_picker_n_8\,
      \cycle_time_stamp_reg[7]\ => \true_hdmi_output.packet_picker_n_7\,
      frame_counter10_in => frame_counter10_in,
      \out\ => \out\,
      \packet_type_reg[7]_0\(0) => \true_hdmi_output.header\(20),
      \packet_type_reg[7]_1\ => \true_hdmi_output.packet_picker_n_12\,
      \packet_type_reg[7]_2\ => \true_hdmi_output.packet_picker_n_29\,
      \packet_type_reg[7]_3\ => \true_hdmi_output.packet_picker_n_30\,
      \packet_type_reg[7]_4\ => \true_hdmi_output.packet_picker_n_36\,
      \parity_reg[1][0]\(1) => \true_hdmi_output.packet_picker_n_0\,
      \parity_reg[1][0]\(0) => p_27_out(0),
      \parity_reg[1][6]\(4 downto 0) => \true_hdmi_output.packet_pixel_counter\(4 downto 0),
      \parity_reg[1][6]_0\ => \true_hdmi_output.packet_assembler_n_19\,
      \parity_reg[1][7]\(1 downto 0) => \bch[1]_26\(57 downto 56),
      \parity_reg[1][7]_0\ => \true_hdmi_output.packet_assembler_n_18\,
      \parity_reg[2][0]\(0) => p_18_out(0),
      \parity_reg[2][6]\(0) => \bch[2]_27\(56),
      pixelClock => pixelClock,
      \true_hdmi_output.data_island_data_reg[1]\(9 downto 0) => \^cy\(9 downto 0),
      \true_hdmi_output.data_island_data_reg[5]\ => \true_hdmi_output.packet_assembler_n_7\,
      \true_hdmi_output.data_island_period_instantaneous\ => \true_hdmi_output.data_island_period_instantaneous\
    );
\true_hdmi_output.video_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(4),
      Q => video_data(12),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(5),
      Q => video_data(13),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(6),
      Q => video_data(14),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(7),
      Q => video_data(15),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(8),
      Q => video_data(20),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(9),
      Q => video_data(21),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(10),
      Q => video_data(22),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(11),
      Q => video_data(23),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(0),
      Q => video_data(4),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(1),
      Q => video_data(5),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(2),
      Q => video_data(6),
      R => \^sr\(0)
    );
\true_hdmi_output.video_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => Q(3),
      Q => video_data(7),
      R => \^sr\(0)
    );
\true_hdmi_output.video_guard_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \true_hdmi_output.video_preamble_i_2_n_0\,
      I1 => \^cx\(3),
      I2 => \^cx\(2),
      I3 => \^cx\(1),
      O => \true_hdmi_output.video_guard0\
    );
\true_hdmi_output.video_guard_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.video_guard0\,
      Q => \true_hdmi_output.video_guard\,
      S => \^sr\(0)
    );
\true_hdmi_output.video_preamble_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \true_hdmi_output.video_preamble_i_2_n_0\,
      I1 => \^cx\(2),
      I2 => \^cx\(1),
      I3 => \^cx\(3),
      O => \true_hdmi_output.video_preamble0\
    );
\true_hdmi_output.video_preamble_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F100000000"
    )
        port map (
      I0 => \^cy\(5),
      I1 => \true_hdmi_output.packet_picker_n_47\,
      I2 => \true_hdmi_output.packet_picker_n_48\,
      I3 => \cy[9]_i_6_n_0\,
      I4 => \cy[9]_i_3_n_0\,
      I5 => \^cx\(4),
      O => \true_hdmi_output.video_preamble_i_2_n_0\
    );
\true_hdmi_output.video_preamble_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => \true_hdmi_output.video_preamble0\,
      Q => \true_hdmi_output.video_preamble\,
      R => \^sr\(0)
    );
video_data_period_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A2A"
    )
        port map (
      I0 => \cy[9]_i_5_n_0\,
      I1 => \^cx\(8),
      I2 => \^cx\(9),
      I3 => \^cx\(7),
      I4 => \^cy\(9),
      O => video_data_period0
    );
video_data_period_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => pixelClock,
      CE => '1',
      D => video_data_period0,
      Q => video_data_period,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_videocore is
  port (
    HDMI_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HDMI_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HDMI_CLK_p : out STD_LOGIC;
    HDMI_CLK_n : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    audioSampleInputLR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pixelClockx5 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_videocore : entity is "videocore";
end blockone_videomodule_0_0_videocore;

architecture STRUCTURE of blockone_videomodule_0_0_videocore is
  signal HDMIInst_n_92 : STD_LOGIC;
  signal HDMIInst_n_93 : STD_LOGIC;
  signal HDMIInst_n_94 : STD_LOGIC;
  signal HDMIInst_n_95 : STD_LOGIC;
  signal HDMIInst_n_96 : STD_LOGIC;
  signal aresetnA : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of aresetnA : signal is "true";
  signal aresetnB : STD_LOGIC;
  attribute async_reg of aresetnB : signal is "true";
  signal blankt : STD_LOGIC;
  signal blanktoggle : STD_LOGIC;
  attribute async_reg of blanktoggle : signal is "true";
  signal blanktogglepre : STD_LOGIC;
  attribute async_reg of blanktogglepre : signal is "true";
  signal burstmask : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal burststate : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \burststate[0]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[1]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[2]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[3]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[4]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[5]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[6]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[7]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[8]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[9]_i_1_n_0\ : STD_LOGIC;
  signal \burststate[9]_i_2_n_0\ : STD_LOGIC;
  signal \burststate[9]_i_3_n_0\ : STD_LOGIC;
  signal \burststate__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal cmdmode : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cmdmode[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmdmode[1]_i_2_n_0\ : STD_LOGIC;
  signal \cmdmode[2]_i_2_n_0\ : STD_LOGIC;
  signal cmdre : STD_LOGIC;
  signal lastscanline : STD_LOGIC_VECTOR ( 1 to 1 );
  signal lastscanline0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^m_axi_rready\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal palettedin : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal paletteentries_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal paletteentries_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal paletteentries_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal paletteentries_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal paletteentries_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal paletteentries_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal paletteentries_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal paletteentries_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal paletteentries_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal paletteentries_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal paletteentries_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal paletteentries_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal paletteentries_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal paletteentries_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal paletteentries_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal paletteentries_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal paletteentries_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal paletteentries_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal paletteentries_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal paletteentries_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal paletteentries_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal paletteentries_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal paletteentries_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal paletteentries_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal paletteentries_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal paletteentries_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal paletteentries_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal paletteentries_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal paletteentries_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal paletteentries_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal paletteentries_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal paletteentries_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal paletteentries_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal paletteentries_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal paletteentries_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal paletteentries_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal paletteentries_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal paletteentries_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal paletteentries_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal paletteentries_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal paletteentries_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal paletteentries_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal paletteentries_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal paletteentries_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal paletteentries_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal paletteentries_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal paletteentries_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal paletteentries_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal paletteindex : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal paletteout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal paletteout0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal palettewa : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal palettewe : STD_LOGIC;
  signal rdata_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal rgbcolor : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rst25n : STD_LOGIC;
  attribute async_reg of rst25n : signal is "true";
  signal \s_axi_araddr[31]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_arvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_rready_i_1_n_0 : STD_LOGIC;
  signal s_axi_rready_i_2_n_0 : STD_LOGIC;
  signal scanaddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal scanline : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of scanline : signal is "true";
  signal scanlinecache_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_30_32_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_30_32_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_30_32_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_33_35_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_33_35_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_33_35_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_36_38_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_36_38_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_36_38_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_39_41_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_39_41_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_39_41_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_42_44_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_42_44_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_42_44_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_45_47_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_45_47_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_45_47_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_48_50_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_48_50_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_48_50_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_51_53_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_51_53_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_51_53_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_54_56_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_54_56_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_54_56_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_57_59_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_57_59_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_57_59_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_60_62_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_60_62_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_60_62_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_63_63_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal scanlinecache_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal scanlinecache_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal scanlinecache_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_12_14_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_12_14_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_12_14_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_15_17_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_15_17_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_15_17_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_18_20_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_18_20_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_18_20_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_21_23_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_21_23_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_21_23_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_24_26_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_24_26_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_24_26_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_27_29_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_27_29_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_27_29_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_30_32_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_30_32_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_30_32_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_33_35_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_33_35_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_33_35_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_36_38_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_36_38_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_36_38_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_39_41_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_39_41_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_39_41_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_42_44_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_42_44_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_42_44_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_45_47_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_45_47_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_45_47_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_48_50_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_48_50_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_48_50_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_51_53_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_51_53_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_51_53_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_54_56_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_54_56_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_54_56_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_57_59_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_57_59_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_57_59_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_60_62_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_60_62_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_60_62_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_63_63_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal scanlinecache_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal scanlinecache_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal scanlinecache_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_12_14_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_12_14_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_12_14_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_15_17_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_15_17_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_15_17_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_18_20_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_18_20_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_18_20_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_21_23_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_21_23_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_21_23_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_24_26_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_24_26_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_24_26_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_27_29_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_27_29_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_27_29_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_30_32_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_30_32_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_30_32_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_33_35_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_33_35_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_33_35_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_36_38_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_36_38_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_36_38_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_39_41_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_39_41_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_39_41_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_42_44_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_42_44_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_42_44_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_45_47_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_45_47_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_45_47_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_48_50_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_48_50_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_48_50_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_51_53_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_51_53_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_51_53_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_54_56_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_54_56_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_54_56_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_57_59_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_57_59_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_57_59_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_60_62_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_60_62_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_60_62_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_63_63_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal scanlinecache_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal scanlinecache_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal scanlinecache_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_30_32_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_30_32_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_30_32_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_33_35_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_33_35_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_33_35_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_36_38_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_36_38_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_36_38_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_39_41_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_39_41_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_39_41_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_42_44_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_42_44_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_42_44_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_45_47_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_45_47_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_45_47_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_48_50_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_48_50_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_48_50_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_51_53_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_51_53_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_51_53_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_54_56_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_54_56_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_54_56_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_57_59_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_57_59_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_57_59_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_60_62_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_60_62_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_60_62_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_63_63_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal scanlinecache_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal scanlinecache_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal scanlinecache_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal scanlinedin : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \scanlinedin[63]_i_1_n_0\ : STD_LOGIC;
  signal \scanlinedin__0\ : STD_LOGIC;
  signal scanlinedout : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal scanlinepre : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of scanlinepre : signal is "true";
  signal scanlinera : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scanlinewa : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal scanlinewe : STD_LOGIC;
  signal scanoffset : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal scanoffset1 : STD_LOGIC;
  signal \scanoffset[0]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[10]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[11]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[12]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[13]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[14]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[15]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[16]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[17]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[18]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[19]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[1]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[20]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[21]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[22]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[23]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[24]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[25]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[26]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[27]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[28]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[29]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[2]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[30]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[31]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[31]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset[31]_i_5_n_0\ : STD_LOGIC;
  signal \scanoffset[31]_i_6_n_0\ : STD_LOGIC;
  signal \scanoffset[31]_i_7_n_0\ : STD_LOGIC;
  signal \scanoffset[3]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[4]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[5]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[6]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[7]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[8]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[9]_i_1_n_0\ : STD_LOGIC;
  signal \scanoffset[9]_i_3_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[13]_i_2_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[21]_i_2_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[29]_i_2_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \scanoffset_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal scanpixel : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of scanpixel : signal is "true";
  signal scanpixelpre : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute async_reg of scanpixelpre : signal is "true";
  signal \scanstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_2_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_3_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_4_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_5_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_6_n_0\ : STD_LOGIC;
  signal \scanstate[0]_i_7_n_0\ : STD_LOGIC;
  signal \scanstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \scanstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \scanstate[1]_i_3_n_0\ : STD_LOGIC;
  signal \scanstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \scanstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \scanstate_reg_n_0_[1]\ : STD_LOGIC;
  signal \scanstate_reg_n_0_[2]\ : STD_LOGIC;
  signal scanwidth : STD_LOGIC;
  signal tmds : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmds_clock : STD_LOGIC;
  signal video_x : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal video_y : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vpucmd : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \vpucmd__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal vpucommandinterface_n_32 : STD_LOGIC;
  signal vpucommandinterface_n_39 : STD_LOGIC;
  signal vpucommandinterface_n_40 : STD_LOGIC;
  signal vpucommandinterface_n_41 : STD_LOGIC;
  signal vpucommandinterface_n_42 : STD_LOGIC;
  signal vpucommandinterface_n_43 : STD_LOGIC;
  signal vpucommandinterface_n_44 : STD_LOGIC;
  signal vpucommandinterface_n_45 : STD_LOGIC;
  signal vpucommandinterface_n_46 : STD_LOGIC;
  signal vpufifodout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_paletteentries_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_paletteentries_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_30_32_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_33_35_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_36_38_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_39_41_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_42_44_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_45_47_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_48_50_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_51_53_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_54_56_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_57_59_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_60_62_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_63_63_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_scanlinecache_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_scanoffset_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_scanoffset_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_scanoffset_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of aresetnA_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aresetnA_reg : label is "yes";
  attribute ASYNC_REG_boolean of aresetnB_reg : label is std.standard.true;
  attribute KEEP of aresetnB_reg : label is "yes";
  attribute ASYNC_REG_boolean of blanktoggle_reg : label is std.standard.true;
  attribute KEEP of blanktoggle_reg : label is "yes";
  attribute ASYNC_REG_boolean of blanktogglepre_reg : label is std.standard.true;
  attribute KEEP of blanktogglepre_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \burststate[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \burststate[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \burststate[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \burststate[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \burststate[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \burststate[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \burststate[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \burststate[8]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \burststate[9]_i_3\ : label is "soft_lutpair136";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of obufds_clock : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of obufds_clock : label is "DONT_CARE";
  attribute BOX_TYPE of \obufds_gen[0].obufds\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \obufds_gen[0].obufds\ : label is "DONT_CARE";
  attribute BOX_TYPE of \obufds_gen[1].obufds\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \obufds_gen[1].obufds\ : label is "DONT_CARE";
  attribute BOX_TYPE of \obufds_gen[2].obufds\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \obufds_gen[2].obufds\ : label is "DONT_CARE";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of paletteentries_reg_0_63_0_2 : label is 3072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of paletteentries_reg_0_63_0_2 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of paletteentries_reg_0_63_0_2 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of paletteentries_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of paletteentries_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of paletteentries_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of paletteentries_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of paletteentries_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of paletteentries_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_0_63_3_5 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_0_63_3_5 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_0_63_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of paletteentries_reg_0_63_3_5 : label is 63;
  attribute ram_offset of paletteentries_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of paletteentries_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_0_63_6_8 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_0_63_6_8 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_0_63_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of paletteentries_reg_0_63_6_8 : label is 63;
  attribute ram_offset of paletteentries_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of paletteentries_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_0_63_9_11 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_0_63_9_11 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_0_63_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of paletteentries_reg_0_63_9_11 : label is 63;
  attribute ram_offset of paletteentries_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of paletteentries_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_128_191_0_2 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_128_191_0_2 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_128_191_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of paletteentries_reg_128_191_0_2 : label is 191;
  attribute ram_offset of paletteentries_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of paletteentries_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_128_191_3_5 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_128_191_3_5 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_128_191_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of paletteentries_reg_128_191_3_5 : label is 191;
  attribute ram_offset of paletteentries_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of paletteentries_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_128_191_6_8 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_128_191_6_8 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_128_191_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of paletteentries_reg_128_191_6_8 : label is 191;
  attribute ram_offset of paletteentries_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of paletteentries_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_128_191_9_11 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_128_191_9_11 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_128_191_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of paletteentries_reg_128_191_9_11 : label is 191;
  attribute ram_offset of paletteentries_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of paletteentries_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_192_255_0_2 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_192_255_0_2 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_192_255_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of paletteentries_reg_192_255_0_2 : label is 255;
  attribute ram_offset of paletteentries_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of paletteentries_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_192_255_3_5 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_192_255_3_5 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_192_255_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of paletteentries_reg_192_255_3_5 : label is 255;
  attribute ram_offset of paletteentries_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of paletteentries_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_192_255_6_8 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_192_255_6_8 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_192_255_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of paletteentries_reg_192_255_6_8 : label is 255;
  attribute ram_offset of paletteentries_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of paletteentries_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_192_255_9_11 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_192_255_9_11 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_192_255_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of paletteentries_reg_192_255_9_11 : label is 255;
  attribute ram_offset of paletteentries_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of paletteentries_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_64_127_0_2 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_64_127_0_2 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_64_127_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of paletteentries_reg_64_127_0_2 : label is 127;
  attribute ram_offset of paletteentries_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of paletteentries_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_64_127_3_5 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_64_127_3_5 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_64_127_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of paletteentries_reg_64_127_3_5 : label is 127;
  attribute ram_offset of paletteentries_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of paletteentries_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_64_127_6_8 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_64_127_6_8 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_64_127_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of paletteentries_reg_64_127_6_8 : label is 127;
  attribute ram_offset of paletteentries_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of paletteentries_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of paletteentries_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of paletteentries_reg_64_127_9_11 : label is 3072;
  attribute RTL_RAM_NAME of paletteentries_reg_64_127_9_11 : label is "videomodule/paletteentries_reg";
  attribute RTL_RAM_STYLE of paletteentries_reg_64_127_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of paletteentries_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of paletteentries_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of paletteentries_reg_64_127_9_11 : label is 127;
  attribute ram_offset of paletteentries_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of paletteentries_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of paletteentries_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rdata_cnt[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata_cnt[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata_cnt[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata_cnt[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata_cnt[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rdata_cnt[7]_i_2\ : label is "soft_lutpair137";
  attribute ASYNC_REG_boolean of rst25n_reg : label is std.standard.true;
  attribute KEEP of rst25n_reg : label is "yes";
  attribute SOFT_HLUTNM of s_axi_arvalid_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of s_axi_rready_i_2 : label is "soft_lutpair133";
  attribute ASYNC_REG_boolean of \scanline_reg[0]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[1]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[2]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[3]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[4]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[5]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[6]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[7]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[8]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanline_reg[9]\ : label is std.standard.true;
  attribute KEEP of \scanline_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_0_2 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_0_2 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_0_2 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end of scanlinecache_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_12_14 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_12_14 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_12_14 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_12_14 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of scanlinecache_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_15_17 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_15_17 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_15_17 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_15_17 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of scanlinecache_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_18_20 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_18_20 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_18_20 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_18_20 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of scanlinecache_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_21_23 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_21_23 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_21_23 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_21_23 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of scanlinecache_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_24_26 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_24_26 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_24_26 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_24_26 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of scanlinecache_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_27_29 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_27_29 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_27_29 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_27_29 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of scanlinecache_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_30_32 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_30_32 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_30_32 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_30_32 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_30_32 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_30_32 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_30_32 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_30_32 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_30_32 : label is 30;
  attribute ram_slice_end of scanlinecache_reg_0_63_30_32 : label is 32;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_33_35 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_33_35 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_33_35 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_33_35 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_33_35 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_33_35 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_33_35 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_33_35 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_33_35 : label is 33;
  attribute ram_slice_end of scanlinecache_reg_0_63_33_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_36_38 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_36_38 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_36_38 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_36_38 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_36_38 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_36_38 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_36_38 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_36_38 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_36_38 : label is 36;
  attribute ram_slice_end of scanlinecache_reg_0_63_36_38 : label is 38;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_39_41 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_39_41 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_39_41 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_39_41 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_39_41 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_39_41 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_39_41 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_39_41 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_39_41 : label is 39;
  attribute ram_slice_end of scanlinecache_reg_0_63_39_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_3_5 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_3_5 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_3_5 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of scanlinecache_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_42_44 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_42_44 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_42_44 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_42_44 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_42_44 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_42_44 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_42_44 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_42_44 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_42_44 : label is 42;
  attribute ram_slice_end of scanlinecache_reg_0_63_42_44 : label is 44;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_45_47 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_45_47 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_45_47 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_45_47 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_45_47 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_45_47 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_45_47 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_45_47 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_45_47 : label is 45;
  attribute ram_slice_end of scanlinecache_reg_0_63_45_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_48_50 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_48_50 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_48_50 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_48_50 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_48_50 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_48_50 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_48_50 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_48_50 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_48_50 : label is 48;
  attribute ram_slice_end of scanlinecache_reg_0_63_48_50 : label is 50;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_51_53 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_51_53 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_51_53 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_51_53 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_51_53 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_51_53 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_51_53 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_51_53 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_51_53 : label is 51;
  attribute ram_slice_end of scanlinecache_reg_0_63_51_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_54_56 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_54_56 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_54_56 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_54_56 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_54_56 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_54_56 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_54_56 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_54_56 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_54_56 : label is 54;
  attribute ram_slice_end of scanlinecache_reg_0_63_54_56 : label is 56;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_57_59 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_57_59 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_57_59 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_57_59 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_57_59 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_57_59 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_57_59 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_57_59 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_57_59 : label is 57;
  attribute ram_slice_end of scanlinecache_reg_0_63_57_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_60_62 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_60_62 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_60_62 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_60_62 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_60_62 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_60_62 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_60_62 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_60_62 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_60_62 : label is 60;
  attribute ram_slice_end of scanlinecache_reg_0_63_60_62 : label is 62;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_63_63 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_63_63 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_63_63 : label is "videomodule/videocoreInst/scanlinecache_reg_0_63_63_63";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_63_63 : label is "NONE";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_63_63 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_63_63 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_63_63 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_63_63 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_63_63 : label is 63;
  attribute ram_slice_end of scanlinecache_reg_0_63_63_63 : label is 63;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_6_8 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_6_8 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_6_8 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of scanlinecache_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_0_63_9_11 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_0_63_9_11 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_0_63_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of scanlinecache_reg_0_63_9_11 : label is 63;
  attribute ram_offset of scanlinecache_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of scanlinecache_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_0_2 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_0_2 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_0_2 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_0_2 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of scanlinecache_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_12_14 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_12_14 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_12_14 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_12_14 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_12_14 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_12_14 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_12_14 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_12_14 : label is 12;
  attribute ram_slice_end of scanlinecache_reg_128_191_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_15_17 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_15_17 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_15_17 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_15_17 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_15_17 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_15_17 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_15_17 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_15_17 : label is 15;
  attribute ram_slice_end of scanlinecache_reg_128_191_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_18_20 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_18_20 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_18_20 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_18_20 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_18_20 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_18_20 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_18_20 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_18_20 : label is 18;
  attribute ram_slice_end of scanlinecache_reg_128_191_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_21_23 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_21_23 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_21_23 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_21_23 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_21_23 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_21_23 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_21_23 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_21_23 : label is 21;
  attribute ram_slice_end of scanlinecache_reg_128_191_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_24_26 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_24_26 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_24_26 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_24_26 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_24_26 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_24_26 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_24_26 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_24_26 : label is 24;
  attribute ram_slice_end of scanlinecache_reg_128_191_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_27_29 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_27_29 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_27_29 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_27_29 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_27_29 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_27_29 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_27_29 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_27_29 : label is 27;
  attribute ram_slice_end of scanlinecache_reg_128_191_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_30_32 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_30_32 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_30_32 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_30_32 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_30_32 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_30_32 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_30_32 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_30_32 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_30_32 : label is 30;
  attribute ram_slice_end of scanlinecache_reg_128_191_30_32 : label is 32;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_33_35 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_33_35 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_33_35 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_33_35 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_33_35 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_33_35 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_33_35 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_33_35 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_33_35 : label is 33;
  attribute ram_slice_end of scanlinecache_reg_128_191_33_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_36_38 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_36_38 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_36_38 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_36_38 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_36_38 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_36_38 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_36_38 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_36_38 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_36_38 : label is 36;
  attribute ram_slice_end of scanlinecache_reg_128_191_36_38 : label is 38;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_39_41 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_39_41 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_39_41 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_39_41 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_39_41 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_39_41 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_39_41 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_39_41 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_39_41 : label is 39;
  attribute ram_slice_end of scanlinecache_reg_128_191_39_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_3_5 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_3_5 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_3_5 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_3_5 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of scanlinecache_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_42_44 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_42_44 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_42_44 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_42_44 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_42_44 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_42_44 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_42_44 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_42_44 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_42_44 : label is 42;
  attribute ram_slice_end of scanlinecache_reg_128_191_42_44 : label is 44;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_45_47 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_45_47 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_45_47 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_45_47 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_45_47 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_45_47 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_45_47 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_45_47 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_45_47 : label is 45;
  attribute ram_slice_end of scanlinecache_reg_128_191_45_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_48_50 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_48_50 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_48_50 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_48_50 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_48_50 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_48_50 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_48_50 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_48_50 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_48_50 : label is 48;
  attribute ram_slice_end of scanlinecache_reg_128_191_48_50 : label is 50;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_51_53 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_51_53 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_51_53 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_51_53 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_51_53 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_51_53 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_51_53 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_51_53 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_51_53 : label is 51;
  attribute ram_slice_end of scanlinecache_reg_128_191_51_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_54_56 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_54_56 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_54_56 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_54_56 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_54_56 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_54_56 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_54_56 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_54_56 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_54_56 : label is 54;
  attribute ram_slice_end of scanlinecache_reg_128_191_54_56 : label is 56;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_57_59 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_57_59 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_57_59 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_57_59 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_57_59 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_57_59 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_57_59 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_57_59 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_57_59 : label is 57;
  attribute ram_slice_end of scanlinecache_reg_128_191_57_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_60_62 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_60_62 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_60_62 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_60_62 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_60_62 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_60_62 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_60_62 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_60_62 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_60_62 : label is 60;
  attribute ram_slice_end of scanlinecache_reg_128_191_60_62 : label is 62;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_63_63 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_63_63 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_63_63 : label is "videomodule/videocoreInst/scanlinecache_reg_128_191_63_63";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_63_63 : label is "NONE";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_63_63 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_63_63 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_63_63 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_63_63 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_63_63 : label is 63;
  attribute ram_slice_end of scanlinecache_reg_128_191_63_63 : label is 63;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_6_8 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_6_8 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_6_8 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_6_8 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_6_8 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of scanlinecache_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_128_191_9_11 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_128_191_9_11 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_128_191_9_11 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_128_191_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_128_191_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of scanlinecache_reg_128_191_9_11 : label is 191;
  attribute ram_offset of scanlinecache_reg_128_191_9_11 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of scanlinecache_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_0_2 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_0_2 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_0_2 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_0_2 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of scanlinecache_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_12_14 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_12_14 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_12_14 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_12_14 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_12_14 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_12_14 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_12_14 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_12_14 : label is 12;
  attribute ram_slice_end of scanlinecache_reg_192_255_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_15_17 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_15_17 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_15_17 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_15_17 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_15_17 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_15_17 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_15_17 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_15_17 : label is 15;
  attribute ram_slice_end of scanlinecache_reg_192_255_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_18_20 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_18_20 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_18_20 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_18_20 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_18_20 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_18_20 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_18_20 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_18_20 : label is 18;
  attribute ram_slice_end of scanlinecache_reg_192_255_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_21_23 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_21_23 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_21_23 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_21_23 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_21_23 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_21_23 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_21_23 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_21_23 : label is 21;
  attribute ram_slice_end of scanlinecache_reg_192_255_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_24_26 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_24_26 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_24_26 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_24_26 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_24_26 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_24_26 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_24_26 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_24_26 : label is 24;
  attribute ram_slice_end of scanlinecache_reg_192_255_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_27_29 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_27_29 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_27_29 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_27_29 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_27_29 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_27_29 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_27_29 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_27_29 : label is 27;
  attribute ram_slice_end of scanlinecache_reg_192_255_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_30_32 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_30_32 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_30_32 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_30_32 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_30_32 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_30_32 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_30_32 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_30_32 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_30_32 : label is 30;
  attribute ram_slice_end of scanlinecache_reg_192_255_30_32 : label is 32;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_33_35 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_33_35 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_33_35 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_33_35 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_33_35 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_33_35 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_33_35 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_33_35 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_33_35 : label is 33;
  attribute ram_slice_end of scanlinecache_reg_192_255_33_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_36_38 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_36_38 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_36_38 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_36_38 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_36_38 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_36_38 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_36_38 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_36_38 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_36_38 : label is 36;
  attribute ram_slice_end of scanlinecache_reg_192_255_36_38 : label is 38;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_39_41 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_39_41 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_39_41 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_39_41 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_39_41 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_39_41 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_39_41 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_39_41 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_39_41 : label is 39;
  attribute ram_slice_end of scanlinecache_reg_192_255_39_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_3_5 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_3_5 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_3_5 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_3_5 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of scanlinecache_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_42_44 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_42_44 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_42_44 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_42_44 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_42_44 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_42_44 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_42_44 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_42_44 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_42_44 : label is 42;
  attribute ram_slice_end of scanlinecache_reg_192_255_42_44 : label is 44;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_45_47 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_45_47 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_45_47 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_45_47 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_45_47 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_45_47 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_45_47 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_45_47 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_45_47 : label is 45;
  attribute ram_slice_end of scanlinecache_reg_192_255_45_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_48_50 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_48_50 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_48_50 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_48_50 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_48_50 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_48_50 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_48_50 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_48_50 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_48_50 : label is 48;
  attribute ram_slice_end of scanlinecache_reg_192_255_48_50 : label is 50;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_51_53 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_51_53 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_51_53 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_51_53 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_51_53 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_51_53 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_51_53 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_51_53 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_51_53 : label is 51;
  attribute ram_slice_end of scanlinecache_reg_192_255_51_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_54_56 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_54_56 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_54_56 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_54_56 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_54_56 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_54_56 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_54_56 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_54_56 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_54_56 : label is 54;
  attribute ram_slice_end of scanlinecache_reg_192_255_54_56 : label is 56;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_57_59 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_57_59 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_57_59 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_57_59 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_57_59 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_57_59 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_57_59 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_57_59 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_57_59 : label is 57;
  attribute ram_slice_end of scanlinecache_reg_192_255_57_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_60_62 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_60_62 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_60_62 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_60_62 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_60_62 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_60_62 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_60_62 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_60_62 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_60_62 : label is 60;
  attribute ram_slice_end of scanlinecache_reg_192_255_60_62 : label is 62;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_63_63 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_63_63 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_63_63 : label is "videomodule/videocoreInst/scanlinecache_reg_192_255_63_63";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_63_63 : label is "NONE";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_63_63 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_63_63 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_63_63 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_63_63 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_63_63 : label is 63;
  attribute ram_slice_end of scanlinecache_reg_192_255_63_63 : label is 63;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_6_8 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_6_8 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_6_8 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_6_8 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_6_8 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of scanlinecache_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_192_255_9_11 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_192_255_9_11 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_192_255_9_11 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_192_255_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_192_255_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of scanlinecache_reg_192_255_9_11 : label is 255;
  attribute ram_offset of scanlinecache_reg_192_255_9_11 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of scanlinecache_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_0_2 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_0_2 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_0_2 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_0_2 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of scanlinecache_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_12_14 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_12_14 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_12_14 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_12_14 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of scanlinecache_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_15_17 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_15_17 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_15_17 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_15_17 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of scanlinecache_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_18_20 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_18_20 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_18_20 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_18_20 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of scanlinecache_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_21_23 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_21_23 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_21_23 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_21_23 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of scanlinecache_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_24_26 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_24_26 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_24_26 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_24_26 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of scanlinecache_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_27_29 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_27_29 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_27_29 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_27_29 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of scanlinecache_reg_64_127_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_30_32 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_30_32 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_30_32 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_30_32 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_30_32 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_30_32 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_30_32 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_30_32 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_30_32 : label is 30;
  attribute ram_slice_end of scanlinecache_reg_64_127_30_32 : label is 32;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_33_35 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_33_35 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_33_35 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_33_35 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_33_35 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_33_35 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_33_35 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_33_35 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_33_35 : label is 33;
  attribute ram_slice_end of scanlinecache_reg_64_127_33_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_36_38 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_36_38 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_36_38 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_36_38 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_36_38 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_36_38 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_36_38 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_36_38 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_36_38 : label is 36;
  attribute ram_slice_end of scanlinecache_reg_64_127_36_38 : label is 38;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_39_41 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_39_41 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_39_41 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_39_41 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_39_41 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_39_41 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_39_41 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_39_41 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_39_41 : label is 39;
  attribute ram_slice_end of scanlinecache_reg_64_127_39_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_3_5 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_3_5 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_3_5 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_3_5 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of scanlinecache_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_42_44 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_42_44 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_42_44 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_42_44 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_42_44 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_42_44 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_42_44 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_42_44 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_42_44 : label is 42;
  attribute ram_slice_end of scanlinecache_reg_64_127_42_44 : label is 44;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_45_47 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_45_47 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_45_47 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_45_47 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_45_47 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_45_47 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_45_47 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_45_47 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_45_47 : label is 45;
  attribute ram_slice_end of scanlinecache_reg_64_127_45_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_48_50 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_48_50 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_48_50 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_48_50 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_48_50 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_48_50 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_48_50 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_48_50 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_48_50 : label is 48;
  attribute ram_slice_end of scanlinecache_reg_64_127_48_50 : label is 50;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_51_53 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_51_53 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_51_53 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_51_53 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_51_53 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_51_53 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_51_53 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_51_53 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_51_53 : label is 51;
  attribute ram_slice_end of scanlinecache_reg_64_127_51_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_54_56 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_54_56 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_54_56 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_54_56 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_54_56 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_54_56 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_54_56 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_54_56 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_54_56 : label is 54;
  attribute ram_slice_end of scanlinecache_reg_64_127_54_56 : label is 56;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_57_59 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_57_59 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_57_59 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_57_59 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_57_59 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_57_59 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_57_59 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_57_59 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_57_59 : label is 57;
  attribute ram_slice_end of scanlinecache_reg_64_127_57_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_60_62 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_60_62 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_60_62 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_60_62 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_60_62 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_60_62 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_60_62 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_60_62 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_60_62 : label is 60;
  attribute ram_slice_end of scanlinecache_reg_64_127_60_62 : label is 62;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_63_63 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_63_63 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_63_63 : label is "videomodule/videocoreInst/scanlinecache_reg_64_127_63_63";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_63_63 : label is "NONE";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_63_63 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_63_63 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_63_63 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_63_63 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_63_63 : label is 63;
  attribute ram_slice_end of scanlinecache_reg_64_127_63_63 : label is 63;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_6_8 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_6_8 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_6_8 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_6_8 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of scanlinecache_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of scanlinecache_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of scanlinecache_reg_64_127_9_11 : label is 16384;
  attribute RTL_RAM_NAME of scanlinecache_reg_64_127_9_11 : label is "videomodule/scanlinecache_reg";
  attribute RTL_RAM_STYLE of scanlinecache_reg_64_127_9_11 : label is "auto";
  attribute RTL_RAM_TYPE of scanlinecache_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of scanlinecache_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of scanlinecache_reg_64_127_9_11 : label is 127;
  attribute ram_offset of scanlinecache_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of scanlinecache_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of scanlinecache_reg_64_127_9_11 : label is 11;
  attribute ASYNC_REG_boolean of \scanlinepre_reg[0]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[1]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[2]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[3]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[4]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[5]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[6]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[7]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[8]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanlinepre_reg[9]\ : label is std.standard.true;
  attribute KEEP of \scanlinepre_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \scanoffset[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \scanoffset[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scanoffset[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scanoffset[12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scanoffset[13]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scanoffset[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \scanoffset[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \scanoffset[16]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \scanoffset[17]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \scanoffset[18]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \scanoffset[19]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \scanoffset[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \scanoffset[20]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \scanoffset[21]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \scanoffset[22]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \scanoffset[23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \scanoffset[24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \scanoffset[25]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \scanoffset[26]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \scanoffset[27]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \scanoffset[28]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \scanoffset[29]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \scanoffset[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \scanoffset[30]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \scanoffset[31]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \scanoffset[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \scanoffset[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scanoffset[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scanoffset[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scanoffset[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scanoffset[8]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \scanoffset[9]_i_1\ : label is "soft_lutpair149";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \scanoffset_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[21]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[25]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[29]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \scanoffset_reg[9]_i_2\ : label is 35;
  attribute ASYNC_REG_boolean of \scanpixel_reg[0]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[1]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[2]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[3]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[4]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[5]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[6]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[7]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[8]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixel_reg[9]\ : label is std.standard.true;
  attribute KEEP of \scanpixel_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[0]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[1]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[2]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[3]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[4]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[5]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[6]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[7]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[8]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \scanpixelpre_reg[9]\ : label is std.standard.true;
  attribute KEEP of \scanpixelpre_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \scanstate[0]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \scanstate[0]_i_7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \scanstate[2]_i_1\ : label is "soft_lutpair136";
begin
  m_axi_arvalid <= \^m_axi_arvalid\;
  m_axi_rready <= \^m_axi_rready\;
HDMIInst: entity work.blockone_videomodule_0_0_hdmi
     port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      Q(11 downto 0) => paletteout(11 downto 0),
      SR(0) => HDMIInst_n_96,
      aclk(47 downto 36) => scanlinedout(59 downto 48),
      aclk(35 downto 24) => scanlinedout(43 downto 32),
      aclk(23 downto 12) => scanlinedout(27 downto 16),
      aclk(11 downto 0) => scanlinedout(11 downto 0),
      audioSampleInputLR(31 downto 0) => audioSampleInputLR(31 downto 0),
      audiosampleclk => audiosampleclk,
      blankt => blankt,
      cx(9 downto 0) => video_x(9 downto 0),
      \cx_reg[0]_0\ => HDMIInst_n_93,
      \cx_reg[1]_0\ => HDMIInst_n_94,
      \cx_reg[1]_1\ => HDMIInst_n_95,
      \cx_reg[7]_0\(5 downto 0) => scanlinera(5 downto 0),
      \cx_reg[9]_0\ => HDMIInst_n_92,
      cy(9 downto 0) => video_y(9 downto 0),
      \out\ => rst25n,
      p_0_out(1 downto 0) => p_0_out(1 downto 0),
      paletteentries_reg_0_63_0_2_i_10_0 => scanlinecache_reg_192_255_45_47_n_0,
      paletteentries_reg_0_63_0_2_i_10_1 => scanlinecache_reg_128_191_45_47_n_0,
      paletteentries_reg_0_63_0_2_i_10_2 => scanlinecache_reg_64_127_45_47_n_0,
      paletteentries_reg_0_63_0_2_i_10_3 => scanlinecache_reg_0_63_45_47_n_0,
      paletteentries_reg_0_63_0_2_i_10_4 => scanlinecache_reg_192_255_60_62_n_1,
      paletteentries_reg_0_63_0_2_i_10_5 => scanlinecache_reg_128_191_60_62_n_1,
      paletteentries_reg_0_63_0_2_i_10_6 => scanlinecache_reg_64_127_60_62_n_1,
      paletteentries_reg_0_63_0_2_i_10_7 => scanlinecache_reg_0_63_60_62_n_1,
      paletteentries_reg_0_63_0_2_i_11_0 => scanlinecache_reg_192_255_12_14_n_0,
      paletteentries_reg_0_63_0_2_i_11_1 => scanlinecache_reg_128_191_12_14_n_0,
      paletteentries_reg_0_63_0_2_i_11_2 => scanlinecache_reg_64_127_12_14_n_0,
      paletteentries_reg_0_63_0_2_i_11_3 => scanlinecache_reg_0_63_12_14_n_0,
      paletteentries_reg_0_63_0_2_i_11_4 => scanlinecache_reg_192_255_27_29_n_1,
      paletteentries_reg_0_63_0_2_i_11_5 => scanlinecache_reg_128_191_27_29_n_1,
      paletteentries_reg_0_63_0_2_i_11_6 => scanlinecache_reg_64_127_27_29_n_1,
      paletteentries_reg_0_63_0_2_i_11_7 => scanlinecache_reg_0_63_27_29_n_1,
      paletteentries_reg_0_63_0_2_i_12_0 => scanlinecache_reg_192_255_42_44_n_2,
      paletteentries_reg_0_63_0_2_i_12_1 => scanlinecache_reg_128_191_42_44_n_2,
      paletteentries_reg_0_63_0_2_i_12_2 => scanlinecache_reg_64_127_42_44_n_2,
      paletteentries_reg_0_63_0_2_i_12_3 => scanlinecache_reg_0_63_42_44_n_2,
      paletteentries_reg_0_63_0_2_i_12_4 => scanlinecache_reg_192_255_60_62_n_0,
      paletteentries_reg_0_63_0_2_i_12_5 => scanlinecache_reg_128_191_60_62_n_0,
      paletteentries_reg_0_63_0_2_i_12_6 => scanlinecache_reg_64_127_60_62_n_0,
      paletteentries_reg_0_63_0_2_i_12_7 => scanlinecache_reg_0_63_60_62_n_0,
      paletteentries_reg_0_63_0_2_i_9_0 => scanlinecache_reg_192_255_12_14_n_1,
      paletteentries_reg_0_63_0_2_i_9_1 => scanlinecache_reg_128_191_12_14_n_1,
      paletteentries_reg_0_63_0_2_i_9_2 => scanlinecache_reg_64_127_12_14_n_1,
      paletteentries_reg_0_63_0_2_i_9_3 => scanlinecache_reg_0_63_12_14_n_1,
      paletteentries_reg_0_63_0_2_i_9_4 => scanlinecache_reg_192_255_27_29_n_2,
      paletteentries_reg_0_63_0_2_i_9_5 => scanlinecache_reg_128_191_27_29_n_2,
      paletteentries_reg_0_63_0_2_i_9_6 => scanlinecache_reg_64_127_27_29_n_2,
      paletteentries_reg_0_63_0_2_i_9_7 => scanlinecache_reg_0_63_27_29_n_2,
      paletteout0(11 downto 0) => paletteout0(11 downto 0),
      \paletteout[0]_i_3\ => scanlinecache_reg_192_255_0_2_n_0,
      \paletteout[0]_i_3_0\ => scanlinecache_reg_128_191_0_2_n_0,
      \paletteout[0]_i_3_1\ => scanlinecache_reg_64_127_0_2_n_0,
      \paletteout[0]_i_3_10\ => scanlinecache_reg_0_63_30_32_n_2,
      \paletteout[0]_i_3_11\ => scanlinecache_reg_192_255_48_50_n_0,
      \paletteout[0]_i_3_12\ => scanlinecache_reg_128_191_48_50_n_0,
      \paletteout[0]_i_3_13\ => scanlinecache_reg_64_127_48_50_n_0,
      \paletteout[0]_i_3_14\ => scanlinecache_reg_0_63_48_50_n_0,
      \paletteout[0]_i_3_2\ => scanlinecache_reg_0_63_0_2_n_0,
      \paletteout[0]_i_3_3\ => scanlinecache_reg_192_255_15_17_n_1,
      \paletteout[0]_i_3_4\ => scanlinecache_reg_128_191_15_17_n_1,
      \paletteout[0]_i_3_5\ => scanlinecache_reg_64_127_15_17_n_1,
      \paletteout[0]_i_3_6\ => scanlinecache_reg_0_63_15_17_n_1,
      \paletteout[0]_i_3_7\ => scanlinecache_reg_192_255_30_32_n_2,
      \paletteout[0]_i_3_8\ => scanlinecache_reg_128_191_30_32_n_2,
      \paletteout[0]_i_3_9\ => scanlinecache_reg_64_127_30_32_n_2,
      \paletteout[10]_i_3\ => scanlinecache_reg_192_255_9_11_n_1,
      \paletteout[10]_i_3_0\ => scanlinecache_reg_128_191_9_11_n_1,
      \paletteout[10]_i_3_1\ => scanlinecache_reg_64_127_9_11_n_1,
      \paletteout[10]_i_3_10\ => scanlinecache_reg_0_63_42_44_n_0,
      \paletteout[10]_i_3_11\ => scanlinecache_reg_192_255_57_59_n_1,
      \paletteout[10]_i_3_12\ => scanlinecache_reg_128_191_57_59_n_1,
      \paletteout[10]_i_3_13\ => scanlinecache_reg_64_127_57_59_n_1,
      \paletteout[10]_i_3_14\ => scanlinecache_reg_0_63_57_59_n_1,
      \paletteout[10]_i_3_2\ => scanlinecache_reg_0_63_9_11_n_1,
      \paletteout[10]_i_3_3\ => scanlinecache_reg_192_255_24_26_n_2,
      \paletteout[10]_i_3_4\ => scanlinecache_reg_128_191_24_26_n_2,
      \paletteout[10]_i_3_5\ => scanlinecache_reg_64_127_24_26_n_2,
      \paletteout[10]_i_3_6\ => scanlinecache_reg_0_63_24_26_n_2,
      \paletteout[10]_i_3_7\ => scanlinecache_reg_192_255_42_44_n_0,
      \paletteout[10]_i_3_8\ => scanlinecache_reg_128_191_42_44_n_0,
      \paletteout[10]_i_3_9\ => scanlinecache_reg_64_127_42_44_n_0,
      \paletteout[11]_i_14_0\ => scanlinecache_reg_192_255_15_17_n_0,
      \paletteout[11]_i_14_1\ => scanlinecache_reg_128_191_15_17_n_0,
      \paletteout[11]_i_14_2\ => scanlinecache_reg_64_127_15_17_n_0,
      \paletteout[11]_i_14_3\ => scanlinecache_reg_0_63_15_17_n_0,
      \paletteout[11]_i_14_4\ => scanlinecache_reg_192_255_30_32_n_1,
      \paletteout[11]_i_14_5\ => scanlinecache_reg_128_191_30_32_n_1,
      \paletteout[11]_i_14_6\ => scanlinecache_reg_64_127_30_32_n_1,
      \paletteout[11]_i_14_7\ => scanlinecache_reg_0_63_30_32_n_1,
      \paletteout[11]_i_15_0\ => scanlinecache_reg_192_255_45_47_n_2,
      \paletteout[11]_i_15_1\ => scanlinecache_reg_128_191_45_47_n_2,
      \paletteout[11]_i_15_2\ => scanlinecache_reg_64_127_45_47_n_2,
      \paletteout[11]_i_15_3\ => scanlinecache_reg_0_63_45_47_n_2,
      \paletteout[11]_i_15_4\ => scanlinecache_reg_192_255_63_63_n_0,
      \paletteout[11]_i_15_5\ => scanlinecache_reg_128_191_63_63_n_0,
      \paletteout[11]_i_15_6\ => scanlinecache_reg_64_127_63_63_n_0,
      \paletteout[11]_i_15_7\ => scanlinecache_reg_0_63_63_63_n_0,
      \paletteout[11]_i_16_0\ => scanlinecache_reg_192_255_12_14_n_2,
      \paletteout[11]_i_16_1\ => scanlinecache_reg_128_191_12_14_n_2,
      \paletteout[11]_i_16_2\ => scanlinecache_reg_64_127_12_14_n_2,
      \paletteout[11]_i_16_3\ => scanlinecache_reg_0_63_12_14_n_2,
      \paletteout[11]_i_16_4\ => scanlinecache_reg_192_255_30_32_n_0,
      \paletteout[11]_i_16_5\ => scanlinecache_reg_128_191_30_32_n_0,
      \paletteout[11]_i_16_6\ => scanlinecache_reg_64_127_30_32_n_0,
      \paletteout[11]_i_16_7\ => scanlinecache_reg_0_63_30_32_n_0,
      \paletteout[11]_i_17_0\ => scanlinecache_reg_192_255_45_47_n_1,
      \paletteout[11]_i_17_1\ => scanlinecache_reg_128_191_45_47_n_1,
      \paletteout[11]_i_17_2\ => scanlinecache_reg_64_127_45_47_n_1,
      \paletteout[11]_i_17_3\ => scanlinecache_reg_0_63_45_47_n_1,
      \paletteout[11]_i_17_4\ => scanlinecache_reg_192_255_60_62_n_2,
      \paletteout[11]_i_17_5\ => scanlinecache_reg_128_191_60_62_n_2,
      \paletteout[11]_i_17_6\ => scanlinecache_reg_64_127_60_62_n_2,
      \paletteout[11]_i_17_7\ => scanlinecache_reg_0_63_60_62_n_2,
      \paletteout[11]_i_3\ => scanlinecache_reg_192_255_9_11_n_2,
      \paletteout[11]_i_3_0\ => scanlinecache_reg_128_191_9_11_n_2,
      \paletteout[11]_i_3_1\ => scanlinecache_reg_64_127_9_11_n_2,
      \paletteout[11]_i_3_10\ => scanlinecache_reg_0_63_42_44_n_1,
      \paletteout[11]_i_3_11\ => scanlinecache_reg_192_255_57_59_n_2,
      \paletteout[11]_i_3_12\ => scanlinecache_reg_128_191_57_59_n_2,
      \paletteout[11]_i_3_13\ => scanlinecache_reg_64_127_57_59_n_2,
      \paletteout[11]_i_3_14\ => scanlinecache_reg_0_63_57_59_n_2,
      \paletteout[11]_i_3_2\ => scanlinecache_reg_0_63_9_11_n_2,
      \paletteout[11]_i_3_3\ => scanlinecache_reg_192_255_27_29_n_0,
      \paletteout[11]_i_3_4\ => scanlinecache_reg_128_191_27_29_n_0,
      \paletteout[11]_i_3_5\ => scanlinecache_reg_64_127_27_29_n_0,
      \paletteout[11]_i_3_6\ => scanlinecache_reg_0_63_27_29_n_0,
      \paletteout[11]_i_3_7\ => scanlinecache_reg_192_255_42_44_n_1,
      \paletteout[11]_i_3_8\ => scanlinecache_reg_128_191_42_44_n_1,
      \paletteout[11]_i_3_9\ => scanlinecache_reg_64_127_42_44_n_1,
      \paletteout[1]_i_3\ => scanlinecache_reg_192_255_0_2_n_1,
      \paletteout[1]_i_3_0\ => scanlinecache_reg_128_191_0_2_n_1,
      \paletteout[1]_i_3_1\ => scanlinecache_reg_64_127_0_2_n_1,
      \paletteout[1]_i_3_10\ => scanlinecache_reg_0_63_33_35_n_0,
      \paletteout[1]_i_3_11\ => scanlinecache_reg_192_255_48_50_n_1,
      \paletteout[1]_i_3_12\ => scanlinecache_reg_128_191_48_50_n_1,
      \paletteout[1]_i_3_13\ => scanlinecache_reg_64_127_48_50_n_1,
      \paletteout[1]_i_3_14\ => scanlinecache_reg_0_63_48_50_n_1,
      \paletteout[1]_i_3_2\ => scanlinecache_reg_0_63_0_2_n_1,
      \paletteout[1]_i_3_3\ => scanlinecache_reg_192_255_15_17_n_2,
      \paletteout[1]_i_3_4\ => scanlinecache_reg_128_191_15_17_n_2,
      \paletteout[1]_i_3_5\ => scanlinecache_reg_64_127_15_17_n_2,
      \paletteout[1]_i_3_6\ => scanlinecache_reg_0_63_15_17_n_2,
      \paletteout[1]_i_3_7\ => scanlinecache_reg_192_255_33_35_n_0,
      \paletteout[1]_i_3_8\ => scanlinecache_reg_128_191_33_35_n_0,
      \paletteout[1]_i_3_9\ => scanlinecache_reg_64_127_33_35_n_0,
      \paletteout[2]_i_3\ => scanlinecache_reg_192_255_0_2_n_2,
      \paletteout[2]_i_3_0\ => scanlinecache_reg_128_191_0_2_n_2,
      \paletteout[2]_i_3_1\ => scanlinecache_reg_64_127_0_2_n_2,
      \paletteout[2]_i_3_10\ => scanlinecache_reg_0_63_33_35_n_1,
      \paletteout[2]_i_3_11\ => scanlinecache_reg_192_255_48_50_n_2,
      \paletteout[2]_i_3_12\ => scanlinecache_reg_128_191_48_50_n_2,
      \paletteout[2]_i_3_13\ => scanlinecache_reg_64_127_48_50_n_2,
      \paletteout[2]_i_3_14\ => scanlinecache_reg_0_63_48_50_n_2,
      \paletteout[2]_i_3_2\ => scanlinecache_reg_0_63_0_2_n_2,
      \paletteout[2]_i_3_3\ => scanlinecache_reg_192_255_18_20_n_0,
      \paletteout[2]_i_3_4\ => scanlinecache_reg_128_191_18_20_n_0,
      \paletteout[2]_i_3_5\ => scanlinecache_reg_64_127_18_20_n_0,
      \paletteout[2]_i_3_6\ => scanlinecache_reg_0_63_18_20_n_0,
      \paletteout[2]_i_3_7\ => scanlinecache_reg_192_255_33_35_n_1,
      \paletteout[2]_i_3_8\ => scanlinecache_reg_128_191_33_35_n_1,
      \paletteout[2]_i_3_9\ => scanlinecache_reg_64_127_33_35_n_1,
      \paletteout[3]_i_3\ => scanlinecache_reg_192_255_3_5_n_0,
      \paletteout[3]_i_3_0\ => scanlinecache_reg_128_191_3_5_n_0,
      \paletteout[3]_i_3_1\ => scanlinecache_reg_64_127_3_5_n_0,
      \paletteout[3]_i_3_10\ => scanlinecache_reg_0_63_33_35_n_2,
      \paletteout[3]_i_3_11\ => scanlinecache_reg_192_255_51_53_n_0,
      \paletteout[3]_i_3_12\ => scanlinecache_reg_128_191_51_53_n_0,
      \paletteout[3]_i_3_13\ => scanlinecache_reg_64_127_51_53_n_0,
      \paletteout[3]_i_3_14\ => scanlinecache_reg_0_63_51_53_n_0,
      \paletteout[3]_i_3_2\ => scanlinecache_reg_0_63_3_5_n_0,
      \paletteout[3]_i_3_3\ => scanlinecache_reg_192_255_18_20_n_1,
      \paletteout[3]_i_3_4\ => scanlinecache_reg_128_191_18_20_n_1,
      \paletteout[3]_i_3_5\ => scanlinecache_reg_64_127_18_20_n_1,
      \paletteout[3]_i_3_6\ => scanlinecache_reg_0_63_18_20_n_1,
      \paletteout[3]_i_3_7\ => scanlinecache_reg_192_255_33_35_n_2,
      \paletteout[3]_i_3_8\ => scanlinecache_reg_128_191_33_35_n_2,
      \paletteout[3]_i_3_9\ => scanlinecache_reg_64_127_33_35_n_2,
      \paletteout[4]_i_3\ => scanlinecache_reg_192_255_3_5_n_1,
      \paletteout[4]_i_3_0\ => scanlinecache_reg_128_191_3_5_n_1,
      \paletteout[4]_i_3_1\ => scanlinecache_reg_64_127_3_5_n_1,
      \paletteout[4]_i_3_10\ => scanlinecache_reg_0_63_36_38_n_0,
      \paletteout[4]_i_3_11\ => scanlinecache_reg_192_255_51_53_n_1,
      \paletteout[4]_i_3_12\ => scanlinecache_reg_128_191_51_53_n_1,
      \paletteout[4]_i_3_13\ => scanlinecache_reg_64_127_51_53_n_1,
      \paletteout[4]_i_3_14\ => scanlinecache_reg_0_63_51_53_n_1,
      \paletteout[4]_i_3_2\ => scanlinecache_reg_0_63_3_5_n_1,
      \paletteout[4]_i_3_3\ => scanlinecache_reg_192_255_18_20_n_2,
      \paletteout[4]_i_3_4\ => scanlinecache_reg_128_191_18_20_n_2,
      \paletteout[4]_i_3_5\ => scanlinecache_reg_64_127_18_20_n_2,
      \paletteout[4]_i_3_6\ => scanlinecache_reg_0_63_18_20_n_2,
      \paletteout[4]_i_3_7\ => scanlinecache_reg_192_255_36_38_n_0,
      \paletteout[4]_i_3_8\ => scanlinecache_reg_128_191_36_38_n_0,
      \paletteout[4]_i_3_9\ => scanlinecache_reg_64_127_36_38_n_0,
      \paletteout[5]_i_3\ => scanlinecache_reg_192_255_3_5_n_2,
      \paletteout[5]_i_3_0\ => scanlinecache_reg_128_191_3_5_n_2,
      \paletteout[5]_i_3_1\ => scanlinecache_reg_64_127_3_5_n_2,
      \paletteout[5]_i_3_10\ => scanlinecache_reg_0_63_36_38_n_1,
      \paletteout[5]_i_3_11\ => scanlinecache_reg_192_255_51_53_n_2,
      \paletteout[5]_i_3_12\ => scanlinecache_reg_128_191_51_53_n_2,
      \paletteout[5]_i_3_13\ => scanlinecache_reg_64_127_51_53_n_2,
      \paletteout[5]_i_3_14\ => scanlinecache_reg_0_63_51_53_n_2,
      \paletteout[5]_i_3_2\ => scanlinecache_reg_0_63_3_5_n_2,
      \paletteout[5]_i_3_3\ => scanlinecache_reg_192_255_21_23_n_0,
      \paletteout[5]_i_3_4\ => scanlinecache_reg_128_191_21_23_n_0,
      \paletteout[5]_i_3_5\ => scanlinecache_reg_64_127_21_23_n_0,
      \paletteout[5]_i_3_6\ => scanlinecache_reg_0_63_21_23_n_0,
      \paletteout[5]_i_3_7\ => scanlinecache_reg_192_255_36_38_n_1,
      \paletteout[5]_i_3_8\ => scanlinecache_reg_128_191_36_38_n_1,
      \paletteout[5]_i_3_9\ => scanlinecache_reg_64_127_36_38_n_1,
      \paletteout[6]_i_3\ => scanlinecache_reg_192_255_6_8_n_0,
      \paletteout[6]_i_3_0\ => scanlinecache_reg_128_191_6_8_n_0,
      \paletteout[6]_i_3_1\ => scanlinecache_reg_64_127_6_8_n_0,
      \paletteout[6]_i_3_10\ => scanlinecache_reg_0_63_36_38_n_2,
      \paletteout[6]_i_3_11\ => scanlinecache_reg_192_255_54_56_n_0,
      \paletteout[6]_i_3_12\ => scanlinecache_reg_128_191_54_56_n_0,
      \paletteout[6]_i_3_13\ => scanlinecache_reg_64_127_54_56_n_0,
      \paletteout[6]_i_3_14\ => scanlinecache_reg_0_63_54_56_n_0,
      \paletteout[6]_i_3_2\ => scanlinecache_reg_0_63_6_8_n_0,
      \paletteout[6]_i_3_3\ => scanlinecache_reg_192_255_21_23_n_1,
      \paletteout[6]_i_3_4\ => scanlinecache_reg_128_191_21_23_n_1,
      \paletteout[6]_i_3_5\ => scanlinecache_reg_64_127_21_23_n_1,
      \paletteout[6]_i_3_6\ => scanlinecache_reg_0_63_21_23_n_1,
      \paletteout[6]_i_3_7\ => scanlinecache_reg_192_255_36_38_n_2,
      \paletteout[6]_i_3_8\ => scanlinecache_reg_128_191_36_38_n_2,
      \paletteout[6]_i_3_9\ => scanlinecache_reg_64_127_36_38_n_2,
      \paletteout[7]_i_3\ => scanlinecache_reg_192_255_6_8_n_1,
      \paletteout[7]_i_3_0\ => scanlinecache_reg_128_191_6_8_n_1,
      \paletteout[7]_i_3_1\ => scanlinecache_reg_64_127_6_8_n_1,
      \paletteout[7]_i_3_10\ => scanlinecache_reg_0_63_39_41_n_0,
      \paletteout[7]_i_3_11\ => scanlinecache_reg_192_255_54_56_n_1,
      \paletteout[7]_i_3_12\ => scanlinecache_reg_128_191_54_56_n_1,
      \paletteout[7]_i_3_13\ => scanlinecache_reg_64_127_54_56_n_1,
      \paletteout[7]_i_3_14\ => scanlinecache_reg_0_63_54_56_n_1,
      \paletteout[7]_i_3_2\ => scanlinecache_reg_0_63_6_8_n_1,
      \paletteout[7]_i_3_3\ => scanlinecache_reg_192_255_21_23_n_2,
      \paletteout[7]_i_3_4\ => scanlinecache_reg_128_191_21_23_n_2,
      \paletteout[7]_i_3_5\ => scanlinecache_reg_64_127_21_23_n_2,
      \paletteout[7]_i_3_6\ => scanlinecache_reg_0_63_21_23_n_2,
      \paletteout[7]_i_3_7\ => scanlinecache_reg_192_255_39_41_n_0,
      \paletteout[7]_i_3_8\ => scanlinecache_reg_128_191_39_41_n_0,
      \paletteout[7]_i_3_9\ => scanlinecache_reg_64_127_39_41_n_0,
      \paletteout[8]_i_3\ => scanlinecache_reg_192_255_6_8_n_2,
      \paletteout[8]_i_3_0\ => scanlinecache_reg_128_191_6_8_n_2,
      \paletteout[8]_i_3_1\ => scanlinecache_reg_64_127_6_8_n_2,
      \paletteout[8]_i_3_10\ => scanlinecache_reg_0_63_39_41_n_1,
      \paletteout[8]_i_3_11\ => scanlinecache_reg_192_255_54_56_n_2,
      \paletteout[8]_i_3_12\ => scanlinecache_reg_128_191_54_56_n_2,
      \paletteout[8]_i_3_13\ => scanlinecache_reg_64_127_54_56_n_2,
      \paletteout[8]_i_3_14\ => scanlinecache_reg_0_63_54_56_n_2,
      \paletteout[8]_i_3_2\ => scanlinecache_reg_0_63_6_8_n_2,
      \paletteout[8]_i_3_3\ => scanlinecache_reg_192_255_24_26_n_0,
      \paletteout[8]_i_3_4\ => scanlinecache_reg_128_191_24_26_n_0,
      \paletteout[8]_i_3_5\ => scanlinecache_reg_64_127_24_26_n_0,
      \paletteout[8]_i_3_6\ => scanlinecache_reg_0_63_24_26_n_0,
      \paletteout[8]_i_3_7\ => scanlinecache_reg_192_255_39_41_n_1,
      \paletteout[8]_i_3_8\ => scanlinecache_reg_128_191_39_41_n_1,
      \paletteout[8]_i_3_9\ => scanlinecache_reg_64_127_39_41_n_1,
      \paletteout[9]_i_3\ => scanlinecache_reg_192_255_9_11_n_0,
      \paletteout[9]_i_3_0\ => scanlinecache_reg_128_191_9_11_n_0,
      \paletteout[9]_i_3_1\ => scanlinecache_reg_64_127_9_11_n_0,
      \paletteout[9]_i_3_10\ => scanlinecache_reg_0_63_39_41_n_2,
      \paletteout[9]_i_3_11\ => scanlinecache_reg_192_255_57_59_n_0,
      \paletteout[9]_i_3_12\ => scanlinecache_reg_128_191_57_59_n_0,
      \paletteout[9]_i_3_13\ => scanlinecache_reg_64_127_57_59_n_0,
      \paletteout[9]_i_3_14\ => scanlinecache_reg_0_63_57_59_n_0,
      \paletteout[9]_i_3_2\ => scanlinecache_reg_0_63_9_11_n_0,
      \paletteout[9]_i_3_3\ => scanlinecache_reg_192_255_24_26_n_1,
      \paletteout[9]_i_3_4\ => scanlinecache_reg_128_191_24_26_n_1,
      \paletteout[9]_i_3_5\ => scanlinecache_reg_64_127_24_26_n_1,
      \paletteout[9]_i_3_6\ => scanlinecache_reg_0_63_24_26_n_1,
      \paletteout[9]_i_3_7\ => scanlinecache_reg_192_255_39_41_n_2,
      \paletteout[9]_i_3_8\ => scanlinecache_reg_128_191_39_41_n_2,
      \paletteout[9]_i_3_9\ => scanlinecache_reg_64_127_39_41_n_2,
      \paletteout_reg[0]\ => paletteentries_reg_192_255_0_2_n_0,
      \paletteout_reg[0]_0\ => paletteentries_reg_128_191_0_2_n_0,
      \paletteout_reg[0]_1\ => paletteentries_reg_64_127_0_2_n_0,
      \paletteout_reg[0]_2\ => paletteentries_reg_0_63_0_2_n_0,
      \paletteout_reg[10]\ => paletteentries_reg_192_255_9_11_n_1,
      \paletteout_reg[10]_0\ => paletteentries_reg_128_191_9_11_n_1,
      \paletteout_reg[10]_1\ => paletteentries_reg_64_127_9_11_n_1,
      \paletteout_reg[10]_2\ => paletteentries_reg_0_63_9_11_n_1,
      \paletteout_reg[11]\ => paletteentries_reg_192_255_9_11_n_2,
      \paletteout_reg[11]_0\ => paletteentries_reg_128_191_9_11_n_2,
      \paletteout_reg[11]_1\ => paletteentries_reg_64_127_9_11_n_2,
      \paletteout_reg[11]_2\ => paletteentries_reg_0_63_9_11_n_2,
      \paletteout_reg[1]\ => paletteentries_reg_192_255_0_2_n_1,
      \paletteout_reg[1]_0\ => paletteentries_reg_128_191_0_2_n_1,
      \paletteout_reg[1]_1\ => paletteentries_reg_64_127_0_2_n_1,
      \paletteout_reg[1]_2\ => paletteentries_reg_0_63_0_2_n_1,
      \paletteout_reg[2]\ => paletteentries_reg_192_255_0_2_n_2,
      \paletteout_reg[2]_0\ => paletteentries_reg_128_191_0_2_n_2,
      \paletteout_reg[2]_1\ => paletteentries_reg_64_127_0_2_n_2,
      \paletteout_reg[2]_2\ => paletteentries_reg_0_63_0_2_n_2,
      \paletteout_reg[3]\ => paletteentries_reg_192_255_3_5_n_0,
      \paletteout_reg[3]_0\ => paletteentries_reg_128_191_3_5_n_0,
      \paletteout_reg[3]_1\ => paletteentries_reg_64_127_3_5_n_0,
      \paletteout_reg[3]_2\ => paletteentries_reg_0_63_3_5_n_0,
      \paletteout_reg[4]\ => paletteentries_reg_192_255_3_5_n_1,
      \paletteout_reg[4]_0\ => paletteentries_reg_128_191_3_5_n_1,
      \paletteout_reg[4]_1\ => paletteentries_reg_64_127_3_5_n_1,
      \paletteout_reg[4]_2\ => paletteentries_reg_0_63_3_5_n_1,
      \paletteout_reg[5]\ => paletteentries_reg_192_255_3_5_n_2,
      \paletteout_reg[5]_0\ => paletteentries_reg_128_191_3_5_n_2,
      \paletteout_reg[5]_1\ => paletteentries_reg_64_127_3_5_n_2,
      \paletteout_reg[5]_2\ => paletteentries_reg_0_63_3_5_n_2,
      \paletteout_reg[6]\ => paletteentries_reg_192_255_6_8_n_0,
      \paletteout_reg[6]_0\ => paletteentries_reg_128_191_6_8_n_0,
      \paletteout_reg[6]_1\ => paletteentries_reg_64_127_6_8_n_0,
      \paletteout_reg[6]_2\ => paletteentries_reg_0_63_6_8_n_0,
      \paletteout_reg[7]\ => paletteentries_reg_192_255_6_8_n_1,
      \paletteout_reg[7]_0\ => paletteentries_reg_128_191_6_8_n_1,
      \paletteout_reg[7]_1\ => paletteentries_reg_64_127_6_8_n_1,
      \paletteout_reg[7]_2\ => paletteentries_reg_0_63_6_8_n_1,
      \paletteout_reg[8]\ => paletteentries_reg_192_255_6_8_n_2,
      \paletteout_reg[8]_0\ => paletteentries_reg_128_191_6_8_n_2,
      \paletteout_reg[8]_1\ => paletteentries_reg_64_127_6_8_n_2,
      \paletteout_reg[8]_2\ => paletteentries_reg_0_63_6_8_n_2,
      \paletteout_reg[9]\ => paletteentries_reg_192_255_9_11_n_0,
      \paletteout_reg[9]_0\ => paletteentries_reg_128_191_9_11_n_0,
      \paletteout_reg[9]_1\ => paletteentries_reg_64_127_9_11_n_0,
      \paletteout_reg[9]_2\ => paletteentries_reg_0_63_9_11_n_0,
      pixelClock => pixelClock,
      pixelClockx5 => pixelClockx5,
      scanwidth => scanwidth,
      tmds(2 downto 0) => tmds(2 downto 0),
      tmds_clock => tmds_clock
    );
aresetnA_reg: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => aresetn,
      Q => aresetnA,
      R => '0'
    );
aresetnB_reg: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => aresetnA,
      Q => aresetnB,
      R => '0'
    );
blankt_reg: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => HDMIInst_n_95,
      Q => blankt,
      R => HDMIInst_n_96
    );
blanktoggle_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => blanktogglepre,
      Q => blanktoggle,
      R => vpucommandinterface_n_32
    );
blanktogglepre_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => blankt,
      Q => blanktogglepre,
      R => vpucommandinterface_n_32
    );
\burstmask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => p_2_in(3),
      Q => burstmask(3),
      R => vpucommandinterface_n_32
    );
\burstmask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => p_2_in(5),
      Q => burstmask(5),
      R => vpucommandinterface_n_32
    );
\burststate[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \burststate__0\(1),
      O => \burststate[0]_i_1_n_0\
    );
\burststate[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \burststate__0\(2),
      O => \burststate[1]_i_1_n_0\
    );
\burststate[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \burststate__0\(3),
      O => \burststate[2]_i_1_n_0\
    );
\burststate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(3),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(4),
      O => \burststate[3]_i_1_n_0\
    );
\burststate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(3),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(5),
      O => \burststate[4]_i_1_n_0\
    );
\burststate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(5),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(6),
      O => \burststate[5]_i_1_n_0\
    );
\burststate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(5),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(7),
      O => \burststate[6]_i_1_n_0\
    );
\burststate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(5),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(8),
      O => \burststate[7]_i_1_n_0\
    );
\burststate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => burstmask(5),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \burststate__0\(9),
      O => \burststate[8]_i_1_n_0\
    );
\burststate[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => \scanstate_reg_n_0_[1]\,
      I2 => \scanstate_reg_n_0_[0]\,
      I3 => \burststate[9]_i_3_n_0\,
      O => \burststate[9]_i_1_n_0\
    );
\burststate[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => burstmask(5),
      I1 => \scanstate_reg_n_0_[1]\,
      O => \burststate[9]_i_2_n_0\
    );
\burststate[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \scanstate[0]_i_2_n_0\,
      I1 => \scanstate_reg_n_0_[1]\,
      I2 => \scanstate_reg_n_0_[0]\,
      I3 => \scanstate_reg_n_0_[2]\,
      O => \burststate[9]_i_3_n_0\
    );
\burststate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[0]_i_1_n_0\,
      Q => burststate(0),
      R => vpucommandinterface_n_32
    );
\burststate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[1]_i_1_n_0\,
      Q => \burststate__0\(1),
      R => vpucommandinterface_n_32
    );
\burststate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[2]_i_1_n_0\,
      Q => \burststate__0\(2),
      R => vpucommandinterface_n_32
    );
\burststate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[3]_i_1_n_0\,
      Q => \burststate__0\(3),
      R => vpucommandinterface_n_32
    );
\burststate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[4]_i_1_n_0\,
      Q => \burststate__0\(4),
      R => vpucommandinterface_n_32
    );
\burststate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[5]_i_1_n_0\,
      Q => \burststate__0\(5),
      R => vpucommandinterface_n_32
    );
\burststate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[6]_i_1_n_0\,
      Q => \burststate__0\(6),
      R => vpucommandinterface_n_32
    );
\burststate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[7]_i_1_n_0\,
      Q => \burststate__0\(7),
      R => vpucommandinterface_n_32
    );
\burststate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[8]_i_1_n_0\,
      Q => \burststate__0\(8),
      R => vpucommandinterface_n_32
    );
\burststate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \burststate[9]_i_1_n_0\,
      D => \burststate[9]_i_2_n_0\,
      Q => \burststate__0\(9),
      R => vpucommandinterface_n_32
    );
\cmdmode[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010055555555"
    )
        port map (
      I0 => cmdmode(1),
      I1 => cmdmode(2),
      I2 => \cmdmode[2]_i_2_n_0\,
      I3 => vpucmd(0),
      I4 => vpucmd(1),
      I5 => cmdmode(0),
      O => \cmdmode[0]_i_2_n_0\
    );
\cmdmode[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF22222222"
    )
        port map (
      I0 => cmdmode(1),
      I1 => cmdmode(2),
      I2 => vpucmd(0),
      I3 => vpucmd(1),
      I4 => \cmdmode[2]_i_2_n_0\,
      I5 => cmdmode(0),
      O => \cmdmode[1]_i_2_n_0\
    );
\cmdmode[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \vpucmd__0\(6),
      I1 => \vpucmd__0\(7),
      I2 => \vpucmd__0\(3),
      I3 => \vpucmd__0\(2),
      I4 => \vpucmd__0\(5),
      I5 => \vpucmd__0\(4),
      O => \cmdmode[2]_i_2_n_0\
    );
\cmdmode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vpucommandinterface_n_41,
      Q => cmdmode(0),
      R => vpucommandinterface_n_32
    );
\cmdmode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vpucommandinterface_n_40,
      Q => cmdmode(1),
      R => vpucommandinterface_n_32
    );
\cmdmode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vpucommandinterface_n_39,
      Q => cmdmode(2),
      R => vpucommandinterface_n_32
    );
cmdre_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => vpucommandinterface_n_43,
      Q => cmdre,
      R => vpucommandinterface_n_32
    );
colormode_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => vpufifodout(2),
      Q => p_0_out(0),
      R => vpucommandinterface_n_32
    );
\lastscanline_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => lastscanline0(0),
      Q => lastscanline(1),
      S => vpucommandinterface_n_32
    );
obufds_clock: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_clock,
      O => HDMI_CLK_p,
      OB => HDMI_CLK_n
    );
\obufds_gen[0].obufds\: unisim.vcomponents.OBUFDS
     port map (
      I => tmds(0),
      O => HDMI_TMDS_p(0),
      OB => HDMI_TMDS_n(0)
    );
\obufds_gen[1].obufds\: unisim.vcomponents.OBUFDS
     port map (
      I => tmds(1),
      O => HDMI_TMDS_p(1),
      OB => HDMI_TMDS_n(1)
    );
\obufds_gen[2].obufds\: unisim.vcomponents.OBUFDS
     port map (
      I => tmds(2),
      O => HDMI_TMDS_p(2),
      OB => HDMI_TMDS_n(2)
    );
\palettedin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(0),
      Q => palettedin(0),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(10),
      Q => palettedin(10),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(11),
      Q => palettedin(11),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(1),
      Q => palettedin(1),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(2),
      Q => palettedin(2),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(3),
      Q => palettedin(3),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(4),
      Q => palettedin(4),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(5),
      Q => palettedin(5),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(6),
      Q => palettedin(6),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(7),
      Q => palettedin(7),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(8),
      Q => palettedin(8),
      R => vpucommandinterface_n_32
    );
\palettedin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(9),
      Q => palettedin(9),
      R => vpucommandinterface_n_32
    );
paletteentries_reg_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFF8003FAAAAFF00",
      INIT_B => X"5FF8003FCCCCAAAA",
      INIT_C => X"3FF2009FF0F0FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(0),
      DIB => palettedin(1),
      DIC => palettedin(2),
      DID => '0',
      DOA => paletteentries_reg_0_63_0_2_n_0,
      DOB => paletteentries_reg_0_63_0_2_n_1,
      DOC => paletteentries_reg_0_63_0_2_n_2,
      DOD => NLW_paletteentries_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_0_63_0_2_i_1_n_0
    );
paletteentries_reg_0_63_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => palettewe,
      I1 => palettewa(6),
      I2 => palettewa(7),
      O => paletteentries_reg_0_63_0_2_i_1_n_0
    );
paletteentries_reg_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFC007FFF00AAAA",
      INIT_B => X"003FF800AAAAFF40",
      INIT_C => X"003FF800CCCCCC8C",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(3),
      DIB => palettedin(4),
      DIC => palettedin(5),
      DID => '0',
      DOA => paletteentries_reg_0_63_3_5_n_0,
      DOB => paletteentries_reg_0_63_3_5_n_1,
      DOC => paletteentries_reg_0_63_3_5_n_2,
      DOD => NLW_paletteentries_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_0_63_0_2_i_1_n_0
    );
paletteentries_reg_0_63_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"009FF200F0F0FF40",
      INIT_B => X"FF7FFC00FF00CC8C",
      INIT_C => X"FE003FF8AAAAFF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(6),
      DIB => palettedin(7),
      DIC => palettedin(8),
      DID => '0',
      DOA => paletteentries_reg_0_63_6_8_n_0,
      DOB => paletteentries_reg_0_63_6_8_n_1,
      DOC => paletteentries_reg_0_63_6_8_n_2,
      DOD => NLW_paletteentries_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_0_63_0_2_i_1_n_0
    );
paletteentries_reg_0_63_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F4003FF8CCCCF0F0",
      INIT_B => X"F8009FF2F0F0FF00",
      INIT_C => X"FF007FFCFF00F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(9),
      DIB => palettedin(10),
      DIC => palettedin(11),
      DID => '0',
      DOA => paletteentries_reg_0_63_9_11_n_0,
      DOB => paletteentries_reg_0_63_9_11_n_1,
      DOC => paletteentries_reg_0_63_9_11_n_2,
      DOD => NLW_paletteentries_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_0_63_0_2_i_1_n_0
    );
paletteentries_reg_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00A0F3FF9FF5FF5F",
      INIT_B => X"0060FC007FF9FF3F",
      INIT_C => X"001FFFFFFFFE00FF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(0),
      DIB => palettedin(1),
      DIC => palettedin(2),
      DID => '0',
      DOA => paletteentries_reg_128_191_0_2_n_0,
      DOB => paletteentries_reg_128_191_0_2_n_1,
      DOC => paletteentries_reg_128_191_0_2_n_2,
      DOD => NLW_paletteentries_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_128_191_0_2_i_1_n_0
    );
paletteentries_reg_128_191_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => palettewa(6),
      I1 => palettewa(7),
      I2 => palettewe,
      O => paletteentries_reg_128_191_0_2_i_1_n_0
    );
paletteentries_reg_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0A009FF3FF5FF5FF",
      INIT_C => X"0C007FFC003FF9FF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(3),
      DIB => palettedin(4),
      DIC => palettedin(5),
      DID => '0',
      DOA => paletteentries_reg_128_191_3_5_n_0,
      DOB => paletteentries_reg_128_191_3_5_n_1,
      DOC => paletteentries_reg_128_191_3_5_n_2,
      DOD => NLW_paletteentries_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_128_191_0_2_i_1_n_0
    );
paletteentries_reg_128_191_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F000FFFFFFFFFE00",
      INIT_B => X"0000000000000000",
      INIT_C => X"A00AFF9FF3FF5FF5",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(6),
      DIB => palettedin(7),
      DIC => palettedin(8),
      DID => '0',
      DOA => paletteentries_reg_128_191_6_8_n_0,
      DOB => paletteentries_reg_128_191_6_8_n_1,
      DOC => paletteentries_reg_128_191_6_8_n_2,
      DOD => NLW_paletteentries_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_128_191_0_2_i_1_n_0
    );
paletteentries_reg_128_191_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"600C007FFCFF3FF9",
      INIT_B => X"1FF0FFFFFF00FFFE",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(9),
      DIB => palettedin(10),
      DIC => palettedin(11),
      DID => '0',
      DOA => paletteentries_reg_128_191_9_11_n_0,
      DOB => paletteentries_reg_128_191_9_11_n_1,
      DOC => paletteentries_reg_128_191_9_11_n_2,
      DOD => NLW_paletteentries_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_128_191_0_2_i_1_n_0
    );
paletteentries_reg_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000E00E00C00600A",
      INIT_B => X"000FFFE00FFFE00C",
      INIT_C => X"00F0001FF0001FF0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(0),
      DIB => palettedin(1),
      DIC => palettedin(2),
      DID => '0',
      DOA => paletteentries_reg_192_255_0_2_n_0,
      DOB => paletteentries_reg_192_255_0_2_n_1,
      DOC => paletteentries_reg_192_255_0_2_n_2,
      DOD => NLW_paletteentries_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_192_255_0_2_i_1_n_0
    );
paletteentries_reg_192_255_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => palettewe,
      I1 => palettewa(6),
      I2 => palettewa(7),
      O => paletteentries_reg_192_255_0_2_i_1_n_0
    );
paletteentries_reg_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"00E00E00600C00A0",
      INIT_C => X"00E00FFFE00FFF60",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(3),
      DIB => palettedin(4),
      DIC => palettedin(5),
      DID => '0',
      DOA => paletteentries_reg_192_255_3_5_n_0,
      DOB => paletteentries_reg_192_255_3_5_n_1,
      DOC => paletteentries_reg_192_255_3_5_n_2,
      DOD => NLW_paletteentries_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_192_255_0_2_i_1_n_0
    );
paletteentries_reg_192_255_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"001FF0001FF0001F",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000E00E00600C00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(6),
      DIB => palettedin(7),
      DIC => palettedin(8),
      DID => '0',
      DOA => paletteentries_reg_192_255_6_8_n_0,
      DOB => paletteentries_reg_192_255_6_8_n_1,
      DOC => paletteentries_reg_192_255_6_8_n_2,
      DOD => NLW_paletteentries_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_192_255_0_2_i_1_n_0
    );
paletteentries_reg_192_255_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"00FFE00FFFE00F00",
      INIT_B => X"00001FF0001FF000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(9),
      DIB => palettedin(10),
      DIC => palettedin(11),
      DID => '0',
      DOA => paletteentries_reg_192_255_9_11_n_0,
      DOB => paletteentries_reg_192_255_9_11_n_1,
      DOC => paletteentries_reg_192_255_9_11_n_2,
      DOD => NLW_paletteentries_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_192_255_0_2_i_1_n_0
    );
paletteentries_reg_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FE00FFF5FF5FFE00",
      INIT_B => X"F4005FF9FF3FF400",
      INIT_C => X"F8003FFE00FFF800",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(0),
      DIB => palettedin(1),
      DIC => palettedin(2),
      DID => '0',
      DOA => paletteentries_reg_64_127_0_2_n_0,
      DOB => paletteentries_reg_64_127_0_2_n_1,
      DOC => paletteentries_reg_64_127_0_2_n_2,
      DOD => NLW_paletteentries_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_64_127_0_2_i_1_n_0
    );
paletteentries_reg_64_127_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => palettewa(7),
      I1 => palettewa(6),
      I2 => palettewe,
      O => paletteentries_reg_64_127_0_2_i_1_n_0
    );
paletteentries_reg_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"000000FFFFFFFFFF",
      INIT_B => X"FFFE005FF5FFFFFE",
      INIT_C => X"5FF4003FF9FF5FF4",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(3),
      DIB => palettedin(4),
      DIC => palettedin(5),
      DID => '0',
      DOA => paletteentries_reg_64_127_3_5_n_0,
      DOB => paletteentries_reg_64_127_3_5_n_1,
      DOC => paletteentries_reg_64_127_3_5_n_2,
      DOD => NLW_paletteentries_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_64_127_0_2_i_1_n_0
    );
paletteentries_reg_64_127_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"3FF800FFFE003FF8",
      INIT_B => X"000000FFFFFFFFFF",
      INIT_C => X"00FFFEFF5FF500FF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(6),
      DIB => palettedin(7),
      DIC => palettedin(8),
      DID => '0',
      DOA => paletteentries_reg_64_127_6_8_n_0,
      DOB => paletteentries_reg_64_127_6_8_n_1,
      DOC => paletteentries_reg_64_127_6_8_n_2,
      DOD => NLW_paletteentries_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_64_127_0_2_i_1_n_0
    );
paletteentries_reg_64_127_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"005FF4FF3FF9005F",
      INIT_B => X"003FF800FFFE003F",
      INIT_C => X"000000FFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => paletteindex(5 downto 0),
      ADDRB(5 downto 0) => paletteindex(5 downto 0),
      ADDRC(5 downto 0) => paletteindex(5 downto 0),
      ADDRD(5 downto 0) => palettewa(5 downto 0),
      DIA => palettedin(9),
      DIB => palettedin(10),
      DIC => palettedin(11),
      DID => '0',
      DOA => paletteentries_reg_64_127_9_11_n_0,
      DOB => paletteentries_reg_64_127_9_11_n_1,
      DOC => paletteentries_reg_64_127_9_11_n_2,
      DOD => NLW_paletteentries_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => paletteentries_reg_64_127_0_2_i_1_n_0
    );
\paletteout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(0),
      I1 => p_0_out(0),
      I2 => rgbcolor(0),
      I3 => HDMIInst_n_92,
      O => p_1_out(0)
    );
\paletteout[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(16),
      I1 => scanlinedout(0),
      I2 => scanlinedout(48),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(32),
      O => rgbcolor(0)
    );
\paletteout[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(10),
      I1 => p_0_out(0),
      I2 => rgbcolor(10),
      I3 => HDMIInst_n_92,
      O => p_1_out(10)
    );
\paletteout[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(26),
      I1 => scanlinedout(10),
      I2 => scanlinedout(58),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(42),
      O => rgbcolor(10)
    );
\paletteout[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(11),
      I1 => p_0_out(0),
      I2 => rgbcolor(11),
      I3 => HDMIInst_n_92,
      O => p_1_out(11)
    );
\paletteout[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(27),
      I1 => scanlinedout(11),
      I2 => scanlinedout(59),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(43),
      O => rgbcolor(11)
    );
\paletteout[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(1),
      I1 => p_0_out(0),
      I2 => rgbcolor(1),
      I3 => HDMIInst_n_92,
      O => p_1_out(1)
    );
\paletteout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(17),
      I1 => scanlinedout(1),
      I2 => scanlinedout(49),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(33),
      O => rgbcolor(1)
    );
\paletteout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(2),
      I1 => p_0_out(0),
      I2 => rgbcolor(2),
      I3 => HDMIInst_n_92,
      O => p_1_out(2)
    );
\paletteout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(18),
      I1 => scanlinedout(2),
      I2 => scanlinedout(50),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(34),
      O => rgbcolor(2)
    );
\paletteout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(3),
      I1 => p_0_out(0),
      I2 => rgbcolor(3),
      I3 => HDMIInst_n_92,
      O => p_1_out(3)
    );
\paletteout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(19),
      I1 => scanlinedout(3),
      I2 => scanlinedout(51),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(35),
      O => rgbcolor(3)
    );
\paletteout[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(4),
      I1 => p_0_out(0),
      I2 => rgbcolor(4),
      I3 => HDMIInst_n_92,
      O => p_1_out(4)
    );
\paletteout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(20),
      I1 => scanlinedout(4),
      I2 => scanlinedout(52),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(36),
      O => rgbcolor(4)
    );
\paletteout[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(5),
      I1 => p_0_out(0),
      I2 => rgbcolor(5),
      I3 => HDMIInst_n_92,
      O => p_1_out(5)
    );
\paletteout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(21),
      I1 => scanlinedout(5),
      I2 => scanlinedout(53),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(37),
      O => rgbcolor(5)
    );
\paletteout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(6),
      I1 => p_0_out(0),
      I2 => rgbcolor(6),
      I3 => HDMIInst_n_92,
      O => p_1_out(6)
    );
\paletteout[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(22),
      I1 => scanlinedout(6),
      I2 => scanlinedout(54),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(38),
      O => rgbcolor(6)
    );
\paletteout[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(7),
      I1 => p_0_out(0),
      I2 => rgbcolor(7),
      I3 => HDMIInst_n_92,
      O => p_1_out(7)
    );
\paletteout[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(23),
      I1 => scanlinedout(7),
      I2 => scanlinedout(55),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(39),
      O => rgbcolor(7)
    );
\paletteout[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(8),
      I1 => p_0_out(0),
      I2 => rgbcolor(8),
      I3 => HDMIInst_n_92,
      O => p_1_out(8)
    );
\paletteout[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(24),
      I1 => scanlinedout(8),
      I2 => scanlinedout(56),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(40),
      O => rgbcolor(8)
    );
\paletteout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => paletteout0(9),
      I1 => p_0_out(0),
      I2 => rgbcolor(9),
      I3 => HDMIInst_n_92,
      O => p_1_out(9)
    );
\paletteout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => scanlinedout(25),
      I1 => scanlinedout(9),
      I2 => scanlinedout(57),
      I3 => HDMIInst_n_94,
      I4 => HDMIInst_n_93,
      I5 => scanlinedout(41),
      O => rgbcolor(9)
    );
\paletteout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(0),
      Q => paletteout(0),
      R => HDMIInst_n_96
    );
\paletteout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(10),
      Q => paletteout(10),
      R => HDMIInst_n_96
    );
\paletteout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(11),
      Q => paletteout(11),
      R => HDMIInst_n_96
    );
\paletteout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(1),
      Q => paletteout(1),
      R => HDMIInst_n_96
    );
\paletteout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(2),
      Q => paletteout(2),
      R => HDMIInst_n_96
    );
\paletteout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(3),
      Q => paletteout(3),
      R => HDMIInst_n_96
    );
\paletteout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(4),
      Q => paletteout(4),
      R => HDMIInst_n_96
    );
\paletteout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(5),
      Q => paletteout(5),
      R => HDMIInst_n_96
    );
\paletteout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(6),
      Q => paletteout(6),
      R => HDMIInst_n_96
    );
\paletteout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(7),
      Q => paletteout(7),
      R => HDMIInst_n_96
    );
\paletteout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(8),
      Q => paletteout(8),
      R => HDMIInst_n_96
    );
\paletteout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => p_1_out(9),
      Q => paletteout(9),
      R => HDMIInst_n_96
    );
\palettewa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(24),
      Q => palettewa(0),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(25),
      Q => palettewa(1),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(26),
      Q => palettewa(2),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(27),
      Q => palettewa(3),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(28),
      Q => palettewa(4),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(29),
      Q => palettewa(5),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(30),
      Q => palettewa(6),
      R => vpucommandinterface_n_32
    );
\palettewa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_42,
      D => vpufifodout(31),
      Q => palettewa(7),
      R => vpucommandinterface_n_32
    );
palettewe_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => vpucommandinterface_n_42,
      Q => palettewe,
      R => vpucommandinterface_n_32
    );
\rdata_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => rdata_cnt(0),
      O => \rdata_cnt[0]_i_1_n_0\
    );
\rdata_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => rdata_cnt(0),
      I1 => rdata_cnt(1),
      I2 => \scanstate_reg_n_0_[2]\,
      O => \rdata_cnt[1]_i_1_n_0\
    );
\rdata_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => rdata_cnt(0),
      I2 => rdata_cnt(1),
      I3 => rdata_cnt(2),
      O => \rdata_cnt[2]_i_1_n_0\
    );
\rdata_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => rdata_cnt(2),
      I2 => rdata_cnt(1),
      I3 => rdata_cnt(0),
      I4 => rdata_cnt(3),
      O => \rdata_cnt[3]_i_1_n_0\
    );
\rdata_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => rdata_cnt(3),
      I2 => rdata_cnt(0),
      I3 => rdata_cnt(1),
      I4 => rdata_cnt(2),
      I5 => rdata_cnt(4),
      O => \rdata_cnt[4]_i_1_n_0\
    );
\rdata_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => \rdata_cnt[5]_i_2_n_0\,
      I2 => rdata_cnt(5),
      O => \rdata_cnt[5]_i_1_n_0\
    );
\rdata_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rdata_cnt(4),
      I1 => rdata_cnt(2),
      I2 => rdata_cnt(1),
      I3 => rdata_cnt(0),
      I4 => rdata_cnt(3),
      O => \rdata_cnt[5]_i_2_n_0\
    );
\rdata_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \rdata_cnt[7]_i_3_n_0\,
      I1 => \scanstate_reg_n_0_[2]\,
      I2 => rdata_cnt(6),
      O => \rdata_cnt[6]_i_1_n_0\
    );
\rdata_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => m_axi_rvalid,
      I2 => \scanstate_reg_n_0_[1]\,
      I3 => \scanstate_reg_n_0_[0]\,
      I4 => \burststate[9]_i_3_n_0\,
      O => \rdata_cnt[7]_i_1_n_0\
    );
\rdata_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => rdata_cnt(6),
      I1 => \rdata_cnt[7]_i_3_n_0\,
      I2 => \scanstate_reg_n_0_[2]\,
      I3 => rdata_cnt(7),
      O => \rdata_cnt[7]_i_2_n_0\
    );
\rdata_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rdata_cnt(5),
      I1 => rdata_cnt(3),
      I2 => rdata_cnt(0),
      I3 => rdata_cnt(1),
      I4 => rdata_cnt(2),
      I5 => rdata_cnt(4),
      O => \rdata_cnt[7]_i_3_n_0\
    );
\rdata_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[0]_i_1_n_0\,
      Q => rdata_cnt(0),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[1]_i_1_n_0\,
      Q => rdata_cnt(1),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[2]_i_1_n_0\,
      Q => rdata_cnt(2),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[3]_i_1_n_0\,
      Q => rdata_cnt(3),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[4]_i_1_n_0\,
      Q => rdata_cnt(4),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[5]_i_1_n_0\,
      Q => rdata_cnt(5),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[6]_i_1_n_0\,
      Q => rdata_cnt(6),
      R => vpucommandinterface_n_32
    );
\rdata_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \rdata_cnt[7]_i_1_n_0\,
      D => \rdata_cnt[7]_i_2_n_0\,
      Q => rdata_cnt(7),
      R => vpucommandinterface_n_32
    );
rst25n_reg: unisim.vcomponents.FDRE
     port map (
      C => pixelClock,
      CE => '1',
      D => aresetnB,
      Q => rst25n,
      R => '0'
    );
\s_axi_araddr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \scanstate_reg_n_0_[1]\,
      I2 => \scanstate_reg_n_0_[2]\,
      O => \s_axi_araddr[31]_i_1_n_0\
    );
\s_axi_araddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(0),
      Q => m_axi_araddr(0),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(10),
      Q => m_axi_araddr(10),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(11),
      Q => m_axi_araddr(11),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(12),
      Q => m_axi_araddr(12),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(13),
      Q => m_axi_araddr(13),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(14),
      Q => m_axi_araddr(14),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(15),
      Q => m_axi_araddr(15),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(16),
      Q => m_axi_araddr(16),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(17),
      Q => m_axi_araddr(17),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(18),
      Q => m_axi_araddr(18),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(19),
      Q => m_axi_araddr(19),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(1),
      Q => m_axi_araddr(1),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(20),
      Q => m_axi_araddr(20),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(21),
      Q => m_axi_araddr(21),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(22),
      Q => m_axi_araddr(22),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(23),
      Q => m_axi_araddr(23),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(24),
      Q => m_axi_araddr(24),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(25),
      Q => m_axi_araddr(25),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(26),
      Q => m_axi_araddr(26),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(27),
      Q => m_axi_araddr(27),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(28),
      Q => m_axi_araddr(28),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(29),
      Q => m_axi_araddr(29),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(2),
      Q => m_axi_araddr(2),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(30),
      Q => m_axi_araddr(30),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(31),
      Q => m_axi_araddr(31),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(3),
      Q => m_axi_araddr(3),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(4),
      Q => m_axi_araddr(4),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(5),
      Q => m_axi_araddr(5),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(6),
      Q => m_axi_araddr(6),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(7),
      Q => m_axi_araddr(7),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(8),
      Q => m_axi_araddr(8),
      R => vpucommandinterface_n_32
    );
\s_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => scanoffset(9),
      Q => m_axi_araddr(9),
      R => vpucommandinterface_n_32
    );
\s_axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \s_axi_araddr[31]_i_1_n_0\,
      D => '1',
      Q => m_axi_arlen(0),
      R => vpucommandinterface_n_32
    );
s_axi_arvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0050"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => m_axi_arready,
      I2 => \scanstate_reg_n_0_[1]\,
      I3 => \scanstate_reg_n_0_[2]\,
      I4 => \^m_axi_arvalid\,
      O => s_axi_arvalid_i_1_n_0
    );
s_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axi_arvalid_i_1_n_0,
      Q => \^m_axi_arvalid\,
      R => vpucommandinterface_n_32
    );
s_axi_rready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF773377CF440044"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \scanlinedin__0\,
      I2 => s_axi_rready_i_2_n_0,
      I3 => \scanstate_reg_n_0_[0]\,
      I4 => m_axi_arready,
      I5 => \^m_axi_rready\,
      O => s_axi_rready_i_1_n_0
    );
s_axi_rready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => \scanstate_reg_n_0_[1]\,
      O => s_axi_rready_i_2_n_0
    );
s_axi_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axi_rready_i_1_n_0,
      Q => \^m_axi_rready\,
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(0),
      Q => scanaddr(0),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(10),
      Q => scanaddr(10),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(11),
      Q => scanaddr(11),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(12),
      Q => scanaddr(12),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(13),
      Q => scanaddr(13),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(14),
      Q => scanaddr(14),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(15),
      Q => scanaddr(15),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(16),
      Q => scanaddr(16),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(17),
      Q => scanaddr(17),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(18),
      Q => scanaddr(18),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(19),
      Q => scanaddr(19),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(1),
      Q => scanaddr(1),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(20),
      Q => scanaddr(20),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(21),
      Q => scanaddr(21),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(22),
      Q => scanaddr(22),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(23),
      Q => scanaddr(23),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(24),
      Q => scanaddr(24),
      S => vpucommandinterface_n_32
    );
\scanaddr_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(25),
      Q => scanaddr(25),
      S => vpucommandinterface_n_32
    );
\scanaddr_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(26),
      Q => scanaddr(26),
      S => vpucommandinterface_n_32
    );
\scanaddr_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(27),
      Q => scanaddr(27),
      S => vpucommandinterface_n_32
    );
\scanaddr_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(28),
      Q => scanaddr(28),
      S => vpucommandinterface_n_32
    );
\scanaddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(29),
      Q => scanaddr(29),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(2),
      Q => scanaddr(2),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(30),
      Q => scanaddr(30),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(31),
      Q => scanaddr(31),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(3),
      Q => scanaddr(3),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(4),
      Q => scanaddr(4),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(5),
      Q => scanaddr(5),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(6),
      Q => scanaddr(6),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(7),
      Q => scanaddr(7),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(8),
      Q => scanaddr(8),
      R => vpucommandinterface_n_32
    );
\scanaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_44,
      D => vpufifodout(9),
      Q => scanaddr(9),
      R => vpucommandinterface_n_32
    );
scanenable_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => vpufifodout(0),
      Q => p_0_out(1),
      S => vpucommandinterface_n_32
    );
\scanline_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(0),
      Q => scanline(0),
      R => vpucommandinterface_n_32
    );
\scanline_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(1),
      Q => scanline(1),
      R => vpucommandinterface_n_32
    );
\scanline_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(2),
      Q => scanline(2),
      R => vpucommandinterface_n_32
    );
\scanline_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(3),
      Q => scanline(3),
      R => vpucommandinterface_n_32
    );
\scanline_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(4),
      Q => scanline(4),
      R => vpucommandinterface_n_32
    );
\scanline_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(5),
      Q => scanline(5),
      R => vpucommandinterface_n_32
    );
\scanline_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(6),
      Q => scanline(6),
      R => vpucommandinterface_n_32
    );
\scanline_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(7),
      Q => scanline(7),
      R => vpucommandinterface_n_32
    );
\scanline_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(8),
      Q => scanline(8),
      R => vpucommandinterface_n_32
    );
\scanline_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanlinepre(9),
      Q => scanline(9),
      R => vpucommandinterface_n_32
    );
scanlinecache_reg_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(0),
      DIB => scanlinedin(1),
      DIC => scanlinedin(2),
      DID => '0',
      DOA => scanlinecache_reg_0_63_0_2_n_0,
      DOB => scanlinecache_reg_0_63_0_2_n_1,
      DOC => scanlinecache_reg_0_63_0_2_n_2,
      DOD => NLW_scanlinecache_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => scanlinewe,
      I1 => scanlinewa(6),
      I2 => scanlinewa(7),
      O => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(12),
      DIB => scanlinedin(13),
      DIC => scanlinedin(14),
      DID => '0',
      DOA => scanlinecache_reg_0_63_12_14_n_0,
      DOB => scanlinecache_reg_0_63_12_14_n_1,
      DOC => scanlinecache_reg_0_63_12_14_n_2,
      DOD => NLW_scanlinecache_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(15),
      DIB => scanlinedin(16),
      DIC => scanlinedin(17),
      DID => '0',
      DOA => scanlinecache_reg_0_63_15_17_n_0,
      DOB => scanlinecache_reg_0_63_15_17_n_1,
      DOC => scanlinecache_reg_0_63_15_17_n_2,
      DOD => NLW_scanlinecache_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(18),
      DIB => scanlinedin(19),
      DIC => scanlinedin(20),
      DID => '0',
      DOA => scanlinecache_reg_0_63_18_20_n_0,
      DOB => scanlinecache_reg_0_63_18_20_n_1,
      DOC => scanlinecache_reg_0_63_18_20_n_2,
      DOD => NLW_scanlinecache_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_21_23: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(21),
      DIB => scanlinedin(22),
      DIC => scanlinedin(23),
      DID => '0',
      DOA => scanlinecache_reg_0_63_21_23_n_0,
      DOB => scanlinecache_reg_0_63_21_23_n_1,
      DOC => scanlinecache_reg_0_63_21_23_n_2,
      DOD => NLW_scanlinecache_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_24_26: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(24),
      DIB => scanlinedin(25),
      DIC => scanlinedin(26),
      DID => '0',
      DOA => scanlinecache_reg_0_63_24_26_n_0,
      DOB => scanlinecache_reg_0_63_24_26_n_1,
      DOC => scanlinecache_reg_0_63_24_26_n_2,
      DOD => NLW_scanlinecache_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_27_29: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(27),
      DIB => scanlinedin(28),
      DIC => scanlinedin(29),
      DID => '0',
      DOA => scanlinecache_reg_0_63_27_29_n_0,
      DOB => scanlinecache_reg_0_63_27_29_n_1,
      DOC => scanlinecache_reg_0_63_27_29_n_2,
      DOD => NLW_scanlinecache_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_30_32: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(30),
      DIB => scanlinedin(31),
      DIC => scanlinedin(32),
      DID => '0',
      DOA => scanlinecache_reg_0_63_30_32_n_0,
      DOB => scanlinecache_reg_0_63_30_32_n_1,
      DOC => scanlinecache_reg_0_63_30_32_n_2,
      DOD => NLW_scanlinecache_reg_0_63_30_32_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_33_35: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(33),
      DIB => scanlinedin(34),
      DIC => scanlinedin(35),
      DID => '0',
      DOA => scanlinecache_reg_0_63_33_35_n_0,
      DOB => scanlinecache_reg_0_63_33_35_n_1,
      DOC => scanlinecache_reg_0_63_33_35_n_2,
      DOD => NLW_scanlinecache_reg_0_63_33_35_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_36_38: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(36),
      DIB => scanlinedin(37),
      DIC => scanlinedin(38),
      DID => '0',
      DOA => scanlinecache_reg_0_63_36_38_n_0,
      DOB => scanlinecache_reg_0_63_36_38_n_1,
      DOC => scanlinecache_reg_0_63_36_38_n_2,
      DOD => NLW_scanlinecache_reg_0_63_36_38_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_39_41: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(39),
      DIB => scanlinedin(40),
      DIC => scanlinedin(41),
      DID => '0',
      DOA => scanlinecache_reg_0_63_39_41_n_0,
      DOB => scanlinecache_reg_0_63_39_41_n_1,
      DOC => scanlinecache_reg_0_63_39_41_n_2,
      DOD => NLW_scanlinecache_reg_0_63_39_41_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(3),
      DIB => scanlinedin(4),
      DIC => scanlinedin(5),
      DID => '0',
      DOA => scanlinecache_reg_0_63_3_5_n_0,
      DOB => scanlinecache_reg_0_63_3_5_n_1,
      DOC => scanlinecache_reg_0_63_3_5_n_2,
      DOD => NLW_scanlinecache_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_42_44: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(42),
      DIB => scanlinedin(43),
      DIC => scanlinedin(44),
      DID => '0',
      DOA => scanlinecache_reg_0_63_42_44_n_0,
      DOB => scanlinecache_reg_0_63_42_44_n_1,
      DOC => scanlinecache_reg_0_63_42_44_n_2,
      DOD => NLW_scanlinecache_reg_0_63_42_44_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_45_47: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(45),
      DIB => scanlinedin(46),
      DIC => scanlinedin(47),
      DID => '0',
      DOA => scanlinecache_reg_0_63_45_47_n_0,
      DOB => scanlinecache_reg_0_63_45_47_n_1,
      DOC => scanlinecache_reg_0_63_45_47_n_2,
      DOD => NLW_scanlinecache_reg_0_63_45_47_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_48_50: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(48),
      DIB => scanlinedin(49),
      DIC => scanlinedin(50),
      DID => '0',
      DOA => scanlinecache_reg_0_63_48_50_n_0,
      DOB => scanlinecache_reg_0_63_48_50_n_1,
      DOC => scanlinecache_reg_0_63_48_50_n_2,
      DOD => NLW_scanlinecache_reg_0_63_48_50_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_51_53: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(51),
      DIB => scanlinedin(52),
      DIC => scanlinedin(53),
      DID => '0',
      DOA => scanlinecache_reg_0_63_51_53_n_0,
      DOB => scanlinecache_reg_0_63_51_53_n_1,
      DOC => scanlinecache_reg_0_63_51_53_n_2,
      DOD => NLW_scanlinecache_reg_0_63_51_53_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_54_56: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(54),
      DIB => scanlinedin(55),
      DIC => scanlinedin(56),
      DID => '0',
      DOA => scanlinecache_reg_0_63_54_56_n_0,
      DOB => scanlinecache_reg_0_63_54_56_n_1,
      DOC => scanlinecache_reg_0_63_54_56_n_2,
      DOD => NLW_scanlinecache_reg_0_63_54_56_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_57_59: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(57),
      DIB => scanlinedin(58),
      DIC => scanlinedin(59),
      DID => '0',
      DOA => scanlinecache_reg_0_63_57_59_n_0,
      DOB => scanlinecache_reg_0_63_57_59_n_1,
      DOC => scanlinecache_reg_0_63_57_59_n_2,
      DOD => NLW_scanlinecache_reg_0_63_57_59_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_60_62: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(60),
      DIB => scanlinedin(61),
      DIC => scanlinedin(62),
      DID => '0',
      DOA => scanlinecache_reg_0_63_60_62_n_0,
      DOB => scanlinecache_reg_0_63_60_62_n_1,
      DOC => scanlinecache_reg_0_63_60_62_n_2,
      DOD => NLW_scanlinecache_reg_0_63_60_62_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_63_63: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => scanlinewa(0),
      A1 => scanlinewa(1),
      A2 => scanlinewa(2),
      A3 => scanlinewa(3),
      A4 => scanlinewa(4),
      A5 => scanlinewa(5),
      D => scanlinedin(63),
      DPO => scanlinecache_reg_0_63_63_63_n_0,
      DPRA0 => scanlinera(0),
      DPRA1 => scanlinera(1),
      DPRA2 => scanlinera(2),
      DPRA3 => scanlinera(3),
      DPRA4 => scanlinera(4),
      DPRA5 => scanlinera(5),
      SPO => NLW_scanlinecache_reg_0_63_63_63_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(6),
      DIB => scanlinedin(7),
      DIC => scanlinedin(8),
      DID => '0',
      DOA => scanlinecache_reg_0_63_6_8_n_0,
      DOB => scanlinecache_reg_0_63_6_8_n_1,
      DOC => scanlinecache_reg_0_63_6_8_n_2,
      DOD => NLW_scanlinecache_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_0_63_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(9),
      DIB => scanlinedin(10),
      DIC => scanlinedin(11),
      DID => '0',
      DOA => scanlinecache_reg_0_63_9_11_n_0,
      DOB => scanlinecache_reg_0_63_9_11_n_1,
      DOC => scanlinecache_reg_0_63_9_11_n_2,
      DOD => NLW_scanlinecache_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_0_63_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(0),
      DIB => scanlinedin(1),
      DIC => scanlinedin(2),
      DID => '0',
      DOA => scanlinecache_reg_128_191_0_2_n_0,
      DOB => scanlinecache_reg_128_191_0_2_n_1,
      DOC => scanlinecache_reg_128_191_0_2_n_2,
      DOD => NLW_scanlinecache_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => scanlinewa(6),
      I1 => scanlinewa(7),
      I2 => scanlinewe,
      O => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(12),
      DIB => scanlinedin(13),
      DIC => scanlinedin(14),
      DID => '0',
      DOA => scanlinecache_reg_128_191_12_14_n_0,
      DOB => scanlinecache_reg_128_191_12_14_n_1,
      DOC => scanlinecache_reg_128_191_12_14_n_2,
      DOD => NLW_scanlinecache_reg_128_191_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(15),
      DIB => scanlinedin(16),
      DIC => scanlinedin(17),
      DID => '0',
      DOA => scanlinecache_reg_128_191_15_17_n_0,
      DOB => scanlinecache_reg_128_191_15_17_n_1,
      DOC => scanlinecache_reg_128_191_15_17_n_2,
      DOD => NLW_scanlinecache_reg_128_191_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(18),
      DIB => scanlinedin(19),
      DIC => scanlinedin(20),
      DID => '0',
      DOA => scanlinecache_reg_128_191_18_20_n_0,
      DOB => scanlinecache_reg_128_191_18_20_n_1,
      DOC => scanlinecache_reg_128_191_18_20_n_2,
      DOD => NLW_scanlinecache_reg_128_191_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_21_23: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(21),
      DIB => scanlinedin(22),
      DIC => scanlinedin(23),
      DID => '0',
      DOA => scanlinecache_reg_128_191_21_23_n_0,
      DOB => scanlinecache_reg_128_191_21_23_n_1,
      DOC => scanlinecache_reg_128_191_21_23_n_2,
      DOD => NLW_scanlinecache_reg_128_191_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_24_26: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(24),
      DIB => scanlinedin(25),
      DIC => scanlinedin(26),
      DID => '0',
      DOA => scanlinecache_reg_128_191_24_26_n_0,
      DOB => scanlinecache_reg_128_191_24_26_n_1,
      DOC => scanlinecache_reg_128_191_24_26_n_2,
      DOD => NLW_scanlinecache_reg_128_191_24_26_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_27_29: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(27),
      DIB => scanlinedin(28),
      DIC => scanlinedin(29),
      DID => '0',
      DOA => scanlinecache_reg_128_191_27_29_n_0,
      DOB => scanlinecache_reg_128_191_27_29_n_1,
      DOC => scanlinecache_reg_128_191_27_29_n_2,
      DOD => NLW_scanlinecache_reg_128_191_27_29_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_30_32: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(30),
      DIB => scanlinedin(31),
      DIC => scanlinedin(32),
      DID => '0',
      DOA => scanlinecache_reg_128_191_30_32_n_0,
      DOB => scanlinecache_reg_128_191_30_32_n_1,
      DOC => scanlinecache_reg_128_191_30_32_n_2,
      DOD => NLW_scanlinecache_reg_128_191_30_32_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_33_35: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(33),
      DIB => scanlinedin(34),
      DIC => scanlinedin(35),
      DID => '0',
      DOA => scanlinecache_reg_128_191_33_35_n_0,
      DOB => scanlinecache_reg_128_191_33_35_n_1,
      DOC => scanlinecache_reg_128_191_33_35_n_2,
      DOD => NLW_scanlinecache_reg_128_191_33_35_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_36_38: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(36),
      DIB => scanlinedin(37),
      DIC => scanlinedin(38),
      DID => '0',
      DOA => scanlinecache_reg_128_191_36_38_n_0,
      DOB => scanlinecache_reg_128_191_36_38_n_1,
      DOC => scanlinecache_reg_128_191_36_38_n_2,
      DOD => NLW_scanlinecache_reg_128_191_36_38_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_39_41: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(39),
      DIB => scanlinedin(40),
      DIC => scanlinedin(41),
      DID => '0',
      DOA => scanlinecache_reg_128_191_39_41_n_0,
      DOB => scanlinecache_reg_128_191_39_41_n_1,
      DOC => scanlinecache_reg_128_191_39_41_n_2,
      DOD => NLW_scanlinecache_reg_128_191_39_41_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(3),
      DIB => scanlinedin(4),
      DIC => scanlinedin(5),
      DID => '0',
      DOA => scanlinecache_reg_128_191_3_5_n_0,
      DOB => scanlinecache_reg_128_191_3_5_n_1,
      DOC => scanlinecache_reg_128_191_3_5_n_2,
      DOD => NLW_scanlinecache_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_42_44: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(42),
      DIB => scanlinedin(43),
      DIC => scanlinedin(44),
      DID => '0',
      DOA => scanlinecache_reg_128_191_42_44_n_0,
      DOB => scanlinecache_reg_128_191_42_44_n_1,
      DOC => scanlinecache_reg_128_191_42_44_n_2,
      DOD => NLW_scanlinecache_reg_128_191_42_44_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_45_47: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(45),
      DIB => scanlinedin(46),
      DIC => scanlinedin(47),
      DID => '0',
      DOA => scanlinecache_reg_128_191_45_47_n_0,
      DOB => scanlinecache_reg_128_191_45_47_n_1,
      DOC => scanlinecache_reg_128_191_45_47_n_2,
      DOD => NLW_scanlinecache_reg_128_191_45_47_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_48_50: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(48),
      DIB => scanlinedin(49),
      DIC => scanlinedin(50),
      DID => '0',
      DOA => scanlinecache_reg_128_191_48_50_n_0,
      DOB => scanlinecache_reg_128_191_48_50_n_1,
      DOC => scanlinecache_reg_128_191_48_50_n_2,
      DOD => NLW_scanlinecache_reg_128_191_48_50_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_51_53: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(51),
      DIB => scanlinedin(52),
      DIC => scanlinedin(53),
      DID => '0',
      DOA => scanlinecache_reg_128_191_51_53_n_0,
      DOB => scanlinecache_reg_128_191_51_53_n_1,
      DOC => scanlinecache_reg_128_191_51_53_n_2,
      DOD => NLW_scanlinecache_reg_128_191_51_53_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_54_56: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(54),
      DIB => scanlinedin(55),
      DIC => scanlinedin(56),
      DID => '0',
      DOA => scanlinecache_reg_128_191_54_56_n_0,
      DOB => scanlinecache_reg_128_191_54_56_n_1,
      DOC => scanlinecache_reg_128_191_54_56_n_2,
      DOD => NLW_scanlinecache_reg_128_191_54_56_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_57_59: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(57),
      DIB => scanlinedin(58),
      DIC => scanlinedin(59),
      DID => '0',
      DOA => scanlinecache_reg_128_191_57_59_n_0,
      DOB => scanlinecache_reg_128_191_57_59_n_1,
      DOC => scanlinecache_reg_128_191_57_59_n_2,
      DOD => NLW_scanlinecache_reg_128_191_57_59_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_60_62: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(60),
      DIB => scanlinedin(61),
      DIC => scanlinedin(62),
      DID => '0',
      DOA => scanlinecache_reg_128_191_60_62_n_0,
      DOB => scanlinecache_reg_128_191_60_62_n_1,
      DOC => scanlinecache_reg_128_191_60_62_n_2,
      DOD => NLW_scanlinecache_reg_128_191_60_62_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_63_63: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"FFFFFFFFFFFFFFFF"
    )
        port map (
      A0 => scanlinewa(0),
      A1 => scanlinewa(1),
      A2 => scanlinewa(2),
      A3 => scanlinewa(3),
      A4 => scanlinewa(4),
      A5 => scanlinewa(5),
      D => scanlinedin(63),
      DPO => scanlinecache_reg_128_191_63_63_n_0,
      DPRA0 => scanlinera(0),
      DPRA1 => scanlinera(1),
      DPRA2 => scanlinera(2),
      DPRA3 => scanlinera(3),
      DPRA4 => scanlinera(4),
      DPRA5 => scanlinera(5),
      SPO => NLW_scanlinecache_reg_128_191_63_63_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(6),
      DIB => scanlinedin(7),
      DIC => scanlinedin(8),
      DID => '0',
      DOA => scanlinecache_reg_128_191_6_8_n_0,
      DOB => scanlinecache_reg_128_191_6_8_n_1,
      DOC => scanlinecache_reg_128_191_6_8_n_2,
      DOD => NLW_scanlinecache_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_128_191_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(9),
      DIB => scanlinedin(10),
      DIC => scanlinedin(11),
      DID => '0',
      DOA => scanlinecache_reg_128_191_9_11_n_0,
      DOB => scanlinecache_reg_128_191_9_11_n_1,
      DOC => scanlinecache_reg_128_191_9_11_n_2,
      DOD => NLW_scanlinecache_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_128_191_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(0),
      DIB => scanlinedin(1),
      DIC => scanlinedin(2),
      DID => '0',
      DOA => scanlinecache_reg_192_255_0_2_n_0,
      DOB => scanlinecache_reg_192_255_0_2_n_1,
      DOC => scanlinecache_reg_192_255_0_2_n_2,
      DOD => NLW_scanlinecache_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => scanlinewe,
      I1 => scanlinewa(6),
      I2 => scanlinewa(7),
      O => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(12),
      DIB => scanlinedin(13),
      DIC => scanlinedin(14),
      DID => '0',
      DOA => scanlinecache_reg_192_255_12_14_n_0,
      DOB => scanlinecache_reg_192_255_12_14_n_1,
      DOC => scanlinecache_reg_192_255_12_14_n_2,
      DOD => NLW_scanlinecache_reg_192_255_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(15),
      DIB => scanlinedin(16),
      DIC => scanlinedin(17),
      DID => '0',
      DOA => scanlinecache_reg_192_255_15_17_n_0,
      DOB => scanlinecache_reg_192_255_15_17_n_1,
      DOC => scanlinecache_reg_192_255_15_17_n_2,
      DOD => NLW_scanlinecache_reg_192_255_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(18),
      DIB => scanlinedin(19),
      DIC => scanlinedin(20),
      DID => '0',
      DOA => scanlinecache_reg_192_255_18_20_n_0,
      DOB => scanlinecache_reg_192_255_18_20_n_1,
      DOC => scanlinecache_reg_192_255_18_20_n_2,
      DOD => NLW_scanlinecache_reg_192_255_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_21_23: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(21),
      DIB => scanlinedin(22),
      DIC => scanlinedin(23),
      DID => '0',
      DOA => scanlinecache_reg_192_255_21_23_n_0,
      DOB => scanlinecache_reg_192_255_21_23_n_1,
      DOC => scanlinecache_reg_192_255_21_23_n_2,
      DOD => NLW_scanlinecache_reg_192_255_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_24_26: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(24),
      DIB => scanlinedin(25),
      DIC => scanlinedin(26),
      DID => '0',
      DOA => scanlinecache_reg_192_255_24_26_n_0,
      DOB => scanlinecache_reg_192_255_24_26_n_1,
      DOC => scanlinecache_reg_192_255_24_26_n_2,
      DOD => NLW_scanlinecache_reg_192_255_24_26_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_27_29: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(27),
      DIB => scanlinedin(28),
      DIC => scanlinedin(29),
      DID => '0',
      DOA => scanlinecache_reg_192_255_27_29_n_0,
      DOB => scanlinecache_reg_192_255_27_29_n_1,
      DOC => scanlinecache_reg_192_255_27_29_n_2,
      DOD => NLW_scanlinecache_reg_192_255_27_29_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_30_32: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(30),
      DIB => scanlinedin(31),
      DIC => scanlinedin(32),
      DID => '0',
      DOA => scanlinecache_reg_192_255_30_32_n_0,
      DOB => scanlinecache_reg_192_255_30_32_n_1,
      DOC => scanlinecache_reg_192_255_30_32_n_2,
      DOD => NLW_scanlinecache_reg_192_255_30_32_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_33_35: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(33),
      DIB => scanlinedin(34),
      DIC => scanlinedin(35),
      DID => '0',
      DOA => scanlinecache_reg_192_255_33_35_n_0,
      DOB => scanlinecache_reg_192_255_33_35_n_1,
      DOC => scanlinecache_reg_192_255_33_35_n_2,
      DOD => NLW_scanlinecache_reg_192_255_33_35_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_36_38: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(36),
      DIB => scanlinedin(37),
      DIC => scanlinedin(38),
      DID => '0',
      DOA => scanlinecache_reg_192_255_36_38_n_0,
      DOB => scanlinecache_reg_192_255_36_38_n_1,
      DOC => scanlinecache_reg_192_255_36_38_n_2,
      DOD => NLW_scanlinecache_reg_192_255_36_38_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_39_41: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(39),
      DIB => scanlinedin(40),
      DIC => scanlinedin(41),
      DID => '0',
      DOA => scanlinecache_reg_192_255_39_41_n_0,
      DOB => scanlinecache_reg_192_255_39_41_n_1,
      DOC => scanlinecache_reg_192_255_39_41_n_2,
      DOD => NLW_scanlinecache_reg_192_255_39_41_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(3),
      DIB => scanlinedin(4),
      DIC => scanlinedin(5),
      DID => '0',
      DOA => scanlinecache_reg_192_255_3_5_n_0,
      DOB => scanlinecache_reg_192_255_3_5_n_1,
      DOC => scanlinecache_reg_192_255_3_5_n_2,
      DOD => NLW_scanlinecache_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_42_44: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(42),
      DIB => scanlinedin(43),
      DIC => scanlinedin(44),
      DID => '0',
      DOA => scanlinecache_reg_192_255_42_44_n_0,
      DOB => scanlinecache_reg_192_255_42_44_n_1,
      DOC => scanlinecache_reg_192_255_42_44_n_2,
      DOD => NLW_scanlinecache_reg_192_255_42_44_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_45_47: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(45),
      DIB => scanlinedin(46),
      DIC => scanlinedin(47),
      DID => '0',
      DOA => scanlinecache_reg_192_255_45_47_n_0,
      DOB => scanlinecache_reg_192_255_45_47_n_1,
      DOC => scanlinecache_reg_192_255_45_47_n_2,
      DOD => NLW_scanlinecache_reg_192_255_45_47_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_48_50: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(48),
      DIB => scanlinedin(49),
      DIC => scanlinedin(50),
      DID => '0',
      DOA => scanlinecache_reg_192_255_48_50_n_0,
      DOB => scanlinecache_reg_192_255_48_50_n_1,
      DOC => scanlinecache_reg_192_255_48_50_n_2,
      DOD => NLW_scanlinecache_reg_192_255_48_50_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_51_53: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(51),
      DIB => scanlinedin(52),
      DIC => scanlinedin(53),
      DID => '0',
      DOA => scanlinecache_reg_192_255_51_53_n_0,
      DOB => scanlinecache_reg_192_255_51_53_n_1,
      DOC => scanlinecache_reg_192_255_51_53_n_2,
      DOD => NLW_scanlinecache_reg_192_255_51_53_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_54_56: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(54),
      DIB => scanlinedin(55),
      DIC => scanlinedin(56),
      DID => '0',
      DOA => scanlinecache_reg_192_255_54_56_n_0,
      DOB => scanlinecache_reg_192_255_54_56_n_1,
      DOC => scanlinecache_reg_192_255_54_56_n_2,
      DOD => NLW_scanlinecache_reg_192_255_54_56_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_57_59: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(57),
      DIB => scanlinedin(58),
      DIC => scanlinedin(59),
      DID => '0',
      DOA => scanlinecache_reg_192_255_57_59_n_0,
      DOB => scanlinecache_reg_192_255_57_59_n_1,
      DOC => scanlinecache_reg_192_255_57_59_n_2,
      DOD => NLW_scanlinecache_reg_192_255_57_59_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_60_62: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(60),
      DIB => scanlinedin(61),
      DIC => scanlinedin(62),
      DID => '0',
      DOA => scanlinecache_reg_192_255_60_62_n_0,
      DOB => scanlinecache_reg_192_255_60_62_n_1,
      DOC => scanlinecache_reg_192_255_60_62_n_2,
      DOD => NLW_scanlinecache_reg_192_255_60_62_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_63_63: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"FFFFFFFFFFFFFFFF"
    )
        port map (
      A0 => scanlinewa(0),
      A1 => scanlinewa(1),
      A2 => scanlinewa(2),
      A3 => scanlinewa(3),
      A4 => scanlinewa(4),
      A5 => scanlinewa(5),
      D => scanlinedin(63),
      DPO => scanlinecache_reg_192_255_63_63_n_0,
      DPRA0 => scanlinera(0),
      DPRA1 => scanlinera(1),
      DPRA2 => scanlinera(2),
      DPRA3 => scanlinera(3),
      DPRA4 => scanlinera(4),
      DPRA5 => scanlinera(5),
      SPO => NLW_scanlinecache_reg_192_255_63_63_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(6),
      DIB => scanlinedin(7),
      DIC => scanlinedin(8),
      DID => '0',
      DOA => scanlinecache_reg_192_255_6_8_n_0,
      DOB => scanlinecache_reg_192_255_6_8_n_1,
      DOC => scanlinecache_reg_192_255_6_8_n_2,
      DOD => NLW_scanlinecache_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_192_255_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(9),
      DIB => scanlinedin(10),
      DIC => scanlinedin(11),
      DID => '0',
      DOA => scanlinecache_reg_192_255_9_11_n_0,
      DOB => scanlinecache_reg_192_255_9_11_n_1,
      DOC => scanlinecache_reg_192_255_9_11_n_2,
      DOD => NLW_scanlinecache_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_192_255_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(0),
      DIB => scanlinedin(1),
      DIC => scanlinedin(2),
      DID => '0',
      DOA => scanlinecache_reg_64_127_0_2_n_0,
      DOB => scanlinecache_reg_64_127_0_2_n_1,
      DOC => scanlinecache_reg_64_127_0_2_n_2,
      DOD => NLW_scanlinecache_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => scanlinewa(7),
      I1 => scanlinewa(6),
      I2 => scanlinewe,
      O => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_12_14: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(12),
      DIB => scanlinedin(13),
      DIC => scanlinedin(14),
      DID => '0',
      DOA => scanlinecache_reg_64_127_12_14_n_0,
      DOB => scanlinecache_reg_64_127_12_14_n_1,
      DOC => scanlinecache_reg_64_127_12_14_n_2,
      DOD => NLW_scanlinecache_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_15_17: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(15),
      DIB => scanlinedin(16),
      DIC => scanlinedin(17),
      DID => '0',
      DOA => scanlinecache_reg_64_127_15_17_n_0,
      DOB => scanlinecache_reg_64_127_15_17_n_1,
      DOC => scanlinecache_reg_64_127_15_17_n_2,
      DOD => NLW_scanlinecache_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_18_20: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(18),
      DIB => scanlinedin(19),
      DIC => scanlinedin(20),
      DID => '0',
      DOA => scanlinecache_reg_64_127_18_20_n_0,
      DOB => scanlinecache_reg_64_127_18_20_n_1,
      DOC => scanlinecache_reg_64_127_18_20_n_2,
      DOD => NLW_scanlinecache_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_21_23: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(21),
      DIB => scanlinedin(22),
      DIC => scanlinedin(23),
      DID => '0',
      DOA => scanlinecache_reg_64_127_21_23_n_0,
      DOB => scanlinecache_reg_64_127_21_23_n_1,
      DOC => scanlinecache_reg_64_127_21_23_n_2,
      DOD => NLW_scanlinecache_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_24_26: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(24),
      DIB => scanlinedin(25),
      DIC => scanlinedin(26),
      DID => '0',
      DOA => scanlinecache_reg_64_127_24_26_n_0,
      DOB => scanlinecache_reg_64_127_24_26_n_1,
      DOC => scanlinecache_reg_64_127_24_26_n_2,
      DOD => NLW_scanlinecache_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_27_29: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(27),
      DIB => scanlinedin(28),
      DIC => scanlinedin(29),
      DID => '0',
      DOA => scanlinecache_reg_64_127_27_29_n_0,
      DOB => scanlinecache_reg_64_127_27_29_n_1,
      DOC => scanlinecache_reg_64_127_27_29_n_2,
      DOD => NLW_scanlinecache_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_30_32: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(30),
      DIB => scanlinedin(31),
      DIC => scanlinedin(32),
      DID => '0',
      DOA => scanlinecache_reg_64_127_30_32_n_0,
      DOB => scanlinecache_reg_64_127_30_32_n_1,
      DOC => scanlinecache_reg_64_127_30_32_n_2,
      DOD => NLW_scanlinecache_reg_64_127_30_32_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_33_35: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(33),
      DIB => scanlinedin(34),
      DIC => scanlinedin(35),
      DID => '0',
      DOA => scanlinecache_reg_64_127_33_35_n_0,
      DOB => scanlinecache_reg_64_127_33_35_n_1,
      DOC => scanlinecache_reg_64_127_33_35_n_2,
      DOD => NLW_scanlinecache_reg_64_127_33_35_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_36_38: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(36),
      DIB => scanlinedin(37),
      DIC => scanlinedin(38),
      DID => '0',
      DOA => scanlinecache_reg_64_127_36_38_n_0,
      DOB => scanlinecache_reg_64_127_36_38_n_1,
      DOC => scanlinecache_reg_64_127_36_38_n_2,
      DOD => NLW_scanlinecache_reg_64_127_36_38_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_39_41: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"AAAAAAAAAAAAAAAA",
      INIT_C => X"CCCCCCCCCCCCCCCC",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(39),
      DIB => scanlinedin(40),
      DIC => scanlinedin(41),
      DID => '0',
      DOA => scanlinecache_reg_64_127_39_41_n_0,
      DOB => scanlinecache_reg_64_127_39_41_n_1,
      DOC => scanlinecache_reg_64_127_39_41_n_2,
      DOD => NLW_scanlinecache_reg_64_127_39_41_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(3),
      DIB => scanlinedin(4),
      DIC => scanlinedin(5),
      DID => '0',
      DOA => scanlinecache_reg_64_127_3_5_n_0,
      DOB => scanlinecache_reg_64_127_3_5_n_1,
      DOC => scanlinecache_reg_64_127_3_5_n_2,
      DOD => NLW_scanlinecache_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_42_44: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"F0F0F0F0F0F0F0F0",
      INIT_B => X"FF00FF00FF00FF00",
      INIT_C => X"FFFF0000FFFF0000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(42),
      DIB => scanlinedin(43),
      DIC => scanlinedin(44),
      DID => '0',
      DOA => scanlinecache_reg_64_127_42_44_n_0,
      DOB => scanlinecache_reg_64_127_42_44_n_1,
      DOC => scanlinecache_reg_64_127_42_44_n_2,
      DOD => NLW_scanlinecache_reg_64_127_42_44_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_45_47: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFF00000000",
      INIT_B => X"FFFFFFFFFFFFFFFF",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(45),
      DIB => scanlinedin(46),
      DIC => scanlinedin(47),
      DID => '0',
      DOA => scanlinecache_reg_64_127_45_47_n_0,
      DOB => scanlinecache_reg_64_127_45_47_n_1,
      DOC => scanlinecache_reg_64_127_45_47_n_2,
      DOD => NLW_scanlinecache_reg_64_127_45_47_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_48_50: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"AAAAAAAAAAAAAAAA",
      INIT_B => X"CCCCCCCCCCCCCCCC",
      INIT_C => X"F0F0F0F0F0F0F0F0",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(48),
      DIB => scanlinedin(49),
      DIC => scanlinedin(50),
      DID => '0',
      DOA => scanlinecache_reg_64_127_48_50_n_0,
      DOB => scanlinecache_reg_64_127_48_50_n_1,
      DOC => scanlinecache_reg_64_127_48_50_n_2,
      DOD => NLW_scanlinecache_reg_64_127_48_50_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_51_53: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FF00FF00FF00FF00",
      INIT_B => X"FFFF0000FFFF0000",
      INIT_C => X"FFFFFFFF00000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(51),
      DIB => scanlinedin(52),
      DIC => scanlinedin(53),
      DID => '0',
      DOA => scanlinecache_reg_64_127_51_53_n_0,
      DOB => scanlinecache_reg_64_127_51_53_n_1,
      DOC => scanlinecache_reg_64_127_51_53_n_2,
      DOD => NLW_scanlinecache_reg_64_127_51_53_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_54_56: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(54),
      DIB => scanlinedin(55),
      DIC => scanlinedin(56),
      DID => '0',
      DOA => scanlinecache_reg_64_127_54_56_n_0,
      DOB => scanlinecache_reg_64_127_54_56_n_1,
      DOC => scanlinecache_reg_64_127_54_56_n_2,
      DOD => NLW_scanlinecache_reg_64_127_54_56_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_57_59: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(57),
      DIB => scanlinedin(58),
      DIC => scanlinedin(59),
      DID => '0',
      DOA => scanlinecache_reg_64_127_57_59_n_0,
      DOB => scanlinecache_reg_64_127_57_59_n_1,
      DOC => scanlinecache_reg_64_127_57_59_n_2,
      DOD => NLW_scanlinecache_reg_64_127_57_59_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_60_62: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFF0000FFFF0000",
      INIT_B => X"FFFFFFFF00000000",
      INIT_C => X"FFFFFFFFFFFFFFFF",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(60),
      DIB => scanlinedin(61),
      DIC => scanlinedin(62),
      DID => '0',
      DOA => scanlinecache_reg_64_127_60_62_n_0,
      DOB => scanlinecache_reg_64_127_60_62_n_1,
      DOC => scanlinecache_reg_64_127_60_62_n_2,
      DOD => NLW_scanlinecache_reg_64_127_60_62_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_63_63: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => scanlinewa(0),
      A1 => scanlinewa(1),
      A2 => scanlinewa(2),
      A3 => scanlinewa(3),
      A4 => scanlinewa(4),
      A5 => scanlinewa(5),
      D => scanlinedin(63),
      DPO => scanlinecache_reg_64_127_63_63_n_0,
      DPRA0 => scanlinera(0),
      DPRA1 => scanlinera(1),
      DPRA2 => scanlinera(2),
      DPRA3 => scanlinera(3),
      DPRA4 => scanlinera(4),
      DPRA5 => scanlinera(5),
      SPO => NLW_scanlinecache_reg_64_127_63_63_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_6_8: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"FFFFFFFFFFFFFFFF",
      INIT_B => X"0000000000000000",
      INIT_C => X"AAAAAAAAAAAAAAAA",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(6),
      DIB => scanlinedin(7),
      DIC => scanlinedin(8),
      DID => '0',
      DOA => scanlinecache_reg_64_127_6_8_n_0,
      DOB => scanlinecache_reg_64_127_6_8_n_1,
      DOC => scanlinecache_reg_64_127_6_8_n_2,
      DOD => NLW_scanlinecache_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
scanlinecache_reg_64_127_9_11: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"CCCCCCCCCCCCCCCC",
      INIT_B => X"F0F0F0F0F0F0F0F0",
      INIT_C => X"FF00FF00FF00FF00",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => scanlinera(5 downto 0),
      ADDRB(5 downto 0) => scanlinera(5 downto 0),
      ADDRC(5 downto 0) => scanlinera(5 downto 0),
      ADDRD(5 downto 0) => scanlinewa(5 downto 0),
      DIA => scanlinedin(9),
      DIB => scanlinedin(10),
      DIC => scanlinedin(11),
      DID => '0',
      DOA => scanlinecache_reg_64_127_9_11_n_0,
      DOB => scanlinecache_reg_64_127_9_11_n_1,
      DOC => scanlinecache_reg_64_127_9_11_n_2,
      DOD => NLW_scanlinecache_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => scanlinecache_reg_64_127_0_2_i_1_n_0
    );
\scanlinedin[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \scanstate_reg_n_0_[2]\,
      I1 => m_axi_rvalid,
      I2 => \scanstate_reg_n_0_[1]\,
      I3 => \scanstate_reg_n_0_[0]\,
      I4 => aresetn,
      O => \scanlinedin[63]_i_1_n_0\
    );
\scanlinedin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(0),
      Q => scanlinedin(0),
      R => '0'
    );
\scanlinedin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(10),
      Q => scanlinedin(10),
      R => '0'
    );
\scanlinedin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(11),
      Q => scanlinedin(11),
      R => '0'
    );
\scanlinedin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(12),
      Q => scanlinedin(12),
      R => '0'
    );
\scanlinedin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(13),
      Q => scanlinedin(13),
      R => '0'
    );
\scanlinedin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(14),
      Q => scanlinedin(14),
      R => '0'
    );
\scanlinedin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(15),
      Q => scanlinedin(15),
      R => '0'
    );
\scanlinedin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(16),
      Q => scanlinedin(16),
      R => '0'
    );
\scanlinedin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(17),
      Q => scanlinedin(17),
      R => '0'
    );
\scanlinedin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(18),
      Q => scanlinedin(18),
      R => '0'
    );
\scanlinedin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(19),
      Q => scanlinedin(19),
      R => '0'
    );
\scanlinedin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(1),
      Q => scanlinedin(1),
      R => '0'
    );
\scanlinedin_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(20),
      Q => scanlinedin(20),
      R => '0'
    );
\scanlinedin_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(21),
      Q => scanlinedin(21),
      R => '0'
    );
\scanlinedin_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(22),
      Q => scanlinedin(22),
      R => '0'
    );
\scanlinedin_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(23),
      Q => scanlinedin(23),
      R => '0'
    );
\scanlinedin_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(24),
      Q => scanlinedin(24),
      R => '0'
    );
\scanlinedin_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(25),
      Q => scanlinedin(25),
      R => '0'
    );
\scanlinedin_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(26),
      Q => scanlinedin(26),
      R => '0'
    );
\scanlinedin_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(27),
      Q => scanlinedin(27),
      R => '0'
    );
\scanlinedin_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(28),
      Q => scanlinedin(28),
      R => '0'
    );
\scanlinedin_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(29),
      Q => scanlinedin(29),
      R => '0'
    );
\scanlinedin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(2),
      Q => scanlinedin(2),
      R => '0'
    );
\scanlinedin_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(30),
      Q => scanlinedin(30),
      R => '0'
    );
\scanlinedin_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(31),
      Q => scanlinedin(31),
      R => '0'
    );
\scanlinedin_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(32),
      Q => scanlinedin(32),
      R => '0'
    );
\scanlinedin_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(33),
      Q => scanlinedin(33),
      R => '0'
    );
\scanlinedin_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(34),
      Q => scanlinedin(34),
      R => '0'
    );
\scanlinedin_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(35),
      Q => scanlinedin(35),
      R => '0'
    );
\scanlinedin_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(36),
      Q => scanlinedin(36),
      R => '0'
    );
\scanlinedin_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(37),
      Q => scanlinedin(37),
      R => '0'
    );
\scanlinedin_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(38),
      Q => scanlinedin(38),
      R => '0'
    );
\scanlinedin_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(39),
      Q => scanlinedin(39),
      R => '0'
    );
\scanlinedin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(3),
      Q => scanlinedin(3),
      R => '0'
    );
\scanlinedin_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(40),
      Q => scanlinedin(40),
      R => '0'
    );
\scanlinedin_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(41),
      Q => scanlinedin(41),
      R => '0'
    );
\scanlinedin_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(42),
      Q => scanlinedin(42),
      R => '0'
    );
\scanlinedin_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(43),
      Q => scanlinedin(43),
      R => '0'
    );
\scanlinedin_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(44),
      Q => scanlinedin(44),
      R => '0'
    );
\scanlinedin_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(45),
      Q => scanlinedin(45),
      R => '0'
    );
\scanlinedin_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(46),
      Q => scanlinedin(46),
      R => '0'
    );
\scanlinedin_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(47),
      Q => scanlinedin(47),
      R => '0'
    );
\scanlinedin_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(48),
      Q => scanlinedin(48),
      R => '0'
    );
\scanlinedin_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(49),
      Q => scanlinedin(49),
      R => '0'
    );
\scanlinedin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(4),
      Q => scanlinedin(4),
      R => '0'
    );
\scanlinedin_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(50),
      Q => scanlinedin(50),
      R => '0'
    );
\scanlinedin_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(51),
      Q => scanlinedin(51),
      R => '0'
    );
\scanlinedin_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(52),
      Q => scanlinedin(52),
      R => '0'
    );
\scanlinedin_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(53),
      Q => scanlinedin(53),
      R => '0'
    );
\scanlinedin_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(54),
      Q => scanlinedin(54),
      R => '0'
    );
\scanlinedin_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(55),
      Q => scanlinedin(55),
      R => '0'
    );
\scanlinedin_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(56),
      Q => scanlinedin(56),
      R => '0'
    );
\scanlinedin_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(57),
      Q => scanlinedin(57),
      R => '0'
    );
\scanlinedin_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(58),
      Q => scanlinedin(58),
      R => '0'
    );
\scanlinedin_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(59),
      Q => scanlinedin(59),
      R => '0'
    );
\scanlinedin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(5),
      Q => scanlinedin(5),
      R => '0'
    );
\scanlinedin_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(60),
      Q => scanlinedin(60),
      R => '0'
    );
\scanlinedin_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(61),
      Q => scanlinedin(61),
      R => '0'
    );
\scanlinedin_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(62),
      Q => scanlinedin(62),
      R => '0'
    );
\scanlinedin_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(63),
      Q => scanlinedin(63),
      R => '0'
    );
\scanlinedin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(6),
      Q => scanlinedin(6),
      R => '0'
    );
\scanlinedin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(7),
      Q => scanlinedin(7),
      R => '0'
    );
\scanlinedin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(8),
      Q => scanlinedin(8),
      R => '0'
    );
\scanlinedin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin[63]_i_1_n_0\,
      D => m_axi_rdata(9),
      Q => scanlinedin(9),
      R => '0'
    );
\scanlinepre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(0),
      Q => scanlinepre(0),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(1),
      Q => scanlinepre(1),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(2),
      Q => scanlinepre(2),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(3),
      Q => scanlinepre(3),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(4),
      Q => scanlinepre(4),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(5),
      Q => scanlinepre(5),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(6),
      Q => scanlinepre(6),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(7),
      Q => scanlinepre(7),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(8),
      Q => scanlinepre(8),
      R => vpucommandinterface_n_32
    );
\scanlinepre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_y(9),
      Q => scanlinepre(9),
      R => vpucommandinterface_n_32
    );
\scanlinewa[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \scanstate_reg_n_0_[1]\,
      I2 => m_axi_rvalid,
      I3 => \scanstate_reg_n_0_[2]\,
      O => \scanlinedin__0\
    );
\scanlinewa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(0),
      Q => scanlinewa(0),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(1),
      Q => scanlinewa(1),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(2),
      Q => scanlinewa(2),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(3),
      Q => scanlinewa(3),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(4),
      Q => scanlinewa(4),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(5),
      Q => scanlinewa(5),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(6),
      Q => scanlinewa(6),
      R => vpucommandinterface_n_32
    );
\scanlinewa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanlinedin__0\,
      D => rdata_cnt(7),
      Q => scanlinewa(7),
      R => vpucommandinterface_n_32
    );
scanlinewe_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \scanlinedin__0\,
      Q => scanlinewe,
      R => vpucommandinterface_n_32
    );
\scanoffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(0),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(0),
      O => \scanoffset[0]_i_1_n_0\
    );
\scanoffset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[13]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(10),
      O => \scanoffset[10]_i_1_n_0\
    );
\scanoffset[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[13]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(11),
      O => \scanoffset[11]_i_1_n_0\
    );
\scanoffset[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[13]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(12),
      O => \scanoffset[12]_i_1_n_0\
    );
\scanoffset[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[13]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(13),
      O => \scanoffset[13]_i_1_n_0\
    );
\scanoffset[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[17]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(14),
      O => \scanoffset[14]_i_1_n_0\
    );
\scanoffset[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[17]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(15),
      O => \scanoffset[15]_i_1_n_0\
    );
\scanoffset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[17]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(16),
      O => \scanoffset[16]_i_1_n_0\
    );
\scanoffset[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[17]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(17),
      O => \scanoffset[17]_i_1_n_0\
    );
\scanoffset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[21]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(18),
      O => \scanoffset[18]_i_1_n_0\
    );
\scanoffset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[21]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(19),
      O => \scanoffset[19]_i_1_n_0\
    );
\scanoffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(1),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(1),
      O => \scanoffset[1]_i_1_n_0\
    );
\scanoffset[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[21]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(20),
      O => \scanoffset[20]_i_1_n_0\
    );
\scanoffset[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[21]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(21),
      O => \scanoffset[21]_i_1_n_0\
    );
\scanoffset[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[25]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(22),
      O => \scanoffset[22]_i_1_n_0\
    );
\scanoffset[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[25]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(23),
      O => \scanoffset[23]_i_1_n_0\
    );
\scanoffset[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[25]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(24),
      O => \scanoffset[24]_i_1_n_0\
    );
\scanoffset[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[25]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(25),
      O => \scanoffset[25]_i_1_n_0\
    );
\scanoffset[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[29]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(26),
      O => \scanoffset[26]_i_1_n_0\
    );
\scanoffset[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[29]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(27),
      O => \scanoffset[27]_i_1_n_0\
    );
\scanoffset[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[29]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(28),
      O => \scanoffset[28]_i_1_n_0\
    );
\scanoffset[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[29]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(29),
      O => \scanoffset[29]_i_1_n_0\
    );
\scanoffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(2),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(2),
      O => \scanoffset[2]_i_1_n_0\
    );
\scanoffset[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[31]_i_4_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(30),
      O => \scanoffset[30]_i_1_n_0\
    );
\scanoffset[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000008"
    )
        port map (
      I0 => scanoffset1,
      I1 => p_0_out(1),
      I2 => \scanstate_reg_n_0_[1]\,
      I3 => \scanstate_reg_n_0_[0]\,
      I4 => \scanstate_reg_n_0_[2]\,
      O => \scanoffset[31]_i_1_n_0\
    );
\scanoffset[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[31]_i_4_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(31),
      O => \scanoffset[31]_i_2_n_0\
    );
\scanoffset[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => scanline(7),
      I1 => scanline(8),
      I2 => scanline(6),
      O => \scanoffset[31]_i_5_n_0\
    );
\scanoffset[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => scanline(4),
      I1 => scanline(3),
      I2 => scanline(5),
      O => \scanoffset[31]_i_6_n_0\
    );
\scanoffset[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000081"
    )
        port map (
      I0 => lastscanline(1),
      I1 => scanline(0),
      I2 => scanline(1),
      I3 => scanline(2),
      I4 => scanwidth,
      O => \scanoffset[31]_i_7_n_0\
    );
\scanoffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(3),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(3),
      O => \scanoffset[3]_i_1_n_0\
    );
\scanoffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(4),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(4),
      O => \scanoffset[4]_i_1_n_0\
    );
\scanoffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scanoffset(5),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(5),
      O => \scanoffset[5]_i_1_n_0\
    );
\scanoffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[9]_i_2_n_7\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(6),
      O => \scanoffset[6]_i_1_n_0\
    );
\scanoffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[9]_i_2_n_6\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(7),
      O => \scanoffset[7]_i_1_n_0\
    );
\scanoffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[9]_i_2_n_5\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(8),
      O => \scanoffset[8]_i_1_n_0\
    );
\scanoffset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scanoffset_reg[9]_i_2_n_4\,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => scanaddr(9),
      O => \scanoffset[9]_i_1_n_0\
    );
\scanoffset[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => scanoffset(7),
      O => \scanoffset[9]_i_3_n_0\
    );
\scanoffset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[0]_i_1_n_0\,
      Q => scanoffset(0),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[10]_i_1_n_0\,
      Q => scanoffset(10),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[11]_i_1_n_0\,
      Q => scanoffset(11),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[12]_i_1_n_0\,
      Q => scanoffset(12),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[13]_i_1_n_0\,
      Q => scanoffset(13),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[9]_i_2_n_0\,
      CO(3) => \scanoffset_reg[13]_i_2_n_0\,
      CO(2) => \scanoffset_reg[13]_i_2_n_1\,
      CO(1) => \scanoffset_reg[13]_i_2_n_2\,
      CO(0) => \scanoffset_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \scanoffset_reg[13]_i_2_n_4\,
      O(2) => \scanoffset_reg[13]_i_2_n_5\,
      O(1) => \scanoffset_reg[13]_i_2_n_6\,
      O(0) => \scanoffset_reg[13]_i_2_n_7\,
      S(3 downto 0) => scanoffset(13 downto 10)
    );
\scanoffset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[14]_i_1_n_0\,
      Q => scanoffset(14),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[15]_i_1_n_0\,
      Q => scanoffset(15),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[16]_i_1_n_0\,
      Q => scanoffset(16),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[17]_i_1_n_0\,
      Q => scanoffset(17),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[13]_i_2_n_0\,
      CO(3) => \scanoffset_reg[17]_i_2_n_0\,
      CO(2) => \scanoffset_reg[17]_i_2_n_1\,
      CO(1) => \scanoffset_reg[17]_i_2_n_2\,
      CO(0) => \scanoffset_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \scanoffset_reg[17]_i_2_n_4\,
      O(2) => \scanoffset_reg[17]_i_2_n_5\,
      O(1) => \scanoffset_reg[17]_i_2_n_6\,
      O(0) => \scanoffset_reg[17]_i_2_n_7\,
      S(3 downto 0) => scanoffset(17 downto 14)
    );
\scanoffset_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[18]_i_1_n_0\,
      Q => scanoffset(18),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[19]_i_1_n_0\,
      Q => scanoffset(19),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[1]_i_1_n_0\,
      Q => scanoffset(1),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[20]_i_1_n_0\,
      Q => scanoffset(20),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[21]_i_1_n_0\,
      Q => scanoffset(21),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[17]_i_2_n_0\,
      CO(3) => \scanoffset_reg[21]_i_2_n_0\,
      CO(2) => \scanoffset_reg[21]_i_2_n_1\,
      CO(1) => \scanoffset_reg[21]_i_2_n_2\,
      CO(0) => \scanoffset_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \scanoffset_reg[21]_i_2_n_4\,
      O(2) => \scanoffset_reg[21]_i_2_n_5\,
      O(1) => \scanoffset_reg[21]_i_2_n_6\,
      O(0) => \scanoffset_reg[21]_i_2_n_7\,
      S(3 downto 0) => scanoffset(21 downto 18)
    );
\scanoffset_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[22]_i_1_n_0\,
      Q => scanoffset(22),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[23]_i_1_n_0\,
      Q => scanoffset(23),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[24]_i_1_n_0\,
      Q => scanoffset(24),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[25]_i_1_n_0\,
      Q => scanoffset(25),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[21]_i_2_n_0\,
      CO(3) => \scanoffset_reg[25]_i_2_n_0\,
      CO(2) => \scanoffset_reg[25]_i_2_n_1\,
      CO(1) => \scanoffset_reg[25]_i_2_n_2\,
      CO(0) => \scanoffset_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \scanoffset_reg[25]_i_2_n_4\,
      O(2) => \scanoffset_reg[25]_i_2_n_5\,
      O(1) => \scanoffset_reg[25]_i_2_n_6\,
      O(0) => \scanoffset_reg[25]_i_2_n_7\,
      S(3 downto 0) => scanoffset(25 downto 22)
    );
\scanoffset_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[26]_i_1_n_0\,
      Q => scanoffset(26),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[27]_i_1_n_0\,
      Q => scanoffset(27),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[28]_i_1_n_0\,
      Q => scanoffset(28),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[29]_i_1_n_0\,
      Q => scanoffset(29),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[25]_i_2_n_0\,
      CO(3) => \scanoffset_reg[29]_i_2_n_0\,
      CO(2) => \scanoffset_reg[29]_i_2_n_1\,
      CO(1) => \scanoffset_reg[29]_i_2_n_2\,
      CO(0) => \scanoffset_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \scanoffset_reg[29]_i_2_n_4\,
      O(2) => \scanoffset_reg[29]_i_2_n_5\,
      O(1) => \scanoffset_reg[29]_i_2_n_6\,
      O(0) => \scanoffset_reg[29]_i_2_n_7\,
      S(3 downto 0) => scanoffset(29 downto 26)
    );
\scanoffset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[2]_i_1_n_0\,
      Q => scanoffset(2),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[30]_i_1_n_0\,
      Q => scanoffset(30),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[31]_i_2_n_0\,
      Q => scanoffset(31),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => scanoffset1,
      CO(2) => \scanoffset_reg[31]_i_3_n_1\,
      CO(1) => \scanoffset_reg[31]_i_3_n_2\,
      CO(0) => \scanoffset_reg[31]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_scanoffset_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => scanline(9),
      S(2) => \scanoffset[31]_i_5_n_0\,
      S(1) => \scanoffset[31]_i_6_n_0\,
      S(0) => \scanoffset[31]_i_7_n_0\
    );
\scanoffset_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \scanoffset_reg[29]_i_2_n_0\,
      CO(3 downto 1) => \NLW_scanoffset_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \scanoffset_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_scanoffset_reg[31]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \scanoffset_reg[31]_i_4_n_6\,
      O(0) => \scanoffset_reg[31]_i_4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => scanoffset(31 downto 30)
    );
\scanoffset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[3]_i_1_n_0\,
      Q => scanoffset(3),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[4]_i_1_n_0\,
      Q => scanoffset(4),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[5]_i_1_n_0\,
      Q => scanoffset(5),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[6]_i_1_n_0\,
      Q => scanoffset(6),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[7]_i_1_n_0\,
      Q => scanoffset(7),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[8]_i_1_n_0\,
      Q => scanoffset(8),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \scanoffset[31]_i_1_n_0\,
      D => \scanoffset[9]_i_1_n_0\,
      Q => scanoffset(9),
      R => vpucommandinterface_n_32
    );
\scanoffset_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \scanoffset_reg[9]_i_2_n_0\,
      CO(2) => \scanoffset_reg[9]_i_2_n_1\,
      CO(1) => \scanoffset_reg[9]_i_2_n_2\,
      CO(0) => \scanoffset_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => scanoffset(7),
      DI(0) => '0',
      O(3) => \scanoffset_reg[9]_i_2_n_4\,
      O(2) => \scanoffset_reg[9]_i_2_n_5\,
      O(1) => \scanoffset_reg[9]_i_2_n_6\,
      O(0) => \scanoffset_reg[9]_i_2_n_7\,
      S(3 downto 2) => scanoffset(9 downto 8),
      S(1) => \scanoffset[9]_i_3_n_0\,
      S(0) => scanoffset(6)
    );
\scanpixel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(0),
      Q => scanpixel(0),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(1),
      Q => scanpixel(1),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(2),
      Q => scanpixel(2),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(3),
      Q => scanpixel(3),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(4),
      Q => scanpixel(4),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(5),
      Q => scanpixel(5),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(6),
      Q => scanpixel(6),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(7),
      Q => scanpixel(7),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(8),
      Q => scanpixel(8),
      R => vpucommandinterface_n_32
    );
\scanpixel_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => scanpixelpre(9),
      Q => scanpixel(9),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(0),
      Q => scanpixelpre(0),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(1),
      Q => scanpixelpre(1),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(2),
      Q => scanpixelpre(2),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(3),
      Q => scanpixelpre(3),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(4),
      Q => scanpixelpre(4),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(5),
      Q => scanpixelpre(5),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(6),
      Q => scanpixelpre(6),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(7),
      Q => scanpixelpre(7),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(8),
      Q => scanpixelpre(8),
      R => vpucommandinterface_n_32
    );
\scanpixelpre_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => video_x(9),
      Q => scanpixelpre(9),
      R => vpucommandinterface_n_32
    );
\scanstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFE00FCFCFC"
    )
        port map (
      I0 => \scanstate[0]_i_2_n_0\,
      I1 => \scanstate[0]_i_3_n_0\,
      I2 => \scanstate[0]_i_4_n_0\,
      I3 => \scanstate_reg_n_0_[2]\,
      I4 => \scanstate_reg_n_0_[1]\,
      I5 => \scanstate_reg_n_0_[0]\,
      O => \scanstate[0]_i_1_n_0\
    );
\scanstate[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \scanstate[0]_i_5_n_0\,
      I1 => scanpixel(7),
      I2 => scanpixel(4),
      I3 => scanpixel(6),
      I4 => scanpixel(3),
      I5 => \scanstate[0]_i_6_n_0\,
      O => \scanstate[0]_i_2_n_0\
    );
\scanstate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF74440000"
    )
        port map (
      I0 => burststate(0),
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => m_axi_rlast,
      I3 => m_axi_rvalid,
      I4 => \scanstate_reg_n_0_[2]\,
      I5 => \scanstate[0]_i_7_n_0\,
      O => \scanstate[0]_i_3_n_0\
    );
\scanstate[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \scanstate_reg_n_0_[0]\,
      I1 => \scanstate_reg_n_0_[1]\,
      I2 => p_0_out(1),
      I3 => scanoffset1,
      I4 => \scanstate_reg_n_0_[2]\,
      O => \scanstate[0]_i_4_n_0\
    );
\scanstate[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => scanline(0),
      I1 => scanwidth,
      I2 => scanpixel(1),
      I3 => scanpixel(2),
      O => \scanstate[0]_i_5_n_0\
    );
\scanstate[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => scanpixel(8),
      I1 => scanpixel(0),
      I2 => scanpixel(9),
      I3 => scanpixel(5),
      O => \scanstate[0]_i_6_n_0\
    );
\scanstate[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => m_axi_arready,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \scanstate_reg_n_0_[1]\,
      I3 => \scanstate_reg_n_0_[2]\,
      O => \scanstate[0]_i_7_n_0\
    );
\scanstate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFFFEAEAAAAA"
    )
        port map (
      I0 => \scanstate[1]_i_2_n_0\,
      I1 => burststate(0),
      I2 => \scanstate_reg_n_0_[0]\,
      I3 => m_axi_arready,
      I4 => \scanstate_reg_n_0_[2]\,
      I5 => \scanstate_reg_n_0_[1]\,
      O => \scanstate[1]_i_1_n_0\
    );
\scanstate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \burststate[9]_i_3_n_0\,
      I1 => \scanstate[1]_i_3_n_0\,
      I2 => scanline(6),
      I3 => scanline(7),
      I4 => scanline(8),
      I5 => scanline(0),
      O => \scanstate[1]_i_2_n_0\
    );
\scanstate[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => scanline(3),
      I1 => scanline(5),
      I2 => scanline(9),
      I3 => scanline(4),
      I4 => scanline(2),
      I5 => scanline(1),
      O => \scanstate[1]_i_3_n_0\
    );
\scanstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F830"
    )
        port map (
      I0 => m_axi_arready,
      I1 => \scanstate_reg_n_0_[0]\,
      I2 => \scanstate_reg_n_0_[2]\,
      I3 => \scanstate_reg_n_0_[1]\,
      O => \scanstate[2]_i_1_n_0\
    );
\scanstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \scanstate[0]_i_1_n_0\,
      Q => \scanstate_reg_n_0_[0]\,
      R => vpucommandinterface_n_32
    );
\scanstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \scanstate[1]_i_1_n_0\,
      Q => \scanstate_reg_n_0_[1]\,
      R => vpucommandinterface_n_32
    );
\scanstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \scanstate[2]_i_1_n_0\,
      Q => \scanstate_reg_n_0_[2]\,
      R => vpucommandinterface_n_32
    );
scanwidth_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_45,
      D => vpufifodout(1),
      Q => scanwidth,
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(0),
      Q => vpucmd(0),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(1),
      Q => vpucmd(1),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(2),
      Q => \vpucmd__0\(2),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(3),
      Q => \vpucmd__0\(3),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(4),
      Q => \vpucmd__0\(4),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(5),
      Q => \vpucmd__0\(5),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(6),
      Q => \vpucmd__0\(6),
      R => vpucommandinterface_n_32
    );
\vpucmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => vpucommandinterface_n_46,
      D => vpufifodout(7),
      Q => \vpucmd__0\(7),
      R => vpucommandinterface_n_32
    );
vpucommandinterface: entity work.blockone_videomodule_0_0_commandqueue
     port map (
      D(31 downto 0) => vpufifodout(31 downto 0),
      E(0) => vpucommandinterface_n_42,
      Q(0) => vpucmd(1),
      SR(0) => vpucommandinterface_n_32,
      aclk => aclk,
      \bbstub_dout[2]\(1) => p_2_in(5),
      \bbstub_dout[2]\(0) => p_2_in(3),
      cmdmode(2 downto 0) => cmdmode(2 downto 0),
      \cmdmode_reg[0]\ => vpucommandinterface_n_43,
      \cmdmode_reg[0]_0\(0) => vpucommandinterface_n_44,
      \cmdmode_reg[0]_1\ => vpucommandinterface_n_45,
      \cmdmode_reg[0]_2\(0) => vpucommandinterface_n_46,
      \cmdmode_reg[0]_3\ => \cmdmode[0]_i_2_n_0\,
      \cmdmode_reg[1]\ => \cmdmode[1]_i_2_n_0\,
      \cmdmode_reg[2]\ => vpucommandinterface_n_40,
      \cmdmode_reg[2]_0\ => vpucommandinterface_n_41,
      \cmdmode_reg[2]_1\ => \cmdmode[2]_i_2_n_0\,
      lastscanline0(0) => lastscanline0(0),
      \m_axi_rdata_reg[42]_0\(10 downto 1) => scanline(9 downto 0),
      \m_axi_rdata_reg[42]_0\(0) => blanktoggle,
      \out\ => aresetn,
      rd_en => cmdre,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(10 downto 0) => s_axi_rdata(10 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \vpucmd_reg[1]\ => vpucommandinterface_n_39
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0_videomodule is
  port (
    aclk : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    pixelClockx5 : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    HDMI_CLK_p : out STD_LOGIC;
    HDMI_CLK_n : out STD_LOGIC;
    HDMI_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HDMI_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    audioSampleInputLR : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockone_videomodule_0_0_videomodule : entity is "videomodule";
end blockone_videomodule_0_0_videomodule;

architecture STRUCTURE of blockone_videomodule_0_0_videomodule is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 42 downto 32 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of HDMI_CLK_n : signal is "xilinx.com:signal:clock:1.0 HDMI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of HDMI_CLK_n : signal is "FREQ_HZ 125000000 ";
  attribute X_INTERFACE_INFO of HDMI_CLK_p : signal is "xilinx.com:signal:clock:1.0 HDMI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of HDMI_CLK_p : signal is "FREQ_HZ 125000000 ";
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(5) <= \<const0>\;
  m_axi_arid(4) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \^m_axi_arlen\(3);
  m_axi_arlen(2) <= \^m_axi_arlen\(3);
  m_axi_arlen(1) <= \^m_axi_arlen\(3);
  m_axi_arlen(0) <= \^m_axi_arlen\(3);
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(5) <= \<const0>\;
  m_axi_awid(4) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(5) <= \<const0>\;
  m_axi_wid(4) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_bid(5) <= \<const0>\;
  s_axi_bid(4) <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42 downto 32) <= \^s_axi_rdata\(42 downto 32);
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10 downto 0) <= \^s_axi_rdata\(42 downto 32);
  s_axi_rid(5) <= \<const0>\;
  s_axi_rid(4) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
videocoreInst: entity work.blockone_videomodule_0_0_videocore
     port map (
      HDMI_CLK_n => HDMI_CLK_n,
      HDMI_CLK_p => HDMI_CLK_p,
      HDMI_TMDS_n(2 downto 0) => HDMI_TMDS_n(2 downto 0),
      HDMI_TMDS_p(2 downto 0) => HDMI_TMDS_p(2 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      audioSampleInputLR(31 downto 0) => audioSampleInputLR(31 downto 0),
      audiosampleclk => audiosampleclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arlen(0) => \^m_axi_arlen\(3),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      pixelClock => pixelClock,
      pixelClockx5 => pixelClockx5,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(10 downto 0) => \^s_axi_rdata\(42 downto 32),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockone_videomodule_0_0 is
  port (
    aclk : in STD_LOGIC;
    pixelClock : in STD_LOGIC;
    pixelClockx5 : in STD_LOGIC;
    audiosampleclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    HDMI_CLK_p : out STD_LOGIC;
    HDMI_CLK_n : out STD_LOGIC;
    HDMI_TMDS_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HDMI_TMDS_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    audioSampleInputLR : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blockone_videomodule_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blockone_videomodule_0_0 : entity is "blockone_videomodule_0_0,videomodule,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of blockone_videomodule_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of blockone_videomodule_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of blockone_videomodule_0_0 : entity is "videomodule,Vivado 2024.2.2";
end blockone_videomodule_0_0;

architecture STRUCTURE of blockone_videomodule_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 11 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of HDMI_CLK_n : signal is "xilinx.com:signal:clock:1.0 HDMI_CLK_n CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of HDMI_CLK_n : signal is "master";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of HDMI_CLK_n : signal is "XIL_INTERFACENAME HDMI_CLK_n, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN blockone_videomodule_0_0_HDMI_CLK_n, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of HDMI_CLK_p : signal is "xilinx.com:signal:clock:1.0 HDMI_CLK CLK";
  attribute X_INTERFACE_MODE of HDMI_CLK_p : signal is "master";
  attribute X_INTERFACE_PARAMETER of HDMI_CLK_p : signal is "XIL_INTERFACENAME HDMI_CLK, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN blockone_videomodule_0_0_HDMI_CLK_p, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_MODE of aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axi:s_axi, FREQ_HZ 166666672, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN blockone_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_MODE of aresetn : signal is "slave";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute X_INTERFACE_MODE of m_axi_arready : signal is "master";
  attribute X_INTERFACE_PARAMETER of m_axi_arready : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 64, PROTOCOL AXI3, FREQ_HZ 166666672, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN blockone_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_MODE of s_axi_arready : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_arready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 64, PROTOCOL AXI3, FREQ_HZ 166666672, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN blockone_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 s_axi RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 s_axi WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute X_INTERFACE_INFO of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARID";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute X_INTERFACE_INFO of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute X_INTERFACE_INFO of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 m_axi ARQOS";
  attribute X_INTERFACE_INFO of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWID";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 m_axi AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 m_axi BID";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute X_INTERFACE_INFO of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 m_axi RID";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute X_INTERFACE_INFO of m_axi_wid : signal is "xilinx.com:interface:aximm:1.0 m_axi WID";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 s_axi ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 s_axi ARCACHE";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 s_axi ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 s_axi ARLOCK";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 s_axi ARQOS";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 s_axi ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 s_axi AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 s_axi AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 s_axi AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 s_axi AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 s_axi AWQOS";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 s_axi AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 s_axi BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 s_axi RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wid : signal is "xilinx.com:interface:aximm:1.0 s_axi WID";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(5) <= \<const0>\;
  m_axi_arid(4) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const1>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(5) <= \<const0>\;
  m_axi_awid(4) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(5) <= \<const0>\;
  m_axi_wid(4) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_bid(5) <= \<const0>\;
  s_axi_bid(4) <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42 downto 32) <= \^s_axi_rdata\(42 downto 32);
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10 downto 0) <= \^s_axi_rdata\(10 downto 0);
  s_axi_rid(5) <= \<const0>\;
  s_axi_rid(4) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.blockone_videomodule_0_0_videomodule
     port map (
      HDMI_CLK_n => HDMI_CLK_n,
      HDMI_CLK_p => HDMI_CLK_p,
      HDMI_TMDS_n(2 downto 0) => HDMI_TMDS_n(2 downto 0),
      HDMI_TMDS_p(2 downto 0) => HDMI_TMDS_p(2 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      audioSampleInputLR(31 downto 0) => audioSampleInputLR(31 downto 0),
      audiosampleclk => audiosampleclk,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(5 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(5 downto 0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arlock(1 downto 0) => NLW_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(5 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(5 downto 0),
      m_axi_awlen(3 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(1 downto 0) => NLW_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(5 downto 0) => B"000000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rid(5 downto 0) => B"000000",
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(5 downto 0) => NLW_inst_m_axi_wid_UNCONNECTED(5 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      pixelClock => pixelClock,
      pixelClockx5 => pixelClockx5,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(5 downto 0) => B"000000",
      s_axi_arlen(3 downto 0) => B"0000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(5 downto 0) => B"000000",
      s_axi_awlen(3 downto 0) => B"0000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => NLW_inst_s_axi_bid_UNCONNECTED(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(63 downto 43) => NLW_inst_s_axi_rdata_UNCONNECTED(63 downto 43),
      s_axi_rdata(42 downto 32) => \^s_axi_rdata\(42 downto 32),
      s_axi_rdata(31 downto 11) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 11),
      s_axi_rdata(10 downto 0) => \^s_axi_rdata\(10 downto 0),
      s_axi_rid(5 downto 0) => NLW_inst_s_axi_rid_UNCONNECTED(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(63 downto 32) => B"00000000000000000000000000000000",
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wid(5 downto 0) => B"000000",
      s_axi_wlast => '0',
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
