
*** Running vivado
    with args -log design_lab19_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_lab19_wrapper.tcl -notrace



****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Sun Mar 16 11:45:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_lab19_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_lab19_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_bram_ctrl_0_0/design_lab19_axi_bram_ctrl_0_0.dcp' for cell 'design_lab19_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_bram_ctrl_0_bram_0/design_lab19_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_lab19_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/design_lab19_axi_smc_0.dcp' for cell 'design_lab19_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0.dcp' for cell 'design_lab19_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/design_lab19_jtag_axi_0_0.dcp' for cell 'design_lab19_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_rst_clk_wiz_100M_0/design_lab19_rst_clk_wiz_100M_0.dcp' for cell 'design_lab19_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_system_ila_0_0/design_lab19_system_ila_0_0.dcp' for cell 'design_lab19_i/system_ila_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 764.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_lab19_i/jtag_axi_0 UUID: 6cb56d29-d39d-5374-870e-5285bd00e1bd 
INFO: [Chipscope 16-324] Core: design_lab19_i/system_ila_0/U0/ila_lib UUID: 8838b0ab-054a-5c3f-a6a1-c086a8e383a1 
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_lab19_i/jtag_axi_0/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'design_lab19_i/jtag_axi_0/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/bd_0/ip/ip_1/bd_4998_psr_aclk_0_board.xdc] for cell 'design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/bd_0/ip/ip_1/bd_4998_psr_aclk_0_board.xdc] for cell 'design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/bd_0/ip/ip_1/bd_4998_psr_aclk_0.xdc] for cell 'design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/bd_0/ip/ip_1/bd_4998_psr_aclk_0.xdc] for cell 'design_lab19_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/smartconnect.xdc] for cell 'design_lab19_i/axi_smc/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_axi_smc_0/smartconnect.xdc] for cell 'design_lab19_i/axi_smc/inst'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0_board.xdc] for cell 'design_lab19_i/clk_wiz/inst'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0_board.xdc] for cell 'design_lab19_i/clk_wiz/inst'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0.xdc] for cell 'design_lab19_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1532.238 ; gain = 586.344
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_clk_wiz_0/design_lab19_clk_wiz_0.xdc] for cell 'design_lab19_i/clk_wiz/inst'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_rst_clk_wiz_100M_0/design_lab19_rst_clk_wiz_100M_0_board.xdc] for cell 'design_lab19_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_rst_clk_wiz_100M_0/design_lab19_rst_clk_wiz_100M_0_board.xdc] for cell 'design_lab19_i/rst_clk_wiz_100M/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_rst_clk_wiz_100M_0/design_lab19_rst_clk_wiz_100M_0.xdc] for cell 'design_lab19_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_rst_clk_wiz_100M_0/design_lab19_rst_clk_wiz_100M_0.xdc] for cell 'design_lab19_i/rst_clk_wiz_100M/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_lab19_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_lab19_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_lab19_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_lab19_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/FPGA/logtel/lab19_axi/lab19_axi.srcs/constrs_1/new/constr_19.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab19_axi/lab19_axi.srcs/constrs_1/new/constr_19.xdc]
INFO: [Project 1-1714] 27 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1532.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1494 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1384 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM64M => RAM64M (RAMD64E(x4)): 76 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:03:58 . Memory (MB): peak = 1532.238 ; gain = 1032.984
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1532.238 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1de1525cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 1532.238 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1955.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1955.156 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1951c7dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.156 ; gain = 19.953
Phase 1.1 Core Generation And Design Setup | Checksum: 1951c7dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.156 ; gain = 19.953

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1951c7dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.156 ; gain = 19.953
Phase 1 Initialization | Checksum: 1951c7dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 1955.156 ; gain = 19.953

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1951c7dd9

Time (s): cpu = 00:00:04 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.156 ; gain = 19.953

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1951c7dd9

Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.156 ; gain = 19.953
Phase 2 Timer Update And Timing Data Collection | Checksum: 1951c7dd9

Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.156 ; gain = 19.953

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 83 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 131233d05

Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.156 ; gain = 19.953
Retarget | Checksum: 131233d05
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1bff0bde4

Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 1955.156 ; gain = 19.953
Constant propagation | Checksum: 1bff0bde4
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Constant propagation, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1955.156 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1955.156 ; gain = 0.000
Phase 5 Sweep | Checksum: 1bc9a5133

Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1955.156 ; gain = 19.953
Sweep | Checksum: 1bc9a5133
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Sweep, 1619 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1bc9a5133

Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1955.156 ; gain = 19.953
BUFG optimization | Checksum: 1bc9a5133
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bc9a5133

Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1955.156 ; gain = 19.953
Shift Register Optimization | Checksum: 1bc9a5133
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bc9a5133

Time (s): cpu = 00:00:06 ; elapsed = 00:01:43 . Memory (MB): peak = 1955.156 ; gain = 19.953
Post Processing Netlist | Checksum: 1bc9a5133
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 175836329

Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 1955.156 ; gain = 19.953

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1955.156 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 175836329

Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 1955.156 ; gain = 19.953
Phase 9 Finalization | Checksum: 175836329

Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 1955.156 ; gain = 19.953
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              65  |                                             88  |
|  Constant propagation         |               3  |             130  |                                             69  |
|  Sweep                        |               0  |             173  |                                           1619  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 175836329

Time (s): cpu = 00:00:06 ; elapsed = 00:01:44 . Memory (MB): peak = 1955.156 ; gain = 19.953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 20
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1fe905ae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2113.285 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fe905ae3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.285 ; gain = 158.129

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2696826cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.285 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2696826cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.285 ; gain = 0.000
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/design_lab19_jtag_axi_0_0_impl.xdc] from IP C:/FPGA/logtel/lab19_axi/lab19_axi.srcs/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/design_lab19_jtag_axi_0_0.xci
Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/design_lab19_jtag_axi_0_0_impl.xdc] for cell 'design_lab19_i/jtag_axi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/design_lab19_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/FPGA/logtel/lab19_axi/lab19_axi.gen/sources_1/bd/design_lab19/ip/design_lab19_jtag_axi_0_0/constraints/design_lab19_jtag_axi_0_0_impl.xdc] for cell 'design_lab19_i/jtag_axi_0/U0'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2113.285 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2696826cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:02:02 . Memory (MB): peak = 2113.285 ; gain = 581.047
INFO: [Vivado 12-24828] Executing command : report_drc -file design_lab19_wrapper_drc_opted.rpt -pb design_lab19_wrapper_drc_opted.pb -rpx design_lab19_wrapper_drc_opted.rpx
Command: report_drc -file design_lab19_wrapper_drc_opted.rpt -pb design_lab19_wrapper_drc_opted.pb -rpx design_lab19_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.285 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2113.285 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2113.285 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ccd3ecaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2113.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19658255e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20af18fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20af18fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20af18fac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d558e680

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e679b82a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e679b82a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1de69892d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1dd65e7be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 637 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 279 nets or LUTs. Breaked 0 LUT, combined 279 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2113.285 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            279  |                   279  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            279  |                   279  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 268162e82

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2c993bd6d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2c993bd6d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 277e97819

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23c8fb52f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168b630aa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d18fd0cb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bd2de8d8

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bdb40659

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21fae931c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21fae931c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dda9e69d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.788 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a28db08f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e43e82d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dda9e69d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.788. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 174d8848d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2113.285 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 174d8848d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 174d8848d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 174d8848d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 174d8848d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2113.285 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1367acc61

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000
Ending Placer Task | Checksum: 1094c9082

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2113.285 ; gain = 0.000
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_lab19_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_lab19_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_lab19_wrapper_utilization_placed.rpt -pb design_lab19_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2113.285 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2113.285 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2113.285 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2113.285 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 2113.285 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2113.285 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.788 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2130.344 ; gain = 16.449
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2135.074 ; gain = 21.164
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2135.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2135.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2135.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2135.074 ; gain = 21.164
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 25de109d ConstDB: 0 ShapeSum: 319c204f RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a3fad362 | NumContArr: 8f3e0400 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b88acc9c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2240.379 ; gain = 105.305

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b88acc9c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2240.379 ; gain = 105.305

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b88acc9c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2240.379 ; gain = 105.305
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29181622e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.719 ; gain = 167.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.935  | TNS=0.000  | WHS=-0.362 | THS=-613.373|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 25e42d0eb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2302.719 ; gain = 167.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.935  | TNS=0.000  | WHS=-0.088 | THS=-1.510 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 29d6e7493

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2303.309 ; gain = 168.234

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17295
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17295
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28401e4e0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 28401e4e0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 203ec4fab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2304.898 ; gain = 169.824
Phase 4 Initial Routing | Checksum: 203ec4fab

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1238
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2ae3795a9

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1ed7ce3db

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 2304.898 ; gain = 169.824
Phase 5 Rip-up And Reroute | Checksum: 1ed7ce3db

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24249e7ed

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2304.898 ; gain = 169.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1d42a7528

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d42a7528

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2304.898 ; gain = 169.824
Phase 6 Delay and Skew Optimization | Checksum: 1d42a7528

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.629  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f72040e1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 2304.898 ; gain = 169.824
Phase 7 Post Hold Fix | Checksum: 1f72040e1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.73617 %
  Global Horizontal Routing Utilization  = 3.67555 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f72040e1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f72040e1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22fb9ed57

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22fb9ed57

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.629  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 22fb9ed57

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824
Total Elapsed time in route_design: 64.843 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 14ca3b9ee

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 14ca3b9ee

Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:05 . Memory (MB): peak = 2304.898 ; gain = 169.824
INFO: [Vivado 12-24828] Executing command : report_drc -file design_lab19_wrapper_drc_routed.rpt -pb design_lab19_wrapper_drc_routed.pb -rpx design_lab19_wrapper_drc_routed.rpx
Command: report_drc -file design_lab19_wrapper_drc_routed.rpt -pb design_lab19_wrapper_drc_routed.pb -rpx design_lab19_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2317.633 ; gain = 12.734
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_lab19_wrapper_methodology_drc_routed.rpt -pb design_lab19_wrapper_methodology_drc_routed.pb -rpx design_lab19_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_lab19_wrapper_methodology_drc_routed.rpt -pb design_lab19_wrapper_methodology_drc_routed.pb -rpx design_lab19_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.344 ; gain = 48.711
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_lab19_wrapper_timing_summary_routed.rpt -pb design_lab19_wrapper_timing_summary_routed.pb -rpx design_lab19_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_lab19_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_lab19_wrapper_route_status.rpt -pb design_lab19_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_lab19_wrapper_power_routed.rpt -pb design_lab19_wrapper_power_summary_routed.pb -rpx design_lab19_wrapper_power_routed.rpx
Command: report_power -file design_lab19_wrapper_power_routed.rpt -pb design_lab19_wrapper_power_summary_routed.pb -rpx design_lab19_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_lab19_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_lab19_wrapper_bus_skew_routed.rpt -pb design_lab19_wrapper_bus_skew_routed.pb -rpx design_lab19_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2416.375 ; gain = 111.477
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2446.672 ; gain = 15.336
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2454.945 ; gain = 23.609
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.945 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 2454.945 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2454.945 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2454.945 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2454.945 ; gain = 23.609
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab19_axi/lab19_axi.runs/impl_1/design_lab19_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.945 ; gain = 38.570
INFO: [Memdata 28-167] Found XPM memory block design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_lab19_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_lab19_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_lab19_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_lab19_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_lab19_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_lab19_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_lab19_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
159 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2942.102 ; gain = 487.156
INFO: [Common 17-206] Exiting Vivado at Sun Mar 16 11:55:28 2025...
