<stg><name>dut_perform_conv.1</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="2" to="3">
<condition id="335">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="2" to="2">
<condition id="337">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="3" to="18">
<condition id="372">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="3" to="4">
<condition id="387">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="4" to="5">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="5" to="6">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="6" to="7">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="7" to="8">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="8" to="9">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="9" to="10">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="10" to="11">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="11" to="12">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="12" to="13">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="13" to="14">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="14" to="15">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="15" to="16">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="16" to="17">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="17" to="3">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="18" to="19">
<condition id="357">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="19" to="20">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="20" to="18">
<condition id="362">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="20" to="21">
<condition id="364">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="21" to="22">
<condition id="365">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="21" to="20">
<condition id="371">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="22" to="23">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="23" to="21">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i10 [ 0, %0 ], [ %i_V, %3 ]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %t_V, -224

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_V = add i10 %t_V, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader1169, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="2" op_0_bw="10">
<![CDATA[
:0  %tmp_11 = trunc i10 %t_V to i2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex1 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %t_V, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="8">
<![CDATA[
:2  %newIndex2 = zext i8 %newIndex1 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_0_V_addr = getelementptr [200 x i32]* %output_0_V, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_1_V_addr = getelementptr [200 x i32]* %output_1_V, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_1_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_2_V_addr = getelementptr [200 x i32]* %output_2_V, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_2_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_3_V_addr = getelementptr [200 x i32]* %output_3_V, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_3_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %tmp_11, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="2"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch10:0  store i32 0, i32* %output_2_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="2"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch9:0  store i32 0, i32* %output_1_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch8:0  store i32 0, i32* %output_0_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="3"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch11:0  store i32 0, i32* %output_3_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_11" val="3"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader1169:0  %indvar_flatten1 = phi i15 [ %indvar_flatten_next2, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1169:1  %t_V_1 = phi i7 [ %p_shl1_cast_mid2_v_v_v, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader1169:2  %indvar_flatten2 = phi i10 [ %indvar_flatten_next1, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:3  %t_V_3 = phi i6 [ %t_V_3_mid2, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1169:4  %indvar_flatten = phi i4 [ %indvar_flatten_next, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader1169:5  %t_V_5 = phi i2 [ %t_V_5_cast2_mid2, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader1169:6  %t_V_7 = phi i2 [ %y_V_1, %.preheader1168.preheader.016 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="7">
<![CDATA[
.preheader1169:7  %tmp_1 = trunc i7 %t_V_1 to i6

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader1169:8  %p_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_1, i5 0)

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="11" op_0_bw="6">
<![CDATA[
.preheader1169:9  %t_V_3_cast1 = zext i6 %t_V_3 to i11

]]></node>
<StgValue><ssdm name="t_V_3_cast1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="5" op_0_bw="6">
<![CDATA[
.preheader1169:10  %tmp_10 = trunc i6 %t_V_3 to i5

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader1169:11  %p_shl2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_10, i2 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1169:12  %tmp_6 = add i11 %p_s, %t_V_3_cast1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="15" op_0_bw="11">
<![CDATA[
.preheader1169:13  %tmp_6_cast1 = zext i11 %tmp_6 to i15

]]></node>
<StgValue><ssdm name="tmp_6_cast1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader1169:14  %p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_6, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="15" op_0_bw="14">
<![CDATA[
.preheader1169:15  %p_shl_cast = zext i14 %p_shl to i15

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:16  %tmp_7 = add i15 %p_shl_cast, %tmp_6_cast1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:17  %w_index_V_0_1 = add i15 3, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_0_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:18  %w_index_V_0_2 = add i15 6, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_0_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:19  %w_index_V_1 = add i15 1, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:20  %w_index_V_1_1 = add i15 4, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:21  %w_index_V_1_2 = add i15 7, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:22  %w_index_V_2 = add i15 2, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:23  %w_index_V_2_1 = add i15 5, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:24  %w_index_V_2_2 = add i15 8, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="2">
<![CDATA[
.preheader1169:25  %t_V_5_cast1 = zext i2 %t_V_5 to i7

]]></node>
<StgValue><ssdm name="t_V_5_cast1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="3" op_0_bw="2">
<![CDATA[
.preheader1169:26  %t_V_5_cast = zext i2 %t_V_5 to i3

]]></node>
<StgValue><ssdm name="t_V_5_cast"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1169:27  %x_V_1 = add i2 1, %t_V_5

]]></node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1169:28  %tmp_15_2 = add i3 2, %t_V_5_cast

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:29  %exitcond_flatten2 = icmp eq i15 %indvar_flatten1, -14336

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1169:30  %indvar_flatten_next2 = add i15 1, %indvar_flatten1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1169:31  br i1 %exitcond_flatten2, label %.preheader1167, label %.preheader1172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:2  %exitcond_flatten = icmp eq i10 %indvar_flatten2, 288

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:3  %t_V_3_mid = select i1 %exitcond_flatten, i6 0, i6 %t_V_3

]]></node>
<StgValue><ssdm name="t_V_3_mid"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:4  %n_V1 = add i7 1, %t_V_1

]]></node>
<StgValue><ssdm name="n_V1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="7">
<![CDATA[
.preheader1172:5  %tmp_13 = trunc i7 %n_V1 to i6

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader1172:6  %p_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_13, i5 0)

]]></node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader1172:7  %p_mid2 = select i1 %exitcond_flatten, i11 %p_mid1, i11 %p_s

]]></node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:8  %p_shl1_cast_mid2_v_v_v = select i1 %exitcond_flatten, i7 %n_V1, i7 %t_V_1

]]></node>
<StgValue><ssdm name="p_shl1_cast_mid2_v_v_v"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="7">
<![CDATA[
.preheader1172:9  %tmp_16 = trunc i7 %p_shl1_cast_mid2_v_v_v to i6

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="15" op_0_bw="11">
<![CDATA[
.preheader1172:13  %tmp_6_cast1_mid = zext i11 %p_mid1 to i15

]]></node>
<StgValue><ssdm name="tmp_6_cast1_mid"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
.preheader1172:14  %p_shl_mid = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_13, i8 0)

]]></node>
<StgValue><ssdm name="p_shl_mid"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="15" op_0_bw="14">
<![CDATA[
.preheader1172:15  %p_shl_cast_mid = zext i14 %p_shl_mid to i15

]]></node>
<StgValue><ssdm name="p_shl_cast_mid"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:16  %tmp_7_mid = add i15 %p_shl_cast_mid, %tmp_6_cast1_mid

]]></node>
<StgValue><ssdm name="tmp_7_mid"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:34  %tmp17 = add i7 %t_V_5_cast1, %t_V_1

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:35  %tmp4_cast_mid2177_v = select i1 %exitcond_flatten, i7 %n_V1, i7 %tmp17

]]></node>
<StgValue><ssdm name="tmp4_cast_mid2177_v"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:36  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1172:37  %exitcond2 = icmp eq i2 %t_V_7, -1

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:38  %exitcond7_mid = and i1 %exitcond2, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond7_mid"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1172:39  %exitcond_flatten1 = icmp eq i4 %indvar_flatten, -7

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:40  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:41  %m_V = add i6 1, %t_V_3_mid

]]></node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:43  %tmp_14 = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:44  %t_V_5_mid = select i1 %tmp_14, i2 0, i2 %t_V_5

]]></node>
<StgValue><ssdm name="t_V_5_mid"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="11" op_0_bw="6">
<![CDATA[
.preheader1172:45  %t_V_3_cast1_mid1 = zext i6 %m_V to i11

]]></node>
<StgValue><ssdm name="t_V_3_cast1_mid1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1172:50  %tmp_6_mid1 = add i11 %p_mid2, %t_V_3_cast1_mid1

]]></node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:110  %tmp4_cast_mid235_v = select i1 %exitcond_flatten_mid, i7 %p_shl1_cast_mid2_v_v_v, i7 %tmp4_cast_mid2177_v

]]></node>
<StgValue><ssdm name="tmp4_cast_mid235_v"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:111  %exitcond_flatten_not = xor i1 %exitcond_flatten1, true

]]></node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:112  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:113  %exitcond7_mid1 = and i1 %exitcond7_mid, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond7_mid1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:114  %t_V_3_mid2 = select i1 %exitcond_flatten_mid, i6 %m_V, i6 %t_V_3_mid

]]></node>
<StgValue><ssdm name="t_V_3_mid2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:117  %tmp_17 = or i1 %exitcond7_mid1, %exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:118  %tmp_19 = or i1 %tmp_17, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:119  %t_V_7_mid2 = select i1 %tmp_19, i2 0, i2 %t_V_7

]]></node>
<StgValue><ssdm name="t_V_7_mid2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="6" op_0_bw="2">
<![CDATA[
.preheader1172:133  %t_V_7_cast = zext i2 %t_V_7_mid2 to i6

]]></node>
<StgValue><ssdm name="t_V_7_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1172:136  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:138  %tmp3 = add i6 %t_V_7_cast, %t_V_3_mid2

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader1168.preheader.016:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1168.preheader.016:1  %y_V_1 = add i2 %t_V_7_mid2, 1

]]></node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1168.preheader.016:2  %indvar_flatten_op = add i4 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1168.preheader.016:3  %indvar_flatten_next = select i1 %tmp_14, i4 1, i4 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1168.preheader.016:4  %indvar_flatten38_op = add i10 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten38_op"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1168.preheader.016:5  %indvar_flatten_next1 = select i1 %exitcond_flatten, i10 1, i10 %indvar_flatten38_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
.preheader1168.preheader.016:6  br label %.preheader1169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader1172:10  %p_shl1_cast_mid2_v = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_16, i3 0)

]]></node>
<StgValue><ssdm name="p_shl1_cast_mid2_v"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="11" op_0_bw="9">
<![CDATA[
.preheader1172:11  %p_shl1_cast_mid2 = zext i9 %p_shl1_cast_mid2_v to i11

]]></node>
<StgValue><ssdm name="p_shl1_cast_mid2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:12  %p_shl2_cast_mid = select i1 %exitcond_flatten, i7 0, i7 %p_shl2

]]></node>
<StgValue><ssdm name="p_shl2_cast_mid"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:17  %OP2_V_cast_mid293_v_v = select i1 %exitcond_flatten, i15 %tmp_7_mid, i15 %tmp_7

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid293_v_v"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:18  %w_index_V_0_1_mid = or i15 %tmp_7_mid, 3

]]></node>
<StgValue><ssdm name="w_index_V_0_1_mid"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:19  %OP2_V_0_1_cast_mid2101_v_v = select i1 %exitcond_flatten, i15 %w_index_V_0_1_mid, i15 %w_index_V_0_1

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast_mid2101_v_v"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:20  %w_index_V_0_2_mid = or i15 %tmp_7_mid, 6

]]></node>
<StgValue><ssdm name="w_index_V_0_2_mid"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:21  %OP2_V_0_2_cast_mid2109_v_v = select i1 %exitcond_flatten, i15 %w_index_V_0_2_mid, i15 %w_index_V_0_2

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast_mid2109_v_v"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:22  %w_index_V_1_mid = or i15 %tmp_7_mid, 1

]]></node>
<StgValue><ssdm name="w_index_V_1_mid"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:23  %OP2_V_1_cast_mid2117_v_v = select i1 %exitcond_flatten, i15 %w_index_V_1_mid, i15 %w_index_V_1

]]></node>
<StgValue><ssdm name="OP2_V_1_cast_mid2117_v_v"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:24  %w_index_V_1_1_mid = or i15 %tmp_7_mid, 4

]]></node>
<StgValue><ssdm name="w_index_V_1_1_mid"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:25  %OP2_V_1_1_cast_mid2125_v_v = select i1 %exitcond_flatten, i15 %w_index_V_1_1_mid, i15 %w_index_V_1_1

]]></node>
<StgValue><ssdm name="OP2_V_1_1_cast_mid2125_v_v"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:26  %w_index_V_1_2_mid = or i15 %tmp_7_mid, 7

]]></node>
<StgValue><ssdm name="w_index_V_1_2_mid"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:27  %OP2_V_1_2_cast_mid2133_v_v = select i1 %exitcond_flatten, i15 %w_index_V_1_2_mid, i15 %w_index_V_1_2

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast_mid2133_v_v"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:28  %w_index_V_2_mid = or i15 %tmp_7_mid, 2

]]></node>
<StgValue><ssdm name="w_index_V_2_mid"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:29  %OP2_V_2_cast_mid2141_v_v = select i1 %exitcond_flatten, i15 %w_index_V_2_mid, i15 %w_index_V_2

]]></node>
<StgValue><ssdm name="OP2_V_2_cast_mid2141_v_v"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:30  %w_index_V_2_1_mid = or i15 %tmp_7_mid, 5

]]></node>
<StgValue><ssdm name="w_index_V_2_1_mid"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:31  %OP2_V_2_1_cast_mid2149_v_v = select i1 %exitcond_flatten, i15 %w_index_V_2_1_mid, i15 %w_index_V_2_1

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast_mid2149_v_v"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:32  %w_index_V_2_2_mid = or i15 %tmp_7_mid, 8

]]></node>
<StgValue><ssdm name="w_index_V_2_2_mid"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:33  %OP2_V_2_2_cast_mid2157_v_v = select i1 %exitcond_flatten, i15 %w_index_V_2_2_mid, i15 %w_index_V_2_2

]]></node>
<StgValue><ssdm name="OP2_V_2_2_cast_mid2157_v_v"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="5" op_0_bw="6">
<![CDATA[
.preheader1172:46  %tmp_18 = trunc i6 %m_V to i5

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader1172:47  %p_shl2_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_18, i2 0)

]]></node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:48  %p_shl2_cast_mid2 = select i1 %exitcond_flatten_mid, i7 %p_shl2_mid1, i7 %p_shl2_cast_mid

]]></node>
<StgValue><ssdm name="p_shl2_cast_mid2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="7">
<![CDATA[
.preheader1172:49  %p_shl2_cast_mid2_cast = zext i7 %p_shl2_cast_mid2 to i8

]]></node>
<StgValue><ssdm name="p_shl2_cast_mid2_cast"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="15" op_0_bw="11">
<![CDATA[
.preheader1172:51  %tmp_6_cast1_mid1 = zext i11 %tmp_6_mid1 to i15

]]></node>
<StgValue><ssdm name="tmp_6_cast1_mid1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader1172:52  %p_shl_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_6_mid1, i3 0)

]]></node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="15" op_0_bw="14">
<![CDATA[
.preheader1172:53  %p_shl_cast_mid1 = zext i14 %p_shl_mid1 to i15

]]></node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:54  %tmp_7_mid1 = add i15 %p_shl_cast_mid1, %tmp_6_cast1_mid1

]]></node>
<StgValue><ssdm name="tmp_7_mid1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:55  %OP2_V_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %tmp_7_mid1, i15 %OP2_V_cast_mid293_v_v

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:56  %OP2_V_cast_mid2_v = zext i15 %OP2_V_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2_v"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:57  %w_conv2_addr = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:58  %w_conv2_load = load i30* %w_conv2_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:60  %w_index_V_0_1_mid1 = add i15 3, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_0_1_mid1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:61  %OP2_V_0_1_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_0_1_mid1, i15 %OP2_V_0_1_cast_mid2101_v_v

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:62  %OP2_V_0_1_cast_mid2_v = zext i15 %OP2_V_0_1_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:63  %w_conv2_addr_1 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_0_1_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:64  %w_conv2_load_1 = load i30* %w_conv2_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:66  %w_index_V_0_2_mid1 = add i15 6, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_0_2_mid1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:67  %OP2_V_0_2_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_0_2_mid1, i15 %OP2_V_0_2_cast_mid2109_v_v

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:72  %w_index_V_1_mid1 = add i15 1, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_1_mid1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:73  %OP2_V_1_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_1_mid1, i15 %OP2_V_1_cast_mid2117_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:78  %w_index_V_1_1_mid1 = add i15 4, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_1_1_mid1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:79  %OP2_V_1_1_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_1_1_mid1, i15 %OP2_V_1_1_cast_mid2125_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_1_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:84  %w_index_V_1_2_mid1 = add i15 7, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_1_2_mid1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:85  %OP2_V_1_2_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_1_2_mid1, i15 %OP2_V_1_2_cast_mid2133_v_v

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:90  %w_index_V_2_mid1 = add i15 2, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_2_mid1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:91  %OP2_V_2_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_2_mid1, i15 %OP2_V_2_cast_mid2141_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:96  %w_index_V_2_1_mid1 = add i15 5, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_2_1_mid1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:97  %OP2_V_2_1_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_2_1_mid1, i15 %OP2_V_2_1_cast_mid2149_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader1172:102  %w_index_V_2_2_mid1 = add i15 8, %tmp_7_mid1

]]></node>
<StgValue><ssdm name="w_index_V_2_2_mid1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader1172:103  %OP2_V_2_2_cast_mid2_v_v = select i1 %exitcond_flatten_mid, i15 %w_index_V_2_2_mid1, i15 %OP2_V_2_2_cast_mid2157_v_v

]]></node>
<StgValue><ssdm name="OP2_V_2_2_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:108  %tmp_15_1_cast_mid = select i1 %tmp_14, i2 1, i2 %x_V_1

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:109  %tmp_15_2_cast_mid = select i1 %tmp_14, i3 2, i3 %tmp_15_2

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1172:115  %x_V_1_dup = add i2 1, %t_V_5_mid

]]></node>
<StgValue><ssdm name="x_V_1_dup"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="7" op_0_bw="2">
<![CDATA[
.preheader1172:120  %t_V_5_cast1_mid1 = zext i2 %x_V_1_dup to i7

]]></node>
<StgValue><ssdm name="t_V_5_cast1_mid1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:121  %t_V_5_cast2_mid2 = select i1 %exitcond7_mid1, i2 %x_V_1_dup, i2 %t_V_5_mid

]]></node>
<StgValue><ssdm name="t_V_5_cast2_mid2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="10" op_0_bw="2">
<![CDATA[
.preheader1172:122  %t_V_5_cast2_mid2_cast = zext i2 %t_V_5_cast2_mid2 to i10

]]></node>
<StgValue><ssdm name="t_V_5_cast2_mid2_cast"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="3" op_0_bw="2">
<![CDATA[
.preheader1172:123  %t_V_5_cast_mid1 = zext i2 %x_V_1_dup to i3

]]></node>
<StgValue><ssdm name="t_V_5_cast_mid1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1172:124  %x_V_1_mid1 = xor i2 %t_V_5_mid, -2

]]></node>
<StgValue><ssdm name="x_V_1_mid1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:125  %tmp_15_1_cast_mid2 = select i1 %exitcond7_mid1, i2 %x_V_1_mid1, i2 %tmp_15_1_cast_mid

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="10" op_0_bw="2">
<![CDATA[
.preheader1172:126  %tmp_15_1_cast_mid2_cast = zext i2 %tmp_15_1_cast_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:127  %tmp_15_2_mid1 = add i3 2, %t_V_5_cast_mid1

]]></node>
<StgValue><ssdm name="tmp_15_2_mid1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:128  %tmp_15_2_cast_mid2 = select i1 %exitcond7_mid1, i3 %tmp_15_2_mid1, i3 %tmp_15_2_cast_mid

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond7_mid1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:130  %tmp4_mid1 = add i7 %t_V_5_cast1_mid1, %p_shl1_cast_mid2_v_v_v

]]></node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:131  %tmp4_cast_mid2_v = select i1 %exitcond7_mid1, i7 %tmp4_mid1, i7 %tmp4_cast_mid235_v

]]></node>
<StgValue><ssdm name="tmp4_cast_mid2_v"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="11" op_0_bw="7">
<![CDATA[
.preheader1172:132  %tmp4_cast_mid2 = zext i7 %tmp4_cast_mid2_v to i11

]]></node>
<StgValue><ssdm name="tmp4_cast_mid2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="5" op_0_bw="2">
<![CDATA[
.preheader1172:134  %t_V_7_cast1 = zext i2 %t_V_7_mid2 to i5

]]></node>
<StgValue><ssdm name="t_V_7_cast1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="8" op_0_bw="6">
<![CDATA[
.preheader1172:139  %tmp3_cast = zext i6 %tmp3 to i8

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1172:140  %tmp1 = add i8 %p_shl2_cast_mid2_cast, %tmp3_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="10" op_0_bw="8">
<![CDATA[
.preheader1172:141  %tmp1_cast = zext i8 %tmp1 to i10

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader1172:142  %p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp1, i2 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:143  %tmp10 = add i10 %tmp1_cast, %p_shl4

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:144  %i_index_V = add i10 %tmp10, %t_V_5_cast2_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:145  %tmp_9 = zext i10 %i_index_V to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:146  %input_V_addr = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:147  %input_V_load = load i32* %input_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:173  %i_index_V_1 = add i10 %tmp10, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:174  %tmp_17_1 = zext i10 %i_index_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:175  %input_V_addr_3 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_1

]]></node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:176  %input_V_load_3 = load i32* %input_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:234  %p_shl3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %t_V_7_mid2, i2 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="5" op_0_bw="4">
<![CDATA[
.preheader1172:235  %p_shl3_cast = zext i4 %p_shl3 to i5

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1172:236  %p_6 = sub i5 %p_shl3_cast, %t_V_7_cast1

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="11" op_0_bw="5">
<![CDATA[
.preheader1172:237  %p_6_cast = sext i5 %p_6 to i11

]]></node>
<StgValue><ssdm name="p_6_cast"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1172:238  %tmp5 = add i11 %p_6_cast, %p_shl1_cast_mid2

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1172:239  %o_index_V = add i11 %tmp4_cast_mid2, %tmp5

]]></node>
<StgValue><ssdm name="o_index_V"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="2" op_0_bw="11">
<![CDATA[
.preheader1172:240  %tmp_28 = trunc i11 %o_index_V to i2

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:241  %tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %o_index_V, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:58  %w_conv2_load = load i30* %w_conv2_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:64  %w_conv2_load_1 = load i30* %w_conv2_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:68  %OP2_V_0_2_cast_mid2_v = zext i15 %OP2_V_0_2_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:69  %w_conv2_addr_2 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_0_2_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:70  %w_conv2_load_2 = load i30* %w_conv2_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:74  %OP2_V_1_cast_mid2_v = zext i15 %OP2_V_1_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:75  %w_conv2_addr_3 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_1_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:76  %w_conv2_load_3 = load i30* %w_conv2_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:147  %input_V_load = load i32* %input_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:151  %tmp1_0_1 = add i10 5, %tmp10

]]></node>
<StgValue><ssdm name="tmp1_0_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:152  %i_index_V_0_1 = add i10 %tmp1_0_1, %t_V_5_cast2_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:153  %tmp_17_0_1 = zext i10 %i_index_V_0_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17_0_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:154  %input_V_addr_1 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_0_1

]]></node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:155  %input_V_load_1 = load i32* %input_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:162  %tmp1_0_2 = add i10 10, %tmp10

]]></node>
<StgValue><ssdm name="tmp1_0_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:163  %i_index_V_0_2 = add i10 %tmp1_0_2, %t_V_5_cast2_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:164  %tmp_17_0_2 = zext i10 %i_index_V_0_2 to i64

]]></node>
<StgValue><ssdm name="tmp_17_0_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:165  %input_V_addr_2 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_0_2

]]></node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:166  %input_V_load_2 = load i32* %input_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:176  %input_V_load_3 = load i32* %input_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:59  %OP2_V_cast_mid2 = sext i30 %w_conv2_load to i61

]]></node>
<StgValue><ssdm name="OP2_V_cast_mid2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:70  %w_conv2_load_2 = load i30* %w_conv2_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:76  %w_conv2_load_3 = load i30* %w_conv2_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_3"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:77  %OP2_V_1_cast_mid2 = sext i30 %w_conv2_load_3 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_cast_mid2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:80  %OP2_V_1_1_cast_mid2_v = zext i15 %OP2_V_1_1_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:81  %w_conv2_addr_4 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_1_1_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_4"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:82  %w_conv2_load_4 = load i30* %w_conv2_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:86  %OP2_V_1_2_cast_mid2_v = zext i15 %OP2_V_1_2_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:87  %w_conv2_addr_5 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_1_2_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:88  %w_conv2_load_5 = load i30* %w_conv2_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="10" op_0_bw="3">
<![CDATA[
.preheader1172:129  %tmp_15_2_cast_mid2_cast = zext i3 %tmp_15_2_cast_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid2_cast"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:148  %OP1_V_cast = sext i32 %input_V_load to i61

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:155  %input_V_load_1 = load i32* %input_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:166  %input_V_load_2 = load i32* %input_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:177  %OP1_V_1_cast = sext i32 %input_V_load_3 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:183  %i_index_V_1_1 = add i10 %tmp1_0_1, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_1"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:184  %tmp_17_1_1 = zext i10 %i_index_V_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17_1_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:185  %input_V_addr_4 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_1_1

]]></node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:186  %input_V_load_4 = load i32* %input_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:193  %i_index_V_1_2 = add i10 %tmp1_0_2, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:194  %tmp_17_1_2 = zext i10 %i_index_V_1_2 to i64

]]></node>
<StgValue><ssdm name="tmp_17_1_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:195  %input_V_addr_5 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_1_2

]]></node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:196  %input_V_load_5 = load i32* %input_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:203  %i_index_V_2 = add i10 %tmp10, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:213  %i_index_V_2_1 = add i10 %tmp1_0_1, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_1"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:223  %i_index_V_2_2 = add i10 %tmp1_0_2, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:65  %OP2_V_0_1_cast_mid2 = sext i30 %w_conv2_load_1 to i61

]]></node>
<StgValue><ssdm name="OP2_V_0_1_cast_mid2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:71  %OP2_V_0_2_cast_mid2 = sext i30 %w_conv2_load_2 to i61

]]></node>
<StgValue><ssdm name="OP2_V_0_2_cast_mid2"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:82  %w_conv2_load_4 = load i30* %w_conv2_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_4"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:88  %w_conv2_load_5 = load i30* %w_conv2_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_5"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:92  %OP2_V_2_cast_mid2_v = zext i15 %OP2_V_2_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:93  %w_conv2_addr_6 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_2_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_6"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:94  %w_conv2_load_6 = load i30* %w_conv2_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:98  %OP2_V_2_1_cast_mid2_v = zext i15 %OP2_V_2_1_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:99  %w_conv2_addr_7 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_2_1_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_7"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:100  %w_conv2_load_7 = load i30* %w_conv2_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:156  %OP1_V_0_1_cast = sext i32 %input_V_load_1 to i61

]]></node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:167  %OP1_V_0_2_cast = sext i32 %input_V_load_2 to i61

]]></node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:186  %input_V_load_4 = load i32* %input_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:196  %input_V_load_5 = load i32* %input_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:204  %tmp_17_2 = zext i10 %i_index_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:205  %input_V_addr_6 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_2

]]></node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:206  %input_V_load_6 = load i32* %input_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:214  %tmp_17_2_1 = zext i10 %i_index_V_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17_2_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:215  %input_V_addr_7 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_2_1

]]></node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:216  %input_V_load_7 = load i32* %input_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:83  %OP2_V_1_1_cast_mid2 = sext i30 %w_conv2_load_4 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_1_cast_mid2"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:89  %OP2_V_1_2_cast_mid2 = sext i30 %w_conv2_load_5 to i61

]]></node>
<StgValue><ssdm name="OP2_V_1_2_cast_mid2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:94  %w_conv2_load_6 = load i30* %w_conv2_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_6"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:100  %w_conv2_load_7 = load i30* %w_conv2_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_7"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="15">
<![CDATA[
.preheader1172:104  %OP2_V_2_2_cast_mid2_v = zext i15 %OP2_V_2_2_cast_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="OP2_V_2_2_cast_mid2_v"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="15" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:105  %w_conv2_addr_8 = getelementptr [18432 x i30]* @w_conv2, i64 0, i64 %OP2_V_2_2_cast_mid2_v

]]></node>
<StgValue><ssdm name="w_conv2_addr_8"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:106  %w_conv2_load_8 = load i30* %w_conv2_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:187  %OP1_V_1_1_cast = sext i32 %input_V_load_4 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_1_cast"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:197  %OP1_V_1_2_cast = sext i32 %input_V_load_5 to i61

]]></node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:206  %input_V_load_6 = load i32* %input_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:216  %input_V_load_7 = load i32* %input_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:224  %tmp_17_2_2 = zext i10 %i_index_V_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_17_2_2"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:225  %input_V_addr_8 = getelementptr [800 x i32]* %input_V, i64 0, i64 %tmp_17_2_2

]]></node>
<StgValue><ssdm name="input_V_addr_8"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:226  %input_V_load_8 = load i32* %input_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:95  %OP2_V_2_cast_mid2 = sext i30 %w_conv2_load_6 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_cast_mid2"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:101  %OP2_V_2_1_cast_mid2 = sext i30 %w_conv2_load_7 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_1_cast_mid2"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="30" op_0_bw="15">
<![CDATA[
.preheader1172:106  %w_conv2_load_8 = load i30* %w_conv2_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv2_load_8"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:207  %OP1_V_2_cast = sext i32 %input_V_load_6 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:217  %OP1_V_2_1_cast = sext i32 %input_V_load_7 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:226  %input_V_load_8 = load i32* %input_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="61" op_0_bw="30">
<![CDATA[
.preheader1172:107  %OP2_V_2_2_cast_mid2 = sext i30 %w_conv2_load_8 to i61

]]></node>
<StgValue><ssdm name="OP2_V_2_2_cast_mid2"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="61" op_0_bw="32">
<![CDATA[
.preheader1172:227  %OP1_V_2_2_cast = sext i32 %input_V_load_8 to i61

]]></node>
<StgValue><ssdm name="OP1_V_2_2_cast"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="326" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:149  %p_Val2_7 = mul i61 %OP1_V_cast, %OP2_V_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="31" op_0_bw="31" op_1_bw="61" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:150  %tmp_s = call i31 @_ssdm_op_PartSelect.i31.i61.i32.i32(i61 %p_Val2_7, i32 30, i32 60)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:178  %p_Val2_7_1 = mul i61 %OP1_V_1_cast, %OP2_V_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="336" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:157  %p_Val2_7_0_1 = mul i61 %OP1_V_0_1_cast, %OP2_V_0_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:168  %p_Val2_7_0_2 = mul i61 %OP1_V_0_2_cast, %OP2_V_0_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="61" op_0_bw="61" op_1_bw="31" op_2_bw="30">
<![CDATA[
.preheader1172:158  %tmp_20 = call i61 @_ssdm_op_BitConcatenate.i61.i31.i30(i31 %tmp_s, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:159  %tmp_20_0_1 = sext i61 %tmp_20 to i62

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:160  %tmp_2115_0_1_cast = sext i61 %p_Val2_7_0_1 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_0_1_cast"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:161  %p_Val2_8_0_1 = add i62 %tmp_2115_0_1_cast, %tmp_20_0_1

]]></node>
<StgValue><ssdm name="p_Val2_8_0_1"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:169  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:170  %tmp_20_0_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_21, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:171  %tmp_2115_0_2_cast = sext i61 %p_Val2_7_0_2 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_0_2_cast"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:172  %p_Val2_8_0_2 = add i62 %tmp_2115_0_2_cast, %tmp_20_0_2

]]></node>
<StgValue><ssdm name="p_Val2_8_0_2"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:179  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:188  %p_Val2_7_1_1 = mul i61 %OP1_V_1_1_cast, %OP2_V_1_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:198  %p_Val2_7_1_2 = mul i61 %OP1_V_1_2_cast, %OP2_V_1_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:180  %tmp_20_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_22, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:181  %tmp_2115_1_cast = sext i61 %p_Val2_7_1 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_1_cast"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:182  %p_Val2_8_1 = add i62 %tmp_2115_1_cast, %tmp_20_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:189  %tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:190  %tmp_20_1_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_23, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:191  %tmp_2115_1_1_cast = sext i61 %p_Val2_7_1_1 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_1_1_cast"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:192  %p_Val2_8_1_1 = add i62 %tmp_2115_1_1_cast, %tmp_20_1_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1_1"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:199  %tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:208  %p_Val2_7_2 = mul i61 %OP1_V_2_cast, %OP2_V_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:218  %p_Val2_7_2_1 = mul i61 %OP1_V_2_1_cast, %OP2_V_2_1_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:200  %tmp_20_1_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_24, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:201  %tmp_2115_1_2_cast = sext i61 %p_Val2_7_1_2 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_1_2_cast"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:202  %p_Val2_8_1_2 = add i62 %tmp_2115_1_2_cast, %tmp_20_1_2

]]></node>
<StgValue><ssdm name="p_Val2_8_1_2"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:209  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:210  %tmp_20_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_25, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:211  %tmp_2115_2_cast = sext i61 %p_Val2_7_2 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_2_cast"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:212  %p_Val2_8_2 = add i62 %tmp_2115_2_cast, %tmp_20_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:219  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.preheader1172:228  %p_Val2_7_2_2 = mul i61 %OP1_V_2_2_cast, %OP2_V_2_2_cast_mid2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="30" op_0_bw="9">
<![CDATA[
.preheader1172:242  %tmp_15 = sext i9 %tmp_12 to i30

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="64" op_0_bw="30">
<![CDATA[
.preheader1172:243  %newIndex5 = zext i30 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:244  %output_0_V_addr_2 = getelementptr [200 x i32]* %output_0_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_0_V_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:245  %output_1_V_addr_2 = getelementptr [200 x i32]* %output_1_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_1_V_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:246  %output_2_V_addr_2 = getelementptr [200 x i32]* %output_2_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_2_V_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:247  %output_3_V_addr_2 = getelementptr [200 x i32]* %output_3_V, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_3_V_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:248  %output_0_V_load_1 = load i32* %output_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:249  %output_1_V_load_1 = load i32* %output_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_1_V_load_1"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:250  %output_2_V_load_1 = load i32* %output_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_2_V_load_1"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:251  %output_3_V_load_1 = load i32* %output_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_3_V_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:220  %tmp_20_2_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_26, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:221  %tmp_2115_2_1_cast = sext i61 %p_Val2_7_2_1 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_2_1_cast"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:222  %p_Val2_8_2_1 = add i62 %tmp_2115_2_1_cast, %tmp_20_2_1

]]></node>
<StgValue><ssdm name="p_Val2_8_2_1"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:229  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:230  %tmp_20_2_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_27, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="62" op_0_bw="61">
<![CDATA[
.preheader1172:231  %tmp_2115_2_2_cast = sext i61 %p_Val2_7_2_2 to i62

]]></node>
<StgValue><ssdm name="tmp_2115_2_2_cast"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:232  %p_Val2_8_2_2 = add i62 %tmp_2115_2_2_cast, %tmp_20_2_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2_2"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:233  %sum_V_2_2 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="sum_V_2_2"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:248  %output_0_V_load_1 = load i32* %output_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:249  %output_1_V_load_1 = load i32* %output_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_1_V_load_1"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:250  %output_2_V_load_1 = load i32* %output_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_2_V_load_1"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:251  %output_3_V_load_1 = load i32* %output_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="output_3_V_load_1"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:252  %p_Val2_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %output_0_V_load_1, i32 %output_1_V_load_1, i32 %output_2_V_load_1, i32 %output_3_V_load_1, i2 %tmp_28)

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.preheader1172:254  switch i2 %tmp_28, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1172:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18432, i64 18432, i64 18432)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:42  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:116  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:135  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1172:137  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1172:253  %p_Val2_5 = add i32 %sum_V_2_2, %p_Val2_1

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_28" val="2"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch6:0  store i32 %p_Val2_5, i32* %output_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_28" val="2"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader1168.preheader.016

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch5:0  store i32 %p_Val2_5, i32* %output_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader1168.preheader.016

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch4:0  store i32 %p_Val2_5, i32* %output_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader1168.preheader.016

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_28" val="3"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch7:0  store i32 %p_Val2_5, i32* %output_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_28" val="3"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader1168.preheader.016

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1167:0  %t_V_2 = phi i7 [ 0, %.preheader1169 ], [ %n_V, %.preheader ]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1167:1  %exitcond3 = icmp eq i7 %t_V_2, -64

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1167:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1167:3  %n_V = add i7 %t_V_2, 1

]]></node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1167:4  br i1 %exitcond3, label %7, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %tmp_4 = zext i7 %t_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="6" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %b_conv2_addr = getelementptr [64 x i27]* @b_conv2, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="b_conv2_addr"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="27" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %p_Val2_2 = load i27* %b_conv2_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="6" op_0_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_29 = trunc i7 %t_V_2 to i6

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_29, i3 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %p_shl5_cast = zext i9 %p_shl5 to i11

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="27" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %p_Val2_2 = load i27* %b_conv2_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="27">
<![CDATA[
.preheader.preheader:6  %p_Val2_1_cast = zext i27 %p_Val2_2 to i32

]]></node>
<StgValue><ssdm name="p_Val2_1_cast"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %t_V_4 = phi i2 [ %x_V, %6 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="7" op_0_bw="2">
<![CDATA[
.preheader:1  %t_V_4_cast = zext i2 %t_V_4 to i7

]]></node>
<StgValue><ssdm name="t_V_4_cast"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond5 = icmp eq i2 %t_V_4, -1

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %x_V = add i2 %t_V_4, 1

]]></node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond5, label %.preheader1167, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp7 = add i7 %t_V_2, %t_V_4_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="11" op_0_bw="7">
<![CDATA[
:3  %tmp7_cast = zext i7 %tmp7 to i11

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="442" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %t_V_6 = phi i2 [ 0, %4 ], [ %y_V, %._crit_edge8 ]

]]></node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="5" op_0_bw="2">
<![CDATA[
:1  %t_V_6_cast = zext i2 %t_V_6 to i5

]]></node>
<StgValue><ssdm name="t_V_6_cast"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond = icmp eq i2 %t_V_6, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %y_V = add i2 %t_V_6, 1

]]></node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %6, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:0  %p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %t_V_6, i2 0)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="5" op_0_bw="4">
<![CDATA[
._crit_edge:1  %p_shl6_cast = zext i4 %p_shl6 to i5

]]></node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:2  %p_4 = sub i5 %p_shl6_cast, %t_V_6_cast

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge:3  %p_4_cast = sext i5 %p_4 to i11

]]></node>
<StgValue><ssdm name="p_4_cast"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:4  %tmp8 = add i11 %p_shl5_cast, %p_4_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:5  %index_V = add i11 %tmp8, %tmp7_cast

]]></node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge:6  %tmp_30 = trunc i11 %index_V to i2

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7  %tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %index_V, i32 2, i32 10)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge:8  %tmp_5 = sext i9 %tmp_3 to i30

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge:9  %newIndex4 = zext i30 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %output_0_V_addr_1 = getelementptr [200 x i32]* %output_0_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_0_V_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:11  %output_1_V_addr_1 = getelementptr [200 x i32]* %output_1_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_1_V_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:12  %output_2_V_addr_1 = getelementptr [200 x i32]* %output_2_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_2_V_addr_1"/></StgValue>
</operation>

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:13  %output_3_V_addr_1 = getelementptr [200 x i32]* %output_3_V, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="output_3_V_addr_1"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:14  %output_0_V_load = load i32* %output_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:15  %output_1_V_load = load i32* %output_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_1_V_load"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:16  %output_2_V_load = load i32* %output_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_2_V_load"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:17  %output_3_V_load = load i32* %output_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_3_V_load"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="468" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:14  %output_0_V_load = load i32* %output_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:15  %output_1_V_load = load i32* %output_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_1_V_load"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:16  %output_2_V_load = load i32* %output_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_2_V_load"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:17  %output_3_V_load = load i32* %output_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="output_3_V_load"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge:18  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %output_0_V_load, i32 %output_1_V_load, i32 %output_2_V_load, i32 %output_3_V_load, i2 %tmp_30)

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  %biased_V = add i32 %p_Val2_1_cast, %p_Val2_s

]]></node>
<StgValue><ssdm name="biased_V"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge:20  %tmp_31 = trunc i32 %biased_V to i31

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="475" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_8 = icmp sgt i32 %biased_V, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge:22  %p_Val2_2_s = select i1 %tmp_8, i31 %tmp_31, i31 0

]]></node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:23  %p_Val2_2_cast = zext i31 %p_Val2_2_s to i32

]]></node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge:24  switch i2 %tmp_30, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_30" val="2"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch2:0  store i32 %p_Val2_2_cast, i32* %output_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_30" val="2"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %._crit_edge8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1:0  store i32 %p_Val2_2_cast, i32* %output_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %._crit_edge8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch0:0  store i32 %p_Val2_2_cast, i32* %output_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %._crit_edge8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_30" val="3"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch3:0  store i32 %p_Val2_2_cast, i32* %output_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_30" val="3"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %._crit_edge8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
