
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.43

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.a_reg.out[5]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[2]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.46    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    4.08    0.01    0.02    0.12 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.12 ^ _521_/B2 (OAI21_X1)
     1    1.16    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.23    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    10   15.69    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.23    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   15.64    0.02    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ dpath.a_reg.out[12]$_DFFE_PP_/CK (DFF_X1)
     3    8.57    0.02    0.11    0.18 ^ dpath.a_reg.out[12]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[12] (net)
                  0.02    0.00    0.18 ^ rebuffer13/A (BUF_X4)
     1    7.37    0.01    0.02    0.21 ^ rebuffer13/Z (BUF_X4)
                                         net66 (net)
                  0.01    0.00    0.21 ^ _582_/A2 (NOR2_X4)
     2    8.27    0.01    0.01    0.22 v _582_/ZN (NOR2_X4)
                                         _127_ (net)
                  0.01    0.00    0.22 v _583_/A2 (NOR2_X4)
     4   12.13    0.02    0.03    0.25 ^ _583_/ZN (NOR2_X4)
                                         _128_ (net)
                  0.02    0.00    0.25 ^ _730_/A (INV_X4)
     2    8.74    0.01    0.01    0.26 v _730_/ZN (INV_X4)
                                         _270_ (net)
                  0.01    0.00    0.26 v _740_/A2 (NOR2_X4)
     3    7.26    0.02    0.03    0.29 ^ _740_/ZN (NOR2_X4)
                                         _278_ (net)
                  0.02    0.00    0.29 ^ _741_/A (INV_X2)
     1    6.68    0.01    0.01    0.30 v _741_/ZN (INV_X2)
                                         _279_ (net)
                  0.01    0.00    0.30 v _742_/A2 (NOR2_X4)
     2    6.61    0.02    0.03    0.33 ^ _742_/ZN (NOR2_X4)
                                         _280_ (net)
                  0.02    0.00    0.33 ^ _744_/A1 (AND2_X4)
     1    6.25    0.01    0.03    0.36 ^ _744_/ZN (AND2_X4)
                                         _282_ (net)
                  0.01    0.00    0.36 ^ _747_/A1 (NAND2_X4)
     2    6.82    0.01    0.01    0.37 v _747_/ZN (NAND2_X4)
                                         _285_ (net)
                  0.01    0.00    0.37 v _757_/A1 (NAND2_X2)
     1    3.17    0.01    0.01    0.38 ^ _757_/ZN (NAND2_X2)
                                         _295_ (net)
                  0.01    0.00    0.38 ^ _758_/A1 (NAND2_X2)
     1    3.39    0.01    0.01    0.40 v _758_/ZN (NAND2_X2)
                                         _296_ (net)
                  0.01    0.00    0.40 v _760_/A1 (NAND2_X2)
     2    3.95    0.01    0.01    0.41 ^ _760_/ZN (NAND2_X2)
                                         net41 (net)
                  0.01    0.00    0.41 ^ output41/A (BUF_X1)
     1    0.36    0.00    0.02    0.43 ^ output41/Z (BUF_X1)
                                         resp_msg[13] (net)
                  0.00    0.00    0.43 ^ resp_msg[13] (out)
                                  0.43   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.23    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   15.64    0.02    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ dpath.a_reg.out[12]$_DFFE_PP_/CK (DFF_X1)
     3    8.57    0.02    0.11    0.18 ^ dpath.a_reg.out[12]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[12] (net)
                  0.02    0.00    0.18 ^ rebuffer13/A (BUF_X4)
     1    7.37    0.01    0.02    0.21 ^ rebuffer13/Z (BUF_X4)
                                         net66 (net)
                  0.01    0.00    0.21 ^ _582_/A2 (NOR2_X4)
     2    8.27    0.01    0.01    0.22 v _582_/ZN (NOR2_X4)
                                         _127_ (net)
                  0.01    0.00    0.22 v _583_/A2 (NOR2_X4)
     4   12.13    0.02    0.03    0.25 ^ _583_/ZN (NOR2_X4)
                                         _128_ (net)
                  0.02    0.00    0.25 ^ _730_/A (INV_X4)
     2    8.74    0.01    0.01    0.26 v _730_/ZN (INV_X4)
                                         _270_ (net)
                  0.01    0.00    0.26 v _740_/A2 (NOR2_X4)
     3    7.26    0.02    0.03    0.29 ^ _740_/ZN (NOR2_X4)
                                         _278_ (net)
                  0.02    0.00    0.29 ^ _741_/A (INV_X2)
     1    6.68    0.01    0.01    0.30 v _741_/ZN (INV_X2)
                                         _279_ (net)
                  0.01    0.00    0.30 v _742_/A2 (NOR2_X4)
     2    6.61    0.02    0.03    0.33 ^ _742_/ZN (NOR2_X4)
                                         _280_ (net)
                  0.02    0.00    0.33 ^ _744_/A1 (AND2_X4)
     1    6.25    0.01    0.03    0.36 ^ _744_/ZN (AND2_X4)
                                         _282_ (net)
                  0.01    0.00    0.36 ^ _747_/A1 (NAND2_X4)
     2    6.82    0.01    0.01    0.37 v _747_/ZN (NAND2_X4)
                                         _285_ (net)
                  0.01    0.00    0.37 v _757_/A1 (NAND2_X2)
     1    3.17    0.01    0.01    0.38 ^ _757_/ZN (NAND2_X2)
                                         _295_ (net)
                  0.01    0.00    0.38 ^ _758_/A1 (NAND2_X2)
     1    3.39    0.01    0.01    0.40 v _758_/ZN (NAND2_X2)
                                         _296_ (net)
                  0.01    0.00    0.40 v _760_/A1 (NAND2_X2)
     2    3.95    0.01    0.01    0.41 ^ _760_/ZN (NAND2_X2)
                                         net41 (net)
                  0.01    0.00    0.41 ^ output41/A (BUF_X1)
     1    0.36    0.00    0.02    0.43 ^ output41/Z (BUF_X1)
                                         resp_msg[13] (net)
                  0.00    0.00    0.43 ^ resp_msg[13] (out)
                                  0.43   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.14927293360233307

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7519

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
15.973658561706543

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7641

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 13

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.b_reg.out[4]$_DFFE_PP_/CK (DFF_X1)
   0.12    0.19 ^ dpath.b_reg.out[4]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.21 v _504_/ZN (INV_X2)
   0.02    0.23 ^ _558_/ZN (NAND2_X4)
   0.02    0.24 v _561_/ZN (NAND2_X4)
   0.03    0.27 ^ _562_/ZN (NOR2_X4)
   0.04    0.31 ^ _563_/ZN (AND2_X4)
   0.01    0.32 v _564_/ZN (NAND2_X4)
   0.01    0.34 ^ _573_/ZN (NAND2_X4)
   0.03    0.36 ^ rebuffer55/Z (BUF_X2)
   0.02    0.38 v _616_/ZN (NAND2_X4)
   0.03    0.41 ^ _648_/ZN (NAND3_X2)
   0.02    0.43 v _888_/ZN (NAND2_X4)
   0.03    0.46 v _907_/Z (BUF_X8)
   0.02    0.48 ^ _932_/ZN (NAND2_X1)
   0.02    0.50 v _933_/ZN (OAI21_X1)
   0.00    0.50 v dpath.b_reg.out[4]$_DFFE_PP_/D (DFF_X1)
           0.50   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[4]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.0744

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.0741

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.4293

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0613

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-14.279059

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.86e-04   9.23e-05   2.84e-06   5.81e-04  18.4%
Combinational          1.05e-03   1.17e-03   1.86e-05   2.24e-03  71.0%
Clock                  1.44e-04   1.89e-04   2.68e-07   3.33e-04  10.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.68e-03   1.45e-03   2.17e-05   3.15e-03 100.0%
                          53.4%      45.9%       0.7%
