Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 21 20:26:01 2021
| Host         : DESKTOP-UCL1PSP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hnn_fpga_wrapper_control_sets_placed.rpt
| Design       : hnn_fpga_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   276 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    81 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4376 |         1306 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             386 |          137 |
| Yes          | No                    | No                     |            3624 |         1511 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                                                Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                                                |                1 |              2 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                3 |              4 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                |                3 |              4 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                            |                3 |              4 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_0  |                2 |              4 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_0  |                3 |              4 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                           |                2 |              5 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                           |                3 |              5 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                          |                2 |              5 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                          |                3 |              5 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | hnn_fpga_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                             |                1 |              6 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                              |                3 |              8 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                     |                3 |              8 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                      |                3 |             10 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][1]_1 |                5 |             10 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                           |                4 |             10 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/aw_hs                                                                                                       |                                                                                                                                                                                                                |                5 |             10 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                                                |                2 |             12 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                |                6 |             12 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                                                |                5 |             12 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                                                |                2 |             12 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                                                |                4 |             13 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                                                |                3 |             14 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                |                3 |             14 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                                                |                3 |             16 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                                                                                |                9 |             21 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                                                                                |                8 |             21 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_fmul_32nbkb_U1/hnn_fpga_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                |                8 |             22 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_12960                                                                                                                             |                                                                                                                                                                                                                |                6 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                      |                                                                                                                                                                                                                |               14 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/rdata_data_reg[31]_i_7_n_0                                                                                                            |                                                                                                                                                                                                                |                9 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                                                |                8 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/p_0_in17_out                                                                                                |                                                                                                                                                                                                                |                5 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                                                                |                8 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_12920                                                                                                                             |                                                                                                                                                                                                                |                4 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state3                                                                                                                      |                                                                                                                                                                                                                |                5 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/rdata_data_reg[31]_i_9_n_0                                                                                                            |                                                                                                                                                                                                                |               11 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                |                7 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                                                |                7 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_1292_reg[31]_inv_i_3_n_0                                                                                                          |                                                                                                                                                                                                                |                5 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                                                |                9 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13010                                                                                                                             |                                                                                                                                                                                                                |                5 |             32 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_fmul_32nbkb_U1/E[0]                                                                                                          |                                                                                                                                                                                                                |               15 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13610                                                                                                                             |                                                                                                                                                                                                                |               17 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13910                                                                                                                             |                                                                                                                                                                                                                |               12 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13110                                                                                                                             |                                                                                                                                                                                                                |               15 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13460                                                                                                                             |                                                                                                                                                                                                                |               18 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_1306[63]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                |               17 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13310                                                                                                                             |                                                                                                                                                                                                                |               14 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13260                                                                                                                             |                                                                                                                                                                                                                |               15 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13860                                                                                                                             |                                                                                                                                                                                                                |                7 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13510                                                                                                                             |                                                                                                                                                                                                                |               10 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13410                                                                                                                             |                                                                                                                                                                                                                |               12 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13360                                                                                                                             |                                                                                                                                                                                                                |               15 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13660                                                                                                                             |                                                                                                                                                                                                                |               16 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13710                                                                                                                             |                                                                                                                                                                                                                |               11 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13810                                                                                                                             |                                                                                                                                                                                                                |               12 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13210                                                                                                                             |                                                                                                                                                                                                                |               14 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13560                                                                                                                             |                                                                                                                                                                                                                |               12 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13760                                                                                                                             |                                                                                                                                                                                                                |               16 |             33 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                                                |                8 |             45 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                                                |                8 |             45 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                      |               14 |             51 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]   |               13 |             51 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/reg_14360                                                                                                     |                                                                                                                                                                                                                |               37 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14660                                                                                                                             |                                                                                                                                                                                                                |               28 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/reg_14310                                                                                                     |                                                                                                                                                                                                                |               47 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14860                                                                                                                             |                                                                                                                                                                                                                |               26 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14210                                                                                                                             |                                                                                                                                                                                                                |               24 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15210                                                                                                                             |                                                                                                                                                                                                                |               30 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14510                                                                                                                             |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state56                                                                                                                     |                                                                                                                                                                                                                |               24 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state60                                                                                                                     |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state58                                                                                                                     |                                                                                                                                                                                                                |               27 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state61                                                                                                                     |                                                                                                                                                                                                                |               25 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state59                                                                                                                     |                                                                                                                                                                                                                |               30 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14260                                                                                                                             |                                                                                                                                                                                                                |               31 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14810                                                                                                                             |                                                                                                                                                                                                                |               23 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15260                                                                                                                             |                                                                                                                                                                                                                |               30 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/ap_CS_fsm_state57                                                                                                                     |                                                                                                                                                                                                                |               30 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[27]                                                                                             |                                                                                                                                                                                                                |               28 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[58]                                                                                             |                                                                                                                                                                                                                |               35 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15160                                                                                                                             |                                                                                                                                                                                                                |               27 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15310                                                                                                                             |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14560                                                                                                                             |                                                                                                                                                                                                                |               31 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15360                                                                                                                             |                                                                                                                                                                                                                |               27 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14410                                                                                                                             |                                                                                                                                                                                                                |               36 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_13960                                                                                                                             |                                                                                                                                                                                                                |               33 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14010                                                                                                                             |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14460                                                                                                                             |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14710                                                                                                                             |                                                                                                                                                                                                                |               30 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15060                                                                                                                             |                                                                                                                                                                                                                |               28 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14760                                                                                                                             |                                                                                                                                                                                                                |               29 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15410                                                                                                                             |                                                                                                                                                                                                                |               26 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dadd_64neOg_U4/ap_CS_fsm_reg[54]                                                                                             |                                                                                                                                                                                                                |               32 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14910                                                                                                                             |                                                                                                                                                                                                                |               32 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15010                                                                                                                             |                                                                                                                                                                                                                |               22 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14610                                                                                                                             |                                                                                                                                                                                                                |               33 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_14960                                                                                                                             |                                                                                                                                                                                                                |               23 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15110                                                                                                                             |                                                                                                                                                                                                                |               23 |             63 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15460                                                                                                                             |                                                                                                                                                                                                                |               29 |             64 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 | hnn_fpga_i/hnn_fpga_0/U0/reg_15510                                                                                                                             |                                                                                                                                                                                                                |               29 |             64 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                          |               17 |             66 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/ARESET                                                                                                                                                      |               56 |            138 |
|  hnn_fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                                                                                |             1307 |           4639 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


