

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:24:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Filter_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 4.880 us | 4.880 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |       60|       60|        30|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |- Row_Loop            |       60|       60|        30|          -|          -|     2|    no    |
        | + Col_Loop           |       28|       28|        14|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |       12|       12|         6|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     424|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     221|    -|
|Register         |        -|      -|     183|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     183|     711|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln13_1_fu_469_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln13_fu_259_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln16_1_fu_499_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln16_fu_289_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln20_1_fu_517_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln20_fu_307_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln23_1_fu_562_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_346_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln25_1_fu_523_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln25_fu_313_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln26_1_fu_568_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_fu_352_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln35_1_fu_532_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_fu_322_p2       |     +    |      0|  0|  13|           4|           4|
    |and_ln28_1_fu_449_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_669_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_675_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_443_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_463_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_253_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_1_fu_493_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_283_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_1_fu_511_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_301_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_556_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_340_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_413_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_425_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_431_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_633_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_639_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_651_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_657_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_407_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln28_1_fu_437_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_645_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_663_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_582_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln28_fu_419_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_545_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln28_1_fu_681_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_455_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 424|         192|         134|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |c_0_0_reg_117            |   9|          2|    2|          4|
    |c_0_1_reg_187            |   9|          2|    2|          4|
    |conv_1_out_address0      |  15|          3|    5|         15|
    |grp_fu_246_p1            |  15|          3|   32|         96|
    |max_0_0_reg_129          |   9|          2|   32|         64|
    |max_0_1_reg_199          |   9|          2|   32|         64|
    |max_1_0_reg_153          |   9|          2|   32|         64|
    |max_1_1_reg_223          |   9|          2|   32|         64|
    |max_pool_1_out_address0  |  15|          3|    3|          9|
    |max_pool_1_out_d0        |  15|          3|   32|         96|
    |mpc_0_0_reg_165          |   9|          2|    2|          4|
    |mpc_0_1_reg_235          |   9|          2|    2|          4|
    |mpr_0_0_reg_142          |   9|          2|    2|          4|
    |mpr_0_1_reg_212          |   9|          2|    2|          4|
    |r_0_0_reg_106            |   9|          2|    2|          4|
    |r_0_1_reg_176            |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 221|         48|  217|        516|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_1_reg_754   |   2|   0|    2|          0|
    |add_ln13_reg_692     |   2|   0|    2|          0|
    |add_ln16_1_reg_772   |   2|   0|    2|          0|
    |add_ln16_reg_710     |   2|   0|    2|          0|
    |add_ln20_1_reg_785   |   2|   0|    2|          0|
    |add_ln20_reg_723     |   2|   0|    2|          0|
    |add_ln23_1_reg_798   |   2|   0|    2|          0|
    |add_ln23_reg_736     |   2|   0|    2|          0|
    |add_ln25_1_reg_790   |   2|   0|    2|          0|
    |add_ln25_reg_728     |   2|   0|    2|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |c_0_0_reg_117        |   2|   0|    2|          0|
    |c_0_1_reg_187        |   2|   0|    2|          0|
    |max_0_0_reg_129      |  32|   0|   32|          0|
    |max_0_1_reg_199      |  32|   0|   32|          0|
    |max_1_0_reg_153      |  32|   0|   32|          0|
    |max_1_1_reg_223      |  32|   0|   32|          0|
    |mpc_0_0_reg_165      |   2|   0|    2|          0|
    |mpc_0_1_reg_235      |   2|   0|    2|          0|
    |mpr_0_0_reg_142      |   2|   0|    2|          0|
    |mpr_0_1_reg_212      |   2|   0|    2|          0|
    |r_0_0_reg_106        |   2|   0|    2|          0|
    |r_0_1_reg_176        |   2|   0|    2|          0|
    |shl_ln25_1_reg_759   |   1|   0|    2|          1|
    |shl_ln25_reg_697     |   1|   0|    2|          1|
    |shl_ln26_1_reg_777   |   1|   0|    2|          1|
    |shl_ln26_reg_715     |   1|   0|    2|          1|
    |zext_ln16_1_reg_764  |   2|   0|    4|          2|
    |zext_ln16_reg_702    |   2|   0|    4|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 183|   0|  191|          8|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

