# Chapter 10.1: FPGA Architecture

## ğŸ“‹ Chapter Overview

**FPGA (Field Programmable Gate Array)** is a reconfigurable integrated circuit that can be programmed after manufacturing. This chapter covers the internal architecture of modern FPGAs including logic elements, routing, and specialized blocks.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand LUT-based logic implementation
- Describe FPGA routing architecture
- Identify specialized FPGA resources (BRAM, DSP)
- Compare different FPGA families and vendors

---

## 10.1.1 FPGA Basic Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FPGA ARRAY STRUCTURE                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O     â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚ I/O â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼ I/O  â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚     â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤      â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚ I/O â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼BRAMâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€DSPâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼ I/O  â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚     â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤      â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚ I/O â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼ I/O  â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚     â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤      â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”‚ I/O â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼BRAMâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼â”€DSPâ”€â”¼â”€CLBâ”€â”¼â”€CLBâ”€â”¼ I/O  â”‚   â”‚
â”‚   â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚     â”‚      â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O  I/O     â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Legend:                                                           â”‚
â”‚   CLB  = Configurable Logic Block (main logic)                     â”‚
â”‚   BRAM = Block RAM (memory)                                        â”‚
â”‚   DSP  = Digital Signal Processing block                           â”‚
â”‚   I/O  = Input/Output blocks                                       â”‚
â”‚   â”€â”¼â”€  = Routing channels (switch boxes at intersections)         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Modern FPGA scale:                                               â”‚
â”‚   â€¢ 100K to 10M logic cells                                        â”‚
â”‚   â€¢ 10-100 MB block RAM                                            â”‚
â”‚   â€¢ 1000-10000 DSP blocks                                          â”‚
â”‚   â€¢ 500-2000 I/O pins                                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.1.2 Look-Up Table (LUT)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LUT STRUCTURE                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   LUT = Programmable truth table (universal logic element)         â”‚
â”‚                                                                      â”‚
â”‚   4-input LUT (LUT4):                                               â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”€â”€â”                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚         â”‚                     â”‚ SRAM Configuration Memory         â”‚ â”‚
â”‚   B â”€â”€â”€â”€â”¼â”€â”€â”€â–º  4:16          â”‚ â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â” â”‚ â”‚
â”‚         â”‚     Decoder        â”‚ â”‚M0 â”‚M1 â”‚M2 â”‚M3 â”‚...â”‚...â”‚M14â”‚M15â”‚ â”‚ â”‚
â”‚   C â”€â”€â”€â”€â”¤        â”‚           â”‚ â””â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”´â”€â”¬â”€â”˜ â”‚ â”‚
â”‚         â”‚        â–¼           â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚   â”‚ â”‚
â”‚   D â”€â”€â”€â”€â”˜    â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”‚   â–¼   â–¼   â–¼   â–¼   â–¼   â–¼   â–¼   â–¼   â”‚ â”‚
â”‚              â”‚ 16:1  â”‚       â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚ â”‚
â”‚              â”‚  MUX  â”‚â—„â”€â”€â”€â”€â”€â”€â”¤ â”‚     16:1 Multiplexer           â”‚â”‚ â”‚
â”‚              â””â”€â”€â”€â”¬â”€â”€â”€â”˜       â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚ â”‚
â”‚                  â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                  â–¼                             â–¼                   â”‚
â”‚               Output â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   How it works:                                                     â”‚
â”‚   1. SRAM cells store desired truth table (16 bits for LUT4)       â”‚
â”‚   2. Input signals A,B,C,D select one of 16 SRAM cells            â”‚
â”‚   3. Selected value appears at output                              â”‚
â”‚                                                                      â”‚
â”‚   Example: Implementing Y = AB + CD                                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ DCBA â”‚ Output â”‚  DCBA â”‚ Output â”‚  DCBA â”‚ Output â”‚ DCBA â”‚ Out â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 0000 â”‚   0    â”‚  0100 â”‚   0    â”‚  1000 â”‚   0    â”‚ 1100 â”‚  1  â”‚  â”‚
â”‚   â”‚ 0001 â”‚   0    â”‚  0101 â”‚   0    â”‚  1001 â”‚   0    â”‚ 1101 â”‚  1  â”‚  â”‚
â”‚   â”‚ 0010 â”‚   0    â”‚  0110 â”‚   0    â”‚  1010 â”‚   0    â”‚ 1110 â”‚  1  â”‚  â”‚
â”‚   â”‚ 0011 â”‚   1    â”‚  0111 â”‚   1    â”‚  1011 â”‚   1    â”‚ 1111 â”‚  1  â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   LUT content: 0x F888 (bits 15-0: 1111 1000 1000 1000)           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Modern LUT sizes:                                                 â”‚
â”‚   â€¢ LUT4: 16 SRAM bits, any 4-input function                      â”‚
â”‚   â€¢ LUT5: 32 SRAM bits, any 5-input function                      â”‚
â”‚   â€¢ LUT6: 64 SRAM bits, any 6-input function (most common now)    â”‚
â”‚   â€¢ LUT8: 256 SRAM bits (some architectures)                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.1.3 Configurable Logic Block (CLB)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CLB ARCHITECTURE                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   A CLB contains multiple logic elements (slices):                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    CLB (Configurable Logic Block)           â”‚   â”‚
â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚   â”‚
â”‚   â”‚  â”‚       SLICE 0       â”‚   â”‚       SLICE 1       â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”   â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”‚LUT6 â”‚  â”‚LUT6 â”‚   â”‚   â”‚  â”‚LUT6 â”‚  â”‚LUT6 â”‚   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜   â”‚   â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚     â”‚        â”‚      â”‚   â”‚     â”‚        â”‚      â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”´â”€â”€â”  â”Œâ”€â”€â”´â”€â”€â”   â”‚   â”‚  â”Œâ”€â”€â”´â”€â”€â”  â”Œâ”€â”€â”´â”€â”€â”   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ FF  â”‚  â”‚ FF  â”‚   â”‚   â”‚  â”‚ FF  â”‚  â”‚ FF  â”‚   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜   â”‚   â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚                     â”‚   â”‚                     â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”   â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”‚LUT6 â”‚  â”‚LUT6 â”‚   â”‚   â”‚  â”‚LUT6 â”‚  â”‚LUT6 â”‚   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜   â”‚   â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚     â”‚        â”‚      â”‚   â”‚     â”‚        â”‚      â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”Œâ”€â”€â”´â”€â”€â”  â”Œâ”€â”€â”´â”€â”€â”   â”‚   â”‚  â”Œâ”€â”€â”´â”€â”€â”  â”Œâ”€â”€â”´â”€â”€â”   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â”‚ FF  â”‚  â”‚ FF  â”‚   â”‚   â”‚  â”‚ FF  â”‚  â”‚ FF  â”‚   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜   â”‚   â”‚  â””â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”˜   â”‚         â”‚   â”‚
â”‚   â”‚  â”‚                     â”‚   â”‚                     â”‚         â”‚   â”‚
â”‚   â”‚  â”‚  Carry chain â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€ Carry chain     â”‚         â”‚   â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Slice components:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Component     â”‚ Count/Slice â”‚ Function                      â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ LUT6          â”‚ 4           â”‚ 6-input logic function        â”‚  â”‚
â”‚   â”‚ Flip-flop     â”‚ 8           â”‚ Storage elements              â”‚  â”‚
â”‚   â”‚ Carry logic   â”‚ 1 chain     â”‚ Fast arithmetic               â”‚  â”‚
â”‚   â”‚ Muxes         â”‚ Several     â”‚ Function selection            â”‚  â”‚
â”‚   â”‚ Distributed   â”‚ Optional    â”‚ Small RAM/ROM (using LUTs)   â”‚  â”‚
â”‚   â”‚ RAM/ROM       â”‚             â”‚                               â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   LUT6 can also work as:                                           â”‚
â”‚   â€¢ Two LUT5 with shared inputs (5 inputs, 2 outputs)             â”‚
â”‚   â€¢ 64-bit shift register                                          â”‚
â”‚   â€¢ 64x1 distributed RAM                                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.1.4 FPGA Routing Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ROUTING RESOURCES                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Interconnect consumes ~80% of FPGA area!                         â”‚
â”‚                                                                      â”‚
â”‚   Hierarchical routing:                                             â”‚
â”‚                                                                      â”‚
â”‚                         Long lines (chip-wide)                      â”‚
â”‚   â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•      â”‚
â”‚                              â”‚                                      â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚   â•â•â•â•â•â”‚â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â”‚â•â•â•â•â•           â”‚
â”‚        â”‚      Mid-length lines (multi-CLB)        â”‚                â”‚
â”‚        â”‚                     â”‚                     â”‚                â”‚
â”‚   â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€           â”‚
â”‚        â”‚  Short lines (neighbor)                  â”‚                â”‚
â”‚        â”‚  â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”      â”‚     â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”  â”‚                â”‚
â”‚        â”‚  â”‚CLBâ”‚ â”€ â”‚CLBâ”‚      â”‚     â”‚CLBâ”‚ â”€ â”‚CLBâ”‚  â”‚                â”‚
â”‚        â”‚  â”œâ”€â”€â”€â”¼ â”‚ â”œâ”€â”€â”€â”¤      â”‚     â”œâ”€â”€â”€â”¼ â”‚ â”œâ”€â”€â”€â”¤  â”‚                â”‚
â”‚        â”‚  â”‚   â”‚ â”‚ â”‚   â”‚ Switch    â”‚   â”‚ â”‚ â”‚   â”‚  â”‚                â”‚
â”‚        â”‚  â”‚CLBâ”‚ â”€ â”‚CLBâ”‚â”€ Box â”€â”€â”€â”€â”€â”‚CLBâ”‚ â”€ â”‚CLBâ”‚  â”‚                â”‚
â”‚        â”‚  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜      â”‚     â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜  â”‚                â”‚
â”‚        â”‚                     â”‚                     â”‚                â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                              â”‚                                      â”‚
â”‚                              â”‚                                      â”‚
â”‚                                                                      â”‚
â”‚   Switch Box (connects routing channels):                          â”‚
â”‚                                                                      â”‚
â”‚        Vertical                                                     â”‚
â”‚        tracks                                                       â”‚
â”‚           â”‚                                                         â”‚
â”‚           â–¼                                                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Horizontal tracks                           â”‚
â”‚           â”‚â•² â•±â”‚                                                     â”‚
â”‚           â”‚ â•³ â”‚  â† Programmable switches                           â”‚
â”‚           â”‚â•± â•²â”‚                                                     â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                              â”‚
â”‚           â”‚                                                         â”‚
â”‚                                                                      â”‚
â”‚   Each crossing has programmable switches (SRAM-controlled)        â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Routing types:                                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Type        â”‚ Span        â”‚ Delay  â”‚ Usage                  â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Direct      â”‚ Adjacent    â”‚ Low    â”‚ Neighbor connections   â”‚  â”‚
â”‚   â”‚ Single      â”‚ 1-2 CLBs    â”‚ Low    â”‚ Local connections      â”‚  â”‚
â”‚   â”‚ Double      â”‚ 2-4 CLBs    â”‚ Medium â”‚ Short distances        â”‚  â”‚
â”‚   â”‚ Quad        â”‚ 4-8 CLBs    â”‚ Medium â”‚ Medium distances       â”‚  â”‚
â”‚   â”‚ Long        â”‚ Full row/colâ”‚ High   â”‚ Global signals, clocksâ”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.1.5 Block RAM (BRAM)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BLOCK RAM ARCHITECTURE                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Dedicated memory blocks (more efficient than distributed RAM):   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    BRAM Block (36Kb typical)                â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  Port A                              Port B                 â”‚   â”‚
â”‚   â”‚  â”€â”€â”€â”€â”€â”€                              â”€â”€â”€â”€â”€â”€                 â”‚   â”‚
â”‚   â”‚  ADDR_A â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â—„â”€â”€ ADDR_B           â”‚   â”‚
â”‚   â”‚            â”‚                         â”‚                      â”‚   â”‚
â”‚   â”‚  DIN_A  â”€â”€â–ºâ”‚                         â”‚â—„â”€â”€ DIN_B            â”‚   â”‚
â”‚   â”‚            â”‚     36Kb SRAM Array     â”‚                      â”‚   â”‚
â”‚   â”‚  WE_A   â”€â”€â–ºâ”‚                         â”‚â—„â”€â”€ WE_B             â”‚   â”‚
â”‚   â”‚            â”‚                         â”‚                      â”‚   â”‚
â”‚   â”‚  DOUT_A â—„â”€â”€â”‚                         â”‚â”€â”€â–º DOUT_B           â”‚   â”‚
â”‚   â”‚            â”‚                         â”‚                      â”‚   â”‚
â”‚   â”‚  CLK_A  â”€â”€â–ºâ””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â—„â”€â”€ CLK_B            â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  True dual-port: Both ports can R/W simultaneously         â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   BRAM configurations:                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Configuration    â”‚ Depth  â”‚ Width â”‚ Size                    â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 32K Ã— 1          â”‚ 32768  â”‚ 1 bit â”‚ 32Kb                    â”‚  â”‚
â”‚   â”‚ 16K Ã— 2          â”‚ 16384  â”‚ 2 bit â”‚ 32Kb                    â”‚  â”‚
â”‚   â”‚ 4K Ã— 9           â”‚ 4096   â”‚ 9 bit â”‚ 36Kb (8+1 parity)       â”‚  â”‚
â”‚   â”‚ 2K Ã— 18          â”‚ 2048   â”‚ 18 bitâ”‚ 36Kb                    â”‚  â”‚
â”‚   â”‚ 1K Ã— 36          â”‚ 1024   â”‚ 36 bitâ”‚ 36Kb                    â”‚  â”‚
â”‚   â”‚ 512 Ã— 72         â”‚ 512    â”‚ 72 bitâ”‚ 36Kb                    â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   BRAM features:                                                    â”‚
â”‚   â€¢ Synchronous read/write (clocked)                               â”‚
â”‚   â€¢ Optional output registers (pipeline)                           â”‚
â”‚   â€¢ Byte-enable write                                              â”‚
â”‚   â€¢ Cascade multiple BRAMs for larger memories                     â”‚
â”‚   â€¢ ECC (Error Correcting Code) support                           â”‚
â”‚   â€¢ FIFO mode (built-in pointers)                                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical FPGA BRAM:                                               â”‚
â”‚   â€¢ Xilinx UltraScale+: 36Kb BRAMs, 100-2000 blocks               â”‚
â”‚   â€¢ Total: 3.6 Mb to 72 Mb embedded memory                        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 10.1.6 DSP Blocks

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DSP BLOCK ARCHITECTURE                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Hardened arithmetic units for signal processing:                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    DSP48 Block (Xilinx)                     â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  A[27:0] â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”                                        â”‚   â”‚
â”‚   â”‚            â”‚ Pre- â”‚      â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”              â”‚   â”‚
â”‚   â”‚  D[27:0] â”€â”€â–ºâ”‚ Add â”‚â”€â”€â”€â”€â”€â–ºâ”‚     â”‚   â”‚       â”‚              â”‚   â”‚
â”‚   â”‚            â””â”€â”€â”€â”€â”€â”˜      â”‚ 27Ã— â”‚   â”‚  ALU  â”‚              â”‚   â”‚
â”‚   â”‚                         â”‚ 18  â”œâ”€â”€â–ºâ”‚  +/-  â”œâ”€â”€â–º P[48:0]    â”‚   â”‚
â”‚   â”‚  B[18:0] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚Mult â”‚   â”‚       â”‚              â”‚   â”‚
â”‚   â”‚                         â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”€â”˜              â”‚   â”‚
â”‚   â”‚                              â–²        â–²                   â”‚   â”‚
â”‚   â”‚  C[48:0] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚   â”‚
â”‚   â”‚                         (Cascade input)                   â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â”‚  Pipeline registers at each stage (optional)              â”‚   â”‚
â”‚   â”‚                                                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   DSP operations in single cycle:                                  â”‚
â”‚                                                                      â”‚
â”‚   â€¢ P = A Ã— B                     (multiply)                       â”‚
â”‚   â€¢ P = A Ã— B + C                 (multiply-accumulate)            â”‚
â”‚   â€¢ P = (A + D) Ã— B               (pre-add + multiply)            â”‚
â”‚   â€¢ P = (A + D) Ã— B + C           (pre-add + MAC)                 â”‚
â”‚   â€¢ Cascaded: P = Î£(Aáµ¢ Ã— Báµ¢)     (FIR filters)                   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Performance comparison:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Operation       â”‚ Using LUTs    â”‚ Using DSP                 â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ 18Ã—18 multiply  â”‚ ~300 LUTs     â”‚ 1 DSP                     â”‚  â”‚
â”‚   â”‚ 27Ã—18 MAC       â”‚ ~500 LUTs     â”‚ 1 DSP                     â”‚  â”‚
â”‚   â”‚ Frequency       â”‚ ~200 MHz      â”‚ ~500+ MHz                  â”‚  â”‚
â”‚   â”‚ Power           â”‚ Higher        â”‚ Lower (hardened)          â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Applications:                                                     â”‚
â”‚   â€¢ Digital filters (FIR, IIR)                                    â”‚
â”‚   â€¢ FFT (Fast Fourier Transform)                                  â”‚
â”‚   â€¢ Matrix operations                                              â”‚
â”‚   â€¢ Neural network inference                                       â”‚
â”‚   â€¢ Video processing                                               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| FPGA Resource | Function | Typical Count |
|---------------|----------|---------------|
| LUT6 | Any 6-input logic function | 100K-10M |
| Flip-flop | Sequential storage | 200K-20M |
| BRAM (36Kb) | Block memory | 100-5000 |
| DSP48 | Multiply-accumulate | 100-10000 |
| I/O | External interfaces | 200-2000 |

---

## â“ Quick Revision Questions

1. **How does a 4-input LUT implement any logic function?**

2. **What components are typically found in a CLB slice?**

3. **Why does routing consume ~80% of FPGA area?**

4. **Compare distributed RAM (in LUTs) vs Block RAM.**

5. **What arithmetic operation can a DSP48 block perform in one cycle?**

6. **Why are different routing track lengths needed?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 10 Home](README.md) | [Unit 10 Home](README.md) | [FPGA Design Flow â†’](02-fpga-design-flow.md) |
