<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/vmm/src/arch/x86_64/msr.rs`."><title>msr.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-4e54bb2b497cc83f.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="vmm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.77.0-nightly (a2d9d73e6 2024-01-10)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="../../../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../../../src-files.js"></script><script defer src="../../../../static.files/main-0b2e2def73e61cbe.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title">
            <h2>Files</h2></div></nav><div class="sidebar-resizer"></div>
    <main><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../../vmm/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
</pre></div><pre class="rust"><code><span class="comment">// Copyright 2019 Amazon.com, Inc. or its affiliates. All Rights Reserved.
// SPDX-License-Identifier: Apache-2.0

</span><span class="doccomment">/// Model Specific Registers (MSRs) related functionality.
</span><span class="kw">use </span>bitflags::bitflags;
<span class="kw">use </span>kvm_bindings::{kvm_msr_entry, MsrList, Msrs};
<span class="kw">use </span>kvm_ioctls::{Kvm, VcpuFd};

<span class="kw">use </span><span class="kw">crate</span>::arch_gen::x86::hyperv::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::arch_gen::x86::hyperv_tlfs::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::arch_gen::x86::msr_index::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::arch_gen::x86::perf_event::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::cpu_config::x86_64::cpuid::common::{get_vendor_id_from_host, GetCpuidError};
<span class="kw">use </span><span class="kw">crate</span>::cpu_config::x86_64::cpuid::VENDOR_ID_AMD;

<span class="attr">#[derive(Debug, PartialEq, Eq, thiserror::Error, displaydoc::Display)]
</span><span class="doccomment">/// MSR related errors.
</span><span class="kw">pub enum </span>MsrError {
    <span class="doccomment">/// Failed to create `vmm_sys_util::fam::FamStructWrapper` for MSRs
    </span>Fam(<span class="attr">#[from] </span>utils::fam::Error),
    <span class="doccomment">/// Failed to get MSR index list: {0}
    </span>GetMsrIndexList(kvm_ioctls::Error),
    <span class="doccomment">/// Invalid CPU vendor: {0}
    </span>InvalidVendor(<span class="attr">#[from] </span>GetCpuidError),
    <span class="doccomment">/// Failed to set MSRs: {0}
    </span>SetMsrs(kvm_ioctls::Error),
    <span class="doccomment">/// Not all given MSRs were set.
    </span>SetMsrsIncomplete,
}

<span class="doccomment">/// MSR range
</span><span class="attr">#[derive(Debug)]
</span><span class="kw">struct </span>MsrRange {
    <span class="doccomment">/// Base MSR address
    </span>base: u32,
    <span class="doccomment">/// Number of MSRs
    </span>nmsrs: u32,
}

<span class="kw">impl </span>MsrRange {
    <span class="doccomment">/// Returns whether `msr` is contained in this MSR range.
    </span><span class="kw">fn </span>contains(<span class="kw-2">&amp;</span><span class="self">self</span>, msr: u32) -&gt; bool {
        <span class="self">self</span>.base &lt;= msr &amp;&amp; msr &lt; <span class="self">self</span>.base + <span class="self">self</span>.nmsrs
    }
}

<span class="doccomment">/// Base MSR for APIC
</span><span class="kw">const </span>APIC_BASE_MSR: u32 = <span class="number">0x800</span>;

<span class="doccomment">/// Number of APIC MSR indexes
</span><span class="kw">const </span>APIC_MSR_INDEXES: u32 = <span class="number">0x400</span>;

<span class="doccomment">/// Custom MSRs fall in the range 0x4b564d00-0x4b564dff
</span><span class="kw">const </span>MSR_KVM_WALL_CLOCK_NEW: u32 = <span class="number">0x4b56_4d00</span>;
<span class="kw">const </span>MSR_KVM_SYSTEM_TIME_NEW: u32 = <span class="number">0x4b56_4d01</span>;
<span class="kw">const </span>MSR_KVM_ASYNC_PF_EN: u32 = <span class="number">0x4b56_4d02</span>;
<span class="kw">const </span>MSR_KVM_STEAL_TIME: u32 = <span class="number">0x4b56_4d03</span>;
<span class="kw">const </span>MSR_KVM_PV_EOI_EN: u32 = <span class="number">0x4b56_4d04</span>;
<span class="kw">const </span>MSR_KVM_POLL_CONTROL: u32 = <span class="number">0x4b56_4d05</span>;
<span class="kw">const </span>MSR_KVM_ASYNC_PF_INT: u32 = <span class="number">0x4b56_4d06</span>;

<span class="doccomment">/// Taken from arch/x86/include/asm/msr-index.h
/// Spectre mitigations control MSR
</span><span class="kw">pub const </span>MSR_IA32_SPEC_CTRL: u32 = <span class="number">0x0000_0048</span>;
<span class="doccomment">/// Architecture capabilities MSR
</span><span class="kw">pub const </span>MSR_IA32_ARCH_CAPABILITIES: u32 = <span class="number">0x0000_010a</span>;

<span class="kw">const </span>MSR_IA32_PRED_CMD: u32 = <span class="number">0x0000_0049</span>;

<span class="macro">bitflags! </span>{
    <span class="doccomment">/// Feature flags enumerated in the IA32_ARCH_CAPABILITIES MSR.
    /// See https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/cpuid-enumeration-and-architectural-msrs.html
    </span><span class="attr">#[derive(Default)]
    #[repr(C)]
    </span><span class="kw">pub struct </span>ArchCapaMSRFlags: u64 {
        <span class="doccomment">/// The processor is not susceptible to Rogue Data Cache Load (RDCL).
        </span><span class="kw">const </span>RDCL_NO               = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="doccomment">/// The processor supports enhanced Indirect Branch Restriction Speculation (IBRS)
        </span><span class="kw">const </span>IBRS_ALL              = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="doccomment">/// The processor supports RSB Alternate. Alternative branch predictors may be used by RET instructions
        /// when the RSB is empty. Software using retpoline may be affected by this behavior.
        </span><span class="kw">const </span>RSBA                  = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="doccomment">/// A value of 1 indicates the hypervisor need not flush the L1D on VM entry.
        </span><span class="kw">const </span>SKIP_L1DFL_VMENTRY    = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="doccomment">/// Processor is not susceptible to Speculative Store Bypass (SSB).
        </span><span class="kw">const </span>SSB_NO                = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="doccomment">/// Processor is not susceptible to Microarchitectural Data Sampling (MDS).
        </span><span class="kw">const </span>MDS_NO                = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="doccomment">/// The processor is not susceptible to a machine check error due to modifying the size of a code page
        /// without TLB invalidation.
        </span><span class="kw">const </span>IF_PSCHANGE_MC_NO     = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="doccomment">/// The processor supports RTM_DISABLE and TSX_CPUID_CLEAR.
        </span><span class="kw">const </span>TSX_CTRL              = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="doccomment">/// Processor is not susceptible to Intel® Transactional Synchronization Extensions
        /// (Intel® TSX) Asynchronous Abort (TAA).
        </span><span class="kw">const </span>TAA_NO                = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
        <span class="comment">// Bit 9 is reserved
        </span><span class="doccomment">/// Processor supports IA32_MISC_PACKAGE_CTRLS MSR.
        </span><span class="kw">const </span>MISC_PACKAGE_CTRLS    = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="doccomment">/// Processor supports setting and reading IA32_MISC_PACKAGE_CTLS[0] (ENERGY_FILTERING_ENABLE) bit.
        </span><span class="kw">const </span>ENERGY_FILTERING_CTL  = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="doccomment">/// The processor supports data operand independent timing mode.
        </span><span class="kw">const </span>DOITM                 = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
        <span class="doccomment">/// The processor is not affected by either the Shared Buffers Data Read (SBDR) vulnerability or the
        /// Sideband Stale Data Propagator (SSDP).
        </span><span class="kw">const </span>SBDR_SSDP_NO          = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="doccomment">/// The processor is not affected by the Fill Buffer Stale Data Propagator (FBSDP).
        </span><span class="kw">const </span>FBSDP_NO              = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
        <span class="doccomment">/// The processor is not affected by vulnerabilities involving the Primary Stale Data Propagator (PSDP).
        </span><span class="kw">const </span>PSDP_NO               = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
        <span class="comment">// Bit 16 is reserved
        </span><span class="doccomment">/// The processor will overwrite fill buffer values as part of MD_CLEAR operations with the VERW instruction.
        /// On these processors, L1D_FLUSH does not overwrite fill buffer values.
        </span><span class="kw">const </span>FB_CLEAR              = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
        <span class="doccomment">/// The processor supports read and write to the IA32_MCU_OPT_CTRL MSR (MSR 123H) and to the FB_CLEAR_DIS bit
        /// in that MSR (bit position 3).
        </span><span class="kw">const </span>FB_CLEAR_CTRL         = <span class="number">1 </span>&lt;&lt; <span class="number">18</span>;
        <span class="doccomment">/// A value of 1 indicates processor may have the RRSBA alternate prediction behavior,
        /// if not disabled by RRSBA_DIS_U or RRSBA_DIS_S.
        </span><span class="kw">const </span>RRSBA                 = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
        <span class="doccomment">/// A value of 1 indicates BHI_NO branch prediction behavior,
        /// regardless of the value of IA32_SPEC_CTRL[BHI_DIS_S] MSR bit.
        </span><span class="kw">const </span>BHI_NO                = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="comment">// Bits 21:22 are reserved
        </span><span class="doccomment">/// If set, the IA32_OVERCLOCKING STATUS MSR exists.
        </span><span class="kw">const </span>OVERCLOCKING_STATUS   = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
        <span class="comment">// Bits 24:63 are reserved
    </span>}
}

<span class="comment">// Macro for generating a MsrRange.
</span><span class="macro">macro_rules! </span>MSR_RANGE {
    (<span class="macro-nonterminal">$base</span>:expr, <span class="macro-nonterminal">$nmsrs</span>:expr) =&gt; {
        MsrRange {
            base: <span class="macro-nonterminal">$base</span>,
            nmsrs: <span class="macro-nonterminal">$nmsrs</span>,
        }
    };
    (<span class="macro-nonterminal">$base</span>:expr) =&gt; {
        <span class="macro">MSR_RANGE!</span>(<span class="macro-nonterminal">$base</span>, <span class="number">1</span>)
    };
}

<span class="comment">// List of MSRs that can be serialized. List is sorted in ascending order of MSRs addresses.
</span><span class="kw">static </span>SERIALIZABLE_MSR_RANGES: <span class="kw-2">&amp;</span>[MsrRange] = <span class="kw-2">&amp;</span>[
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_P5_MC_ADDR),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_P5_MC_TYPE),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_TSC),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_PLATFORM_ID),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_APICBASE),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_EBL_CR_POWERON),
    <span class="macro">MSR_RANGE!</span>(MSR_EBC_FREQUENCY_ID),
    <span class="macro">MSR_RANGE!</span>(MSR_SMI_COUNT),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_FEAT_CTL),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_TSC_ADJUST),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_SPEC_CTRL),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_PRED_CMD),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_UCODE_WRITE),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_UCODE_REV),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_SMBASE),
    <span class="macro">MSR_RANGE!</span>(MSR_FSB_FREQ),
    <span class="macro">MSR_RANGE!</span>(MSR_PLATFORM_INFO),
    <span class="macro">MSR_RANGE!</span>(MSR_PKG_CST_CONFIG_CONTROL),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MPERF),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_APERF),
    <span class="macro">MSR_RANGE!</span>(MSR_MTRRcap),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_BBL_CR_CTL3),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_SYSENTER_CS),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_SYSENTER_ESP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_SYSENTER_EIP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MCG_CAP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MCG_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MCG_CTL),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_PERF_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MISC_ENABLE),
    <span class="macro">MSR_RANGE!</span>(MSR_MISC_FEATURE_CONTROL),
    <span class="macro">MSR_RANGE!</span>(MSR_MISC_PWR_MGMT),
    <span class="macro">MSR_RANGE!</span>(MSR_TURBO_RATIO_LIMIT),
    <span class="macro">MSR_RANGE!</span>(MSR_TURBO_RATIO_LIMIT1),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_DEBUGCTLMSR),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_LASTBRANCHFROMIP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_LASTBRANCHTOIP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_LASTINTFROMIP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_LASTINTTOIP),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_POWER_CTL),
    <span class="macro">MSR_RANGE!</span>(
        <span class="comment">// IA32_MTRR_PHYSBASE0
        </span><span class="number">0x200</span>, <span class="number">0x100
    </span>),
    <span class="macro">MSR_RANGE!</span>(
        <span class="comment">// MSR_CORE_C3_RESIDENCY
        // MSR_CORE_C6_RESIDENCY
        // MSR_CORE_C7_RESIDENCY
        </span>MSR_CORE_C3_RESIDENCY,
        <span class="number">3
    </span>),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_MC0_CTL, <span class="number">0x80</span>),
    <span class="macro">MSR_RANGE!</span>(MSR_RAPL_POWER_UNIT),
    <span class="macro">MSR_RANGE!</span>(
        <span class="comment">// MSR_PKGC3_IRTL
        // MSR_PKGC6_IRTL
        // MSR_PKGC7_IRTL
        </span>MSR_PKGC3_IRTL,
        <span class="number">3
    </span>),
    <span class="macro">MSR_RANGE!</span>(MSR_PKG_POWER_LIMIT),
    <span class="macro">MSR_RANGE!</span>(MSR_PKG_ENERGY_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_PKG_PERF_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_PKG_POWER_INFO),
    <span class="macro">MSR_RANGE!</span>(MSR_DRAM_POWER_LIMIT),
    <span class="macro">MSR_RANGE!</span>(MSR_DRAM_ENERGY_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_DRAM_PERF_STATUS),
    <span class="macro">MSR_RANGE!</span>(MSR_DRAM_POWER_INFO),
    <span class="macro">MSR_RANGE!</span>(MSR_CONFIG_TDP_NOMINAL),
    <span class="macro">MSR_RANGE!</span>(MSR_CONFIG_TDP_LEVEL_1),
    <span class="macro">MSR_RANGE!</span>(MSR_CONFIG_TDP_LEVEL_2),
    <span class="macro">MSR_RANGE!</span>(MSR_CONFIG_TDP_CONTROL),
    <span class="macro">MSR_RANGE!</span>(MSR_TURBO_ACTIVATION_RATIO),
    <span class="macro">MSR_RANGE!</span>(MSR_IA32_TSC_DEADLINE),
    <span class="macro">MSR_RANGE!</span>(APIC_BASE_MSR, APIC_MSR_INDEXES),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_WALL_CLOCK_NEW),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_SYSTEM_TIME_NEW),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_ASYNC_PF_EN),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_STEAL_TIME),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_PV_EOI_EN),
    <span class="macro">MSR_RANGE!</span>(MSR_EFER),
    <span class="macro">MSR_RANGE!</span>(MSR_STAR),
    <span class="macro">MSR_RANGE!</span>(MSR_LSTAR),
    <span class="macro">MSR_RANGE!</span>(MSR_CSTAR),
    <span class="macro">MSR_RANGE!</span>(MSR_SYSCALL_MASK),
    <span class="macro">MSR_RANGE!</span>(MSR_FS_BASE),
    <span class="macro">MSR_RANGE!</span>(MSR_GS_BASE),
    <span class="macro">MSR_RANGE!</span>(MSR_KERNEL_GS_BASE),
    <span class="macro">MSR_RANGE!</span>(MSR_TSC_AUX),
    <span class="macro">MSR_RANGE!</span>(MSR_MISC_FEATURES_ENABLES),
    <span class="macro">MSR_RANGE!</span>(MSR_K7_HWCR),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_POLL_CONTROL),
    <span class="macro">MSR_RANGE!</span>(MSR_KVM_ASYNC_PF_INT),
];

<span class="doccomment">/// Specifies whether a particular MSR should be included in vcpu serialization.
///
/// # Arguments
///
/// * `index` - The index of the MSR that is checked whether it's needed for serialization.
</span><span class="kw">pub fn </span>msr_should_serialize(index: u32) -&gt; bool {
    <span class="comment">// Denied MSR not exported by Linux: IA32_MCG_CTL
    </span><span class="kw">if </span>index == MSR_IA32_MCG_CTL {
        <span class="kw">return </span><span class="bool-val">false</span>;
    };
    SERIALIZABLE_MSR_RANGES
        .iter()
        .any(|range| range.contains(index))
}

<span class="doccomment">/// Returns the list of serializable MSR indices.
///
/// # Arguments
///
/// * `kvm_fd` - Ref to `kvm_ioctls::Kvm`.
///
/// # Errors
///
/// When:
/// - [`kvm_ioctls::Kvm::get_msr_index_list()`] errors.
</span><span class="kw">pub fn </span>get_msrs_to_save(kvm_fd: <span class="kw-2">&amp;</span>Kvm) -&gt; <span class="prelude-ty">Result</span>&lt;MsrList, MsrError&gt; {
    <span class="kw">let </span><span class="kw-2">mut </span>msr_index_list = kvm_fd
        .get_msr_index_list()
        .map_err(MsrError::GetMsrIndexList)<span class="question-mark">?</span>;
    msr_index_list.retain(|msr_index| msr_should_serialize(<span class="kw-2">*</span>msr_index));
    <span class="prelude-val">Ok</span>(msr_index_list)
}

<span class="comment">// List of MSRs that should not be included in the dump of CPU configuration.
//
// KVM_GET_MSR_INDEX_LIST returns some MSR indices that KVM_GET_MSRS fails to get (e.g., PMU,
// VMX, MCE and Hyper-V related MSRs).
//
// Firecracker disables PMU by default in CPUID normalization for leaf 0xa. Due to this, PMU-
// related MSRs cannot be gotten via KVM_GET_MSRS. The dependency on CPUID leaf 0xa can be found
// in the following link.
// https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/arch/x86/kvm/vmx/pmu_intel.c?h=v5.10.176#n325
//
// We don't test if firecarcker works with nested virtualization environment. To avoid undefined
// behavior, we exclude these VMX-related MSRs. You can see that VMX-related MSRs depend on whether
// nested virtualization is allowed in the following link.
// https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/arch/x86/kvm/vmx/vmx.c?h=v5.10.176#n1950
//
// In kernel 4.14, IA32_MCG_CTL MSR can be gotten only if IA32_MCG_CAP.CTL_P[8] = 1 for vcpu.
// IA32_MCG_CAP can be set up via KVM_X86_SETUP_MCE, but firecracker does not support this. To
// avoid KVM_GET_MSRS failure on kernel 4.14, MCE-related MSRs are removed from the list.
// https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/arch/x86/kvm/x86.c?h=v4.14.311#n2553
//
// As firecracker does not work with Hyper-V, it is safe to ignore Hyper-V related MSRs.
//
// IA32_TSC MSR is for time stamp counter and can change as time goes on. KVM_GET_MSRS can get this
// MSR safely, but should not be included in the dumped CPU configuration because it is used to
// check diff between CPU models and detect changes of CPU configuration caused by firecracker/KVM/
// BIOS changes.
//
// The list of MSRs that is potentially returned by KVM_GET_MSR_INDEX_LIST can be found in the
// following link (`msrs_to_save_all` + `num_emulated_msrs`):
// https://elixir.bootlin.com/linux/v5.10.176/source/arch/x86/kvm/x86.c#L1211
</span><span class="kw">static </span>UNDUMPABLE_MSR_RANGES: <span class="kw-2">&amp;</span>[MsrRange] = <span class="kw-2">&amp;</span>[
    <span class="comment">// MSR_IA32_TSC
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_TSC),
    <span class="comment">// MSR_ARCH_PERFMON_PERFCTRn
    </span><span class="macro">MSR_RANGE!</span>(MSR_ARCH_PERFMON_PERFCTR0, <span class="number">18</span>),
    <span class="comment">// MSR_ARCH_PERFMON_EVENTSELn
    </span><span class="macro">MSR_RANGE!</span>(MSR_ARCH_PERFMON_EVENTSEL0, <span class="number">18</span>),
    <span class="comment">// MSR_ARCH_PERFMON_FIXED_CTRn
    </span><span class="macro">MSR_RANGE!</span>(MSR_ARCH_PERFMON_FIXED_CTR0, <span class="number">3</span>),
    <span class="comment">// MSR_CORE_PERF_FIXED_CTR_CTRL
    // MSR_CORE_PERF_GLOBAL_STATUS
    // MSR_CORE_PERF_GLOBAL_CTRL
    // MSR_CORE_PERF_GLOBAL_OVF_CTRL
    </span><span class="macro">MSR_RANGE!</span>(MSR_CORE_PERF_FIXED_CTR_CTRL, <span class="number">4</span>),
    <span class="comment">// MSR_IA32_PEBS_ENABLE
    // MSR_PEBS_DATA_CFG
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_PEBS_ENABLE, <span class="number">2</span>),
    <span class="comment">// MSR_IA32_DS_AREA
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_DS_AREA),
    <span class="comment">// MSR_IA32_PERF_CAPABILITIES
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_PERF_CAPABILITIES),
    <span class="comment">// MSR_K7_EVNTSELn
    </span><span class="macro">MSR_RANGE!</span>(MSR_K7_EVNTSEL0, <span class="number">4</span>),
    <span class="comment">// MSR_K7_PERFCTRn
    </span><span class="macro">MSR_RANGE!</span>(MSR_K7_PERFCTR0, <span class="number">4</span>),
    <span class="comment">// MSR_F15H_PERF_CTLn
    </span><span class="macro">MSR_RANGE!</span>(MSR_F15H_PERF_CTL0, <span class="number">12</span>),
    <span class="comment">// MSR_F15H_PERF_CTRn
    </span><span class="macro">MSR_RANGE!</span>(MSR_F15H_PERF_CTR0, <span class="number">12</span>),
    <span class="comment">// MSR_IA32_VMX_BASIC
    // MSR_IA32_VMX_PINBASED_CTLS
    // MSR_IA32_VMX_PROCBASED_CTLS
    // MSR_IA32_VMX_EXIT_CTLS
    // MSR_IA32_VMX_ENTRY_CTLS
    // MSR_IA32_VMX_MISC
    // MSR_IA32_VMX_CR0_FIXED0
    // MSR_IA32_VMX_CR0_FIXED1
    // MSR_IA32_VMX_CR4_FIXED0
    // MSR_IA32_VMX_CR4_FIXED1
    // MSR_IA32_VMX_VMCS_ENUM
    // MSR_IA32_VMX_PROCBASED_CTLS2
    // MSR_IA32_VMX_EPT_VPID_CAP
    // MSR_IA32_VMX_TRUE_PINBASED_CTLS
    // MSR_IA32_VMX_TRUE_PROCBASED_CTLS
    // MSR_IA32_VMX_TRUE_EXIT_CTLS
    // MSR_IA32_VMX_TRUE_ENTRY_CTLS
    // MSR_IA32_VMX_VMFUNC
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_VMX_BASIC, <span class="number">18</span>),
    <span class="comment">// MSR_IA32_MCG_STATUS
    // MSR_IA32_MCG_CTL
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_MCG_STATUS, <span class="number">2</span>),
    <span class="comment">// MSR_IA32_MCG_EXT_CTL
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_MCG_EXT_CTL),
    <span class="comment">// HV_X64_MSR_GUEST_OS_ID
    // HV_X64_MSR_HYPERCALL
    // HV_X64_MSR_VP_INDEX
    // HV_X64_MSR_RESET
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_GUEST_OS_ID, <span class="number">4</span>),
    <span class="comment">// HV_X64_MSR_VP_RUNTIME
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_VP_RUNTIME),
    <span class="comment">// HV_X64_MSR_VP_ASSIST_PAGE
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_VP_ASSIST_PAGE),
    <span class="comment">// HV_X64_MSR_SCONTROL
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_SCONTROL),
    <span class="comment">// HV_X64_MSR_STIMER0_CONFIG
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_STIMER0_CONFIG),
    <span class="comment">// HV_X64_MSR_CRASH_Pn
    // HV_X64_MSR_CRASH_CTL
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_CRASH_P0, <span class="number">6</span>),
    <span class="comment">// HV_X64_MSR_REENLIGHTENMENT_CONTROL
    // HV_X64_MSR_TSC_EMULATION_CONTROL
    // HV_X64_MSR_TSC_EMULATION_STATUS
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_REENLIGHTENMENT_CONTROL, <span class="number">3</span>),
    <span class="comment">// HV_X64_MSR_TIME_REF_COUNT
    // HV_X64_MSR_REFERENCE_TSC
    // HV_X64_MSR_TSC_FREQUENCY
    // HV_X64_MSR_APIC_FREQUENCY
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_TIME_REF_COUNT, <span class="number">4</span>),
    <span class="comment">// HV_X64_MSR_SYNDBG_CONTROL
    // HV_X64_MSR_SYNDBG_STATUS
    // HV_X64_MSR_SYNDBG_SEND_BUFFER
    // HV_X64_MSR_SYNDBG_RECV_BUFFER
    // HV_X64_MSR_SYNDBG_PENDING_BUFFER
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_SYNDBG_CONTROL, <span class="number">5</span>),
    <span class="comment">// HV_X64_MSR_SYNDBG_OPTIONS
    </span><span class="macro">MSR_RANGE!</span>(HV_X64_MSR_SYNDBG_OPTIONS),
];

<span class="doccomment">/// Specifies whether a particular MSR should be dumped.
///
/// # Arguments
///
/// * `index` - The index of the MSR that is checked whether it's needed for serialization.
</span><span class="kw">pub fn </span>msr_should_dump(index: u32) -&gt; bool {
    !UNDUMPABLE_MSR_RANGES
        .iter()
        .any(|range| range.contains(index))
}

<span class="doccomment">/// List of MSRs that should not be included in the dump of CPU configuration on AMD.
</span><span class="kw">static </span>UNDUMPABLE_MSR_RANGES_AMD: <span class="kw-2">&amp;</span>[MsrRange] = <span class="kw-2">&amp;</span>[
    <span class="comment">// MSR_IA32_ARCH_CAPABILITIES has been emulated by KVM since kernel 5.7.
    // https://github.com/torvalds/linux/commit/93c380e7b528882396ca463971012222bad7d82e
    // https://lore.kernel.org/all/20200302235709.27467-1-sean.j.christopherson@intel.com/
    // As this MSR is not available on AMD originally, Firecracker disables it explicitly by
    // setting 0 to CPUID.(EAX=07H,ECX=0):EDX[bit 29]. Thus, this MSR should be removed from the
    // dump on AMD.
    </span><span class="macro">MSR_RANGE!</span>(MSR_IA32_ARCH_CAPABILITIES),
];

<span class="doccomment">/// Specifies whether a particular MSR should be dumped on AMD
///
/// # Arguments
///
/// * `index` - The index of the MSR that is checked whether it's needed for serialization.
</span><span class="kw">pub fn </span>msr_should_dump_amd(index: u32) -&gt; bool {
    !UNDUMPABLE_MSR_RANGES_AMD
        .iter()
        .any(|range| range.contains(index))
}

<span class="doccomment">/// Returns the list of dumpable MSR indices.
///
/// # Arguments
///
/// * `kvm_fd` - Ref to `Kvm`
///
/// # Errors
///
/// When:
/// - [`kvm_ioctls::Kvm::get_msr_index_list()`] errors.
</span><span class="kw">pub fn </span>get_msrs_to_dump(kvm_fd: <span class="kw-2">&amp;</span>Kvm) -&gt; <span class="prelude-ty">Result</span>&lt;MsrList, MsrError&gt; {
    <span class="kw">let </span><span class="kw-2">mut </span>msr_index_list = kvm_fd
        .get_msr_index_list()
        .map_err(MsrError::GetMsrIndexList)<span class="question-mark">?</span>;

    msr_index_list.retain(|msr_index| msr_should_dump(<span class="kw-2">*</span>msr_index));
    <span class="kw">if </span><span class="kw-2">&amp;</span>get_vendor_id_from_host()<span class="question-mark">? </span>== VENDOR_ID_AMD {
        msr_index_list.retain(|msr_index| msr_should_dump_amd(<span class="kw-2">*</span>msr_index));
    }

    <span class="prelude-val">Ok</span>(msr_index_list)
}

<span class="doccomment">/// Creates and populates required MSR entries for booting Linux on X86_64.
</span><span class="kw">pub fn </span>create_boot_msr_entries() -&gt; Vec&lt;kvm_msr_entry&gt; {
    <span class="kw">let </span>msr_entry_default = |msr| kvm_msr_entry {
        index: msr,
        data: <span class="number">0x0</span>,
        ..Default::default()
    };

    <span class="macro">vec!</span>[
        msr_entry_default(MSR_IA32_SYSENTER_CS),
        msr_entry_default(MSR_IA32_SYSENTER_ESP),
        msr_entry_default(MSR_IA32_SYSENTER_EIP),
        <span class="comment">// x86_64 specific msrs, we only run on x86_64 not x86.
        </span>msr_entry_default(MSR_STAR),
        msr_entry_default(MSR_CSTAR),
        msr_entry_default(MSR_KERNEL_GS_BASE),
        msr_entry_default(MSR_SYSCALL_MASK),
        msr_entry_default(MSR_LSTAR),
        <span class="comment">// end of x86_64 specific code
        </span>msr_entry_default(MSR_IA32_TSC),
        kvm_msr_entry {
            index: MSR_IA32_MISC_ENABLE,
            data: u64::from(MSR_IA32_MISC_ENABLE_FAST_STRING),
            ..Default::default()
        },
    ]
}

<span class="doccomment">/// Configure Model Specific Registers (MSRs) required to boot Linux for a given x86_64 vCPU.
///
/// # Arguments
///
/// * `vcpu` - Structure for the VCPU that holds the VCPU's fd.
///
/// # Errors
///
/// When:
/// - Failed to create [`vmm_sys_util::fam::FamStructWrapper`] for MSRs.
/// - [`kvm_ioctls::ioctls::vcpu::VcpuFd::set_msrs`] errors.
/// - [`kvm_ioctls::ioctls::vcpu::VcpuFd::set_msrs`] fails to write all given MSRs entries.
</span><span class="kw">pub fn </span>set_msrs(vcpu: <span class="kw-2">&amp;</span>VcpuFd, msr_entries: <span class="kw-2">&amp;</span>[kvm_msr_entry]) -&gt; <span class="prelude-ty">Result</span>&lt;(), MsrError&gt; {
    <span class="kw">let </span>msrs = Msrs::from_entries(msr_entries)<span class="question-mark">?</span>;
    vcpu.set_msrs(<span class="kw-2">&amp;</span>msrs)
        .map_err(MsrError::SetMsrs)
        .and_then(|msrs_written| {
            <span class="kw">if </span>msrs_written == msrs.as_fam_struct_ref().nmsrs <span class="kw">as </span>usize {
                <span class="prelude-val">Ok</span>(())
            } <span class="kw">else </span>{
                <span class="prelude-val">Err</span>(MsrError::SetMsrsIncomplete)
            }
        })
}

<span class="attr">#[cfg(test)]
</span><span class="kw">mod </span>tests {
    <span class="kw">use </span>kvm_ioctls::Kvm;

    <span class="kw">use super</span>::<span class="kw-2">*</span>;

    <span class="kw">fn </span>create_vcpu() -&gt; VcpuFd {
        <span class="kw">let </span>kvm = Kvm::new().unwrap();
        <span class="kw">let </span>vm = kvm.create_vm().unwrap();
        vm.create_vcpu(<span class="number">0</span>).unwrap()
    }

    <span class="attr">#[test]
    </span><span class="kw">fn </span>test_msr_list_to_serialize() {
        <span class="kw">for </span>range <span class="kw">in </span>SERIALIZABLE_MSR_RANGES.iter() {
            <span class="kw">for </span>msr <span class="kw">in </span>range.base..(range.base + range.nmsrs) {
                <span class="kw">let </span>should = !<span class="macro">matches!</span>(msr, MSR_IA32_MCG_CTL);
                <span class="macro">assert_eq!</span>(msr_should_serialize(msr), should);
            }
        }
    }

    <span class="attr">#[test]
    </span><span class="kw">fn </span>test_msr_list_to_dump() {
        <span class="kw">for </span>range <span class="kw">in </span>UNDUMPABLE_MSR_RANGES.iter() {
            <span class="kw">for </span>msr <span class="kw">in </span>range.base..(range.base + range.nmsrs) {
                <span class="macro">assert!</span>(!msr_should_dump(msr));
            }
        }
    }

    <span class="attr">#[test]
    </span><span class="kw">fn </span>test_msr_list_to_dump_amd() {
        <span class="kw">for </span>range <span class="kw">in </span>UNDUMPABLE_MSR_RANGES_AMD.iter() {
            <span class="kw">for </span>msr <span class="kw">in </span>range.base..(range.base + range.nmsrs) {
                <span class="macro">assert!</span>(!msr_should_dump_amd(msr));
            }
        }
    }

    <span class="attr">#[test]
    #[allow(clippy::cast_ptr_alignment)]
    </span><span class="kw">fn </span>test_setup_msrs() {
        <span class="kw">let </span>vcpu = create_vcpu();
        <span class="kw">let </span>msr_boot_entries = create_boot_msr_entries();
        set_msrs(<span class="kw-2">&amp;</span>vcpu, <span class="kw-2">&amp;</span>msr_boot_entries).unwrap();

        <span class="comment">// This test will check against the last MSR entry configured (the tenth one).
        // See create_msr_entries() for details.
        </span><span class="kw">let </span>test_kvm_msrs_entry = [kvm_msr_entry {
            index: MSR_IA32_MISC_ENABLE,
            ..Default::default()
        }];
        <span class="kw">let </span><span class="kw-2">mut </span>kvm_msrs_wrapper = Msrs::from_entries(<span class="kw-2">&amp;</span>test_kvm_msrs_entry).unwrap();

        <span class="comment">// Get_msrs() returns the number of msrs that it succeed in reading.
        // We only want to read one in this test case scenario.
        </span><span class="kw">let </span>read_nmsrs = vcpu.get_msrs(<span class="kw-2">&amp;mut </span>kvm_msrs_wrapper).unwrap();
        <span class="comment">// Validate it only read one.
        </span><span class="macro">assert_eq!</span>(read_nmsrs, <span class="number">1</span>);

        <span class="comment">// Official entries that were setup when we did setup_msrs. We need to assert that the
        // tenth one (i.e the one with index MSR_IA32_MISC_ENABLE has the data we
        // expect.
        </span><span class="kw">let </span>entry_vec = create_boot_msr_entries();
        <span class="macro">assert_eq!</span>(entry_vec[<span class="number">9</span>], kvm_msrs_wrapper.as_slice()[<span class="number">0</span>]);
    }

    <span class="attr">#[test]
    </span><span class="kw">fn </span>test_set_valid_msrs() {
        <span class="comment">// Test `set_msrs()` with a valid MSR entry. It should succeed, as IA32_TSC MSR is listed
        // in supported MSRs as of now.
        </span><span class="kw">let </span>vcpu = create_vcpu();
        <span class="kw">let </span>msr_entries = <span class="macro">vec!</span>[kvm_msr_entry {
            index: MSR_IA32_TSC,
            data: <span class="number">0</span>,
            ..Default::default()
        }];
        set_msrs(<span class="kw-2">&amp;</span>vcpu, <span class="kw-2">&amp;</span>msr_entries).unwrap();
    }

    <span class="attr">#[test]
    </span><span class="kw">fn </span>test_set_invalid_msrs() {
        <span class="comment">// Test `set_msrs()` with an invalid MSR entry. It should fail, as MSR index 2 is not
        // listed in supported MSRs as of now. If hardware vendor adds this MSR index and KVM
        // supports this MSR, we need to change the index as needed.
        </span><span class="kw">let </span>vcpu = create_vcpu();
        <span class="kw">let </span>msr_entries = <span class="macro">vec!</span>[kvm_msr_entry {
            index: <span class="number">2</span>,
            ..Default::default()
        }];
        <span class="macro">assert_eq!</span>(
            set_msrs(<span class="kw-2">&amp;</span>vcpu, <span class="kw-2">&amp;</span>msr_entries).unwrap_err(),
            MsrError::SetMsrsIncomplete
        );
    }
}
</code></pre></div></section></main></body></html>