{
    "pips": {},
    "sites": [],
    "tile_type": "INT_INTF_L_PCIE4_RBRK",
    "wires": {}
}
