Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/shifter_24.v" into library work
Parsing module <shifter_24>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/pipeline_26.v" into library work
Parsing module <pipeline_26>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/multiply_25.v" into library work
Parsing module <multiply_25>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/compare16_23.v" into library work
Parsing module <compare16_23>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/boolean_22.v" into library work
Parsing module <boolean_22>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/adder_21.v" into library work
Parsing module <adder_21>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerSetup_17.v" into library work
Parsing module <registerSetup_17>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/edge_detector_15.v" into library work
Parsing module <edge_detector_15>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/counter_20.v" into library work
Parsing module <counter_20>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/counter_19.v" into library work
Parsing module <counter_19>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/button_conditioner_13.v" into library work
Parsing module <button_conditioner_13>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/alu_12.v" into library work
Parsing module <alu_12>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerScore_4.v" into library work
Parsing module <registerScore_4>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerCols_5.v" into library work
Parsing module <registerCols_5>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerChecker_6.v" into library work
Parsing module <registerChecker_6>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/Levels_10.v" into library work
Parsing module <levels_10>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/led_matrix_8.v" into library work
Parsing module <led_matrix_8>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/leddisplay_9.v" into library work
Parsing module <leddisplay_9>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" into library work
Parsing module <generator_bottom_2>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/edge_detector_11.v" into library work
Parsing module <edge_detector_11>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/counter_7.v" into library work
Parsing module <counter_7>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/check_3.v" into library work
Parsing module <check_3>.
Analyzing Verilog file "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <generator_bottom_2>.

Elaborating module <alu_12>.

Elaborating module <adder_21>.

Elaborating module <boolean_22>.

Elaborating module <compare16_23>.

Elaborating module <shifter_24>.

Elaborating module <multiply_25>.
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" Line 30: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" Line 31: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" Line 32: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <button_conditioner_13>.

Elaborating module <pipeline_26>.

Elaborating module <edge_detector_15>.

Elaborating module <registerSetup_17>.
WARNING:HDLCompiler:634 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" Line 55: Net <M_shiftstore_d[15]> does not have a driver.

Elaborating module <check_3>.
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/check_3.v" Line 29: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/check_3.v" Line 30: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/check_3.v" Line 31: Assignment to M_alu_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 67: Assignment to M_check_changescore ignored, since the identifier is never used

Elaborating module <registerScore_4>.
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 78: Assignment to M_regscore_out ignored, since the identifier is never used

Elaborating module <registerCols_5>.

Elaborating module <registerChecker_6>.

Elaborating module <counter_7>.

Elaborating module <led_matrix_8>.

Elaborating module <counter_19>.

Elaborating module <leddisplay_9>.

Elaborating module <counter_20>.
WARNING:HDLCompiler:1127 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/leddisplay_9.v" Line 23: Assignment to M_counter_r_value ignored, since the identifier is never used

Elaborating module <levels_10>.

Elaborating module <edge_detector_11>.
WARNING:Xst:2972 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/leddisplay_9.v" line 20. All outputs of instance <counter_r> of block <counter_20> are unconnected in block <leddisplay_9>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" line 62. All outputs of instance <check> of block <check_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" line 73. All outputs of instance <regscore> of block <registerScore_4> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_onoff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" line 62: Output port <changescore> of the instance <check> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/mojo_top_0.v" line 73: Output port <out> of the instance <regscore> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <M_gamefsm_q>.
    Found 6-bit adder for signal <M_check_for_cols_out[5]_GND_1_o_add_4_OUT> created at line 213.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 155
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 155
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 155
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 155
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 155
    Found 1-bit tristate buffer for signal <avr_rx> created at line 155
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <generator_bottom_2>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v".
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" line 25: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" line 25: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/generator_bottom_2.v" line 25: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M_shiftstore_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <M_new_fsm_q>.
    Found 16-bit 4-to-1 multiplexer for signal <M_alu_a> created at line 110.
    Found 16-bit 4-to-1 multiplexer for signal <M_alu_b> created at line 110.
    Found 6-bit 4-to-1 multiplexer for signal <M_alu_alufn> created at line 110.
    Found 1-bit 4-to-1 multiplexer for signal <M_regs_en> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <rowsout> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <M_regs_data> created at line 110.
    WARNING:Xst:2404 -  FFs/Latches <M_shiftstore_q<15:0>> (without init value) have a constant value of 0 in block <generator_bottom_2>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <generator_bottom_2> synthesized.

Synthesizing Unit <alu_12>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/alu_12.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 77.
    Summary:
	inferred   9 Multiplexer(s).
Unit <alu_12> synthesized.

Synthesizing Unit <adder_21>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/adder_21.v".
    Found 16-bit subtractor for signal <n0025[15:0]> created at line 35.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <adder_21> synthesized.

Synthesizing Unit <boolean_22>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/boolean_22.v".
    Summary:
Unit <boolean_22> synthesized.

Synthesizing Unit <compare16_23>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/compare16_23.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <cmp> created at line 18.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 20
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 23
    Found 16-bit comparator lessequal for signal <n0002> created at line 26
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <compare16_23> synthesized.

Synthesizing Unit <shifter_24>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/shifter_24.v".
WARNING:Xst:647 - Input <b<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[2]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[2]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[2]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <_n0029> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_24> synthesized.

Synthesizing Unit <multiply_25>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/multiply_25.v".
    Found 16x16-bit multiplier for signal <n0010> created at line 21.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiply_25> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_11_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_498_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_497_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_496_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_495_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_494_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_493_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_492_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_491_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_490_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_489_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_488_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_487_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_486_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_485_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_484_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_483_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_482_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <button_conditioner_13>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/button_conditioner_13.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_13_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_13> synthesized.

Synthesizing Unit <pipeline_26>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/pipeline_26.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_26> synthesized.

Synthesizing Unit <edge_detector_15>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/edge_detector_15.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_15> synthesized.

Synthesizing Unit <registerSetup_17>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerSetup_17.v".
    Found 32-bit register for signal <M_regs_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <registerSetup_17> synthesized.

Synthesizing Unit <registerCols_5>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerCols_5.v".
    Found 224-bit register for signal <M_regs_q>.
    Summary:
	inferred 224 D-type flip-flop(s).
Unit <registerCols_5> synthesized.

Synthesizing Unit <registerChecker_6>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/registerChecker_6.v".
    Found 6-bit register for signal <M_regs_q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <registerChecker_6> synthesized.

Synthesizing Unit <counter_7>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/counter_7.v".
    Found 25-bit register for signal <M_ctr_q>.
    Found 25-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <counter_7> synthesized.

Synthesizing Unit <led_matrix_8>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/led_matrix_8.v".
    Found 16-bit register for signal <M_cSignal_q>.
    Found 16-bit register for signal <M_aSignal_q>.
    Found 8-bit adder for signal <M_slowclock_value[3]_GND_22_o_add_32_OUT> created at line 98.
    Found 511-bit shifter logical right for signal <n0020> created at line 98
    Found 16x16-bit Read Only RAM for signal <M_cSignal_d>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Combinational logic shifter(s).
Unit <led_matrix_8> synthesized.

Synthesizing Unit <counter_19>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/counter_19.v".
    Found 16-bit register for signal <M_ctr_q>.
    Found 16-bit adder for signal <M_ctr_q[15]_GND_23_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_19> synthesized.

Synthesizing Unit <leddisplay_9>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/leddisplay_9.v".
INFO:Xst:3210 - "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/leddisplay_9.v" line 20: Output port <value> of the instance <counter_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <leddisplay_9> synthesized.

Synthesizing Unit <levels_10>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/Levels_10.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x224-bit Read Only RAM for signal <colsout>
    Summary:
	inferred   1 RAM(s).
Unit <levels_10> synthesized.

Synthesizing Unit <edge_detector_11>.
    Related source file is "/home/dominic/repositories/full-bit-adder/LEDdisplay/work/planAhead/LEDdisplay/LEDdisplay.srcs/sources_1/imports/verilog/edge_detector_11.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_detector_11> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x16-bit single-port Read Only RAM                   : 1
 64x224-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 43
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 17-bit adder                                          : 3
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 4
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 3
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 3
 16-bit register                                       : 3
 2-bit register                                        : 3
 20-bit register                                       : 2
 224-bit register                                      : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 20-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 281
 1-bit 2-to-1 multiplexer                              : 251
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 9
 16-bit 4-to-1 multiplexer                             : 5
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 511-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_13> synthesized (advanced).

Synthesizing (advanced) Unit <counter_19>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_19> synthesized (advanced).

Synthesizing (advanced) Unit <counter_7>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_7> synthesized (advanced).

Synthesizing (advanced) Unit <led_matrix_8>.
INFO:Xst:3231 - The small RAM <Mram_M_cSignal_d> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_slowclock_value> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <M_cSignal_d>   |          |
    -----------------------------------------------------------------------
Unit <led_matrix_8> synthesized (advanced).

Synthesizing (advanced) Unit <levels_10>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_colsout> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 224-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <level>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <colsout>       |          |
    -----------------------------------------------------------------------
Unit <levels_10> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x16-bit single-port distributed Read Only RAM       : 1
 64x224-bit single-port distributed Read Only RAM      : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 23
 16-bit adder                                          : 1
 16-bit adder carry in                                 : 16
 16-bit subtractor                                     : 3
 17-bit adder                                          : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 20-bit up counter                                     : 2
 25-bit up counter                                     : 1
# Registers                                            : 310
 Flip-Flops                                            : 310
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 1
 18-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 20-bit comparator greater                             : 1
 21-bit comparator greater                             : 1
 22-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 25-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 27-bit comparator greater                             : 1
 28-bit comparator greater                             : 1
 29-bit comparator greater                             : 1
 30-bit comparator greater                             : 1
 31-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 279
 1-bit 2-to-1 multiplexer                              : 250
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 8
 16-bit 4-to-1 multiplexer                             : 5
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 3
 6-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 511-bit shifter logical right                         : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_gamefsm_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <registerSetup_17> ...

Optimizing unit <registerCols_5> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <generator_bottom_2> ...

Optimizing unit <alu_12> ...

Optimizing unit <div_16s_16s> ...

Optimizing unit <led_matrix_8> ...
WARNING:Xst:1293 - FF/Latch <registerCols/M_regs_q_13> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <registerCols/M_regs_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_20> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_4> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_21> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_5> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_0> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_22> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_6> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_1> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_7> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_2> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_24> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_8> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_3> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_30> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_14> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_25> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_9> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_31> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_15> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_26> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_10> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_27> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_11> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_28> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_12> 
INFO:Xst:2261 - The FF/Latch <generator_bottom/regs/M_regs_q_29> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <generator_bottom/regs/M_regs_q_13> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <slowclock/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <ld/slowclock/M_ctr_q_9> 
INFO:Xst:3203 - The FF/Latch <M_gamefsm_q_0> in Unit <mojo_top_0> is the opposite to the following FF/Latch, which will be removed : <M_gamefsm_q_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 24.
FlipFlop generator_bottom/M_new_fsm_q_0 has been replicated 2 time(s)
FlipFlop generator_bottom/M_new_fsm_q_1 has been replicated 2 time(s)
FlipFlop generator_bottom/regs/M_regs_q_16 has been replicated 3 time(s)
FlipFlop generator_bottom/regs/M_regs_q_31 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <generator_bottom/button_right/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <generator_bottom/button_left/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 349
 Flip-Flops                                            : 349
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1763
#      GND                         : 14
#      INV                         : 11
#      LUT1                        : 63
#      LUT2                        : 6
#      LUT3                        : 74
#      LUT4                        : 210
#      LUT5                        : 354
#      LUT6                        : 494
#      MUXCY                       : 302
#      MUXF7                       : 7
#      VCC                         : 11
#      XORCY                       : 217
# FlipFlops/Latches                : 351
#      FD                          : 3
#      FDE                         : 2
#      FDR                         : 63
#      FDRE                        : 278
#      FDS                         : 4
#      FDSE                        : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 3
#      OBUF                        : 48
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             351  out of  11440     3%  
 Number of Slice LUTs:                 1214  out of   5720    21%  
    Number used as Logic:              1212  out of   5720    21%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1504
   Number with an unused Flip Flop:    1153  out of   1504    76%  
   Number with an unused LUT:           290  out of   1504    19%  
   Number of fully used LUT-FF pairs:    61  out of   1504     4%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          71
 Number of bonded IOBs:                  58  out of    102    56%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 352   |
slowclock/M_ctr_q_24               | NONE(edge_start/M_last_q)| 1     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 55.636ns (Maximum Frequency: 17.974MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 7.102ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 55.636ns (frequency: 17.974MHz)
  Total number of paths / destination ports: 203725773025761787904 / 758
-------------------------------------------------------------------------
Delay:               55.636ns (Levels of Logic = 138)
  Source:            generator_bottom/button_left/M_ctr_q_0 (FF)
  Destination:       ld/M_aSignal_q_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: generator_bottom/button_left/M_ctr_q_0 to ld/M_aSignal_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   1.259  M_ctr_q_0 (M_ctr_q_0)
     LUT6:I0->O            1   0.254   0.958  out4_SW1 (N32)
     end scope: 'generator_bottom/button_left:N32'
     begin scope: 'generator_bottom/alu:N32'
     begin scope: 'generator_bottom/alu/mult:N32'
     begin scope: 'generator_bottom/alu/mult/a[15]_b[15]_div_1:N32'
     LUT6:I2->O            1   0.254   0.000  Msub_a[15]_unary_minus_1_OUT_lut<0> (Msub_a[15]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Msub_a[15]_unary_minus_1_OUT_cy<0> (Msub_a[15]_unary_minus_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<1> (Msub_a[15]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<2> (Msub_a[15]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<3> (Msub_a[15]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<4> (Msub_a[15]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<5> (Msub_a[15]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<6> (Msub_a[15]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<7> (Msub_a[15]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<8> (Msub_a[15]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<9> (Msub_a[15]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<10> (Msub_a[15]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<11> (Msub_a[15]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Msub_a[15]_unary_minus_1_OUT_cy<12> (Msub_a[15]_unary_minus_1_OUT_cy<12>)
     XORCY:CI->O           1   0.206   0.682  Msub_a[15]_unary_minus_1_OUT_xor<13> (a[15]_unary_minus_1_OUT<13>)
     LUT4:I3->O           12   0.254   1.345  Mmux_a[15]_GND_11_o_MUX_367_o121 (a[15]_GND_11_o_MUX_369_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0005_INV_494_o_lutdi (Mcompar_BUS_0005_INV_494_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0005_INV_494_o_cy<0> (Mcompar_BUS_0005_INV_494_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_494_o_cy<1> (Mcompar_BUS_0005_INV_494_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_494_o_cy<2> (Mcompar_BUS_0005_INV_494_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0005_INV_494_o_cy<3> (Mcompar_BUS_0005_INV_494_o_cy<3>)
     MUXCY:CI->O          13   0.235   1.098  Mcompar_BUS_0005_INV_494_o_cy<4> (Mcompar_BUS_0005_INV_494_o_cy<4>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[15]_GND_11_o_MUX_423_o131 (a[15]_GND_11_o_MUX_426_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0006_INV_493_o_lutdi (Mcompar_BUS_0006_INV_493_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0006_INV_493_o_cy<0> (Mcompar_BUS_0006_INV_493_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_493_o_cy<1> (Mcompar_BUS_0006_INV_493_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_493_o_cy<2> (Mcompar_BUS_0006_INV_493_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0006_INV_493_o_cy<3> (Mcompar_BUS_0006_INV_493_o_cy<3>)
     MUXCY:CI->O          19   0.235   1.261  Mcompar_BUS_0006_INV_493_o_cy<4> (Mcompar_BUS_0006_INV_493_o_cy<4>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[15]_GND_11_o_MUX_477_o141 (a[15]_GND_11_o_MUX_481_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0007_INV_492_o_lutdi (Mcompar_BUS_0007_INV_492_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0007_INV_492_o_cy<0> (Mcompar_BUS_0007_INV_492_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_492_o_cy<1> (Mcompar_BUS_0007_INV_492_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_492_o_cy<2> (Mcompar_BUS_0007_INV_492_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0007_INV_492_o_cy<3> (Mcompar_BUS_0007_INV_492_o_cy<3>)
     MUXCY:CI->O          29   0.235   1.470  Mcompar_BUS_0007_INV_492_o_cy<4> (Mcompar_BUS_0007_INV_492_o_cy<4>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_11_o_MUX_529_o151 (a[15]_GND_11_o_MUX_534_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0008_INV_491_o_lutdi (Mcompar_BUS_0008_INV_491_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0008_INV_491_o_cy<0> (Mcompar_BUS_0008_INV_491_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_491_o_cy<1> (Mcompar_BUS_0008_INV_491_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_491_o_cy<2> (Mcompar_BUS_0008_INV_491_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_491_o_cy<3> (Mcompar_BUS_0008_INV_491_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0008_INV_491_o_cy<4> (Mcompar_BUS_0008_INV_491_o_cy<4>)
     MUXCY:CI->O          29   0.235   1.470  Mcompar_BUS_0008_INV_491_o_cy<5> (Mcompar_BUS_0008_INV_491_o_cy<5>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[15]_GND_11_o_MUX_579_o161 (a[15]_GND_11_o_MUX_585_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0009_INV_490_o_lutdi (Mcompar_BUS_0009_INV_490_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0009_INV_490_o_cy<0> (Mcompar_BUS_0009_INV_490_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_490_o_cy<1> (Mcompar_BUS_0009_INV_490_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_490_o_cy<2> (Mcompar_BUS_0009_INV_490_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_490_o_cy<3> (Mcompar_BUS_0009_INV_490_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0009_INV_490_o_cy<4> (Mcompar_BUS_0009_INV_490_o_cy<4>)
     MUXCY:CI->O          38   0.235   1.620  Mcompar_BUS_0009_INV_490_o_cy<5> (Mcompar_BUS_0009_INV_490_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_11_o_MUX_627_o171 (a[15]_GND_11_o_MUX_634_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0010_INV_489_o_lutdi (Mcompar_BUS_0010_INV_489_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0010_INV_489_o_cy<0> (Mcompar_BUS_0010_INV_489_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_489_o_cy<1> (Mcompar_BUS_0010_INV_489_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_489_o_cy<2> (Mcompar_BUS_0010_INV_489_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_489_o_cy<3> (Mcompar_BUS_0010_INV_489_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0010_INV_489_o_cy<4> (Mcompar_BUS_0010_INV_489_o_cy<4>)
     MUXCY:CI->O          38   0.235   1.620  Mcompar_BUS_0010_INV_489_o_cy<5> (Mcompar_BUS_0010_INV_489_o_cy<5>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[15]_GND_11_o_MUX_673_o181 (a[15]_GND_11_o_MUX_681_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0011_INV_488_o_lutdi (Mcompar_BUS_0011_INV_488_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0011_INV_488_o_cy<0> (Mcompar_BUS_0011_INV_488_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_488_o_cy<1> (Mcompar_BUS_0011_INV_488_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_488_o_cy<2> (Mcompar_BUS_0011_INV_488_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_488_o_cy<3> (Mcompar_BUS_0011_INV_488_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0011_INV_488_o_cy<4> (Mcompar_BUS_0011_INV_488_o_cy<4>)
     MUXCY:CI->O          48   0.235   1.788  Mcompar_BUS_0011_INV_488_o_cy<5> (Mcompar_BUS_0011_INV_488_o_cy<5>)
     LUT6:I5->O            5   0.254   1.117  Mmux_a[15]_GND_11_o_MUX_717_o191 (a[15]_GND_11_o_MUX_726_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0012_INV_487_o_lutdi (Mcompar_BUS_0012_INV_487_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0012_INV_487_o_cy<0> (Mcompar_BUS_0012_INV_487_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_487_o_cy<1> (Mcompar_BUS_0012_INV_487_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_487_o_cy<2> (Mcompar_BUS_0012_INV_487_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_487_o_cy<3> (Mcompar_BUS_0012_INV_487_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_487_o_cy<4> (Mcompar_BUS_0012_INV_487_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0012_INV_487_o_cy<5> (Mcompar_BUS_0012_INV_487_o_cy<5>)
     MUXCY:CI->O          48   0.235   1.788  Mcompar_BUS_0012_INV_487_o_cy<6> (Mcompar_BUS_0012_INV_487_o_cy<6>)
     LUT6:I5->O            7   0.254   1.186  Mmux_a[15]_GND_11_o_MUX_759_o1101 (a[15]_GND_11_o_MUX_769_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0013_INV_486_o_lutdi (Mcompar_BUS_0013_INV_486_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0013_INV_486_o_cy<0> (Mcompar_BUS_0013_INV_486_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_486_o_cy<1> (Mcompar_BUS_0013_INV_486_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_486_o_cy<2> (Mcompar_BUS_0013_INV_486_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_486_o_cy<3> (Mcompar_BUS_0013_INV_486_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_486_o_cy<4> (Mcompar_BUS_0013_INV_486_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0013_INV_486_o_cy<5> (Mcompar_BUS_0013_INV_486_o_cy<5>)
     MUXCY:CI->O          59   0.235   1.891  Mcompar_BUS_0013_INV_486_o_cy<6> (Mcompar_BUS_0013_INV_486_o_cy<6>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[15]_GND_11_o_MUX_799_o1111 (a[15]_GND_11_o_MUX_810_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0014_INV_485_o_lutdi (Mcompar_BUS_0014_INV_485_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0014_INV_485_o_cy<0> (Mcompar_BUS_0014_INV_485_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_485_o_cy<1> (Mcompar_BUS_0014_INV_485_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_485_o_cy<2> (Mcompar_BUS_0014_INV_485_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_485_o_cy<3> (Mcompar_BUS_0014_INV_485_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_485_o_cy<4> (Mcompar_BUS_0014_INV_485_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0014_INV_485_o_cy<5> (Mcompar_BUS_0014_INV_485_o_cy<5>)
     MUXCY:CI->O          66   0.235   1.945  Mcompar_BUS_0014_INV_485_o_cy<6> (Mcompar_BUS_0014_INV_485_o_cy<6>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[15]_GND_11_o_MUX_837_o1121 (a[15]_GND_11_o_MUX_849_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0015_INV_484_o_lutdi (Mcompar_BUS_0015_INV_484_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0015_INV_484_o_cy<0> (Mcompar_BUS_0015_INV_484_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<1> (Mcompar_BUS_0015_INV_484_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<2> (Mcompar_BUS_0015_INV_484_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<3> (Mcompar_BUS_0015_INV_484_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<4> (Mcompar_BUS_0015_INV_484_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<5> (Mcompar_BUS_0015_INV_484_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0015_INV_484_o_cy<6> (Mcompar_BUS_0015_INV_484_o_cy<6>)
     MUXCY:CI->O          43   0.023   1.704  Mcompar_BUS_0015_INV_484_o_cy<7> (Mcompar_BUS_0015_INV_484_o_cy<7>)
     LUT6:I5->O            4   0.254   1.080  Mmux_a[15]_GND_11_o_MUX_873_o1131 (a[15]_GND_11_o_MUX_886_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0016_INV_483_o_lutdi (Mcompar_BUS_0016_INV_483_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0016_INV_483_o_cy<0> (Mcompar_BUS_0016_INV_483_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<1> (Mcompar_BUS_0016_INV_483_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<2> (Mcompar_BUS_0016_INV_483_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<3> (Mcompar_BUS_0016_INV_483_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<4> (Mcompar_BUS_0016_INV_483_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<5> (Mcompar_BUS_0016_INV_483_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0016_INV_483_o_cy<6> (Mcompar_BUS_0016_INV_483_o_cy<6>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_BUS_0016_INV_483_o_cy<7> (Mcompar_BUS_0016_INV_483_o_cy<7>)
     LUT6:I5->O            2   0.254   1.002  Mmux_n099581 (n0995<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_BUS_0017_INV_482_o_lutdi (Mcompar_BUS_0017_INV_482_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_BUS_0017_INV_482_o_cy<0> (Mcompar_BUS_0017_INV_482_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<1> (Mcompar_BUS_0017_INV_482_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<2> (Mcompar_BUS_0017_INV_482_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<3> (Mcompar_BUS_0017_INV_482_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<4> (Mcompar_BUS_0017_INV_482_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<5> (Mcompar_BUS_0017_INV_482_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_BUS_0017_INV_482_o_cy<6> (Mcompar_BUS_0017_INV_482_o_cy<6>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_BUS_0017_INV_482_o_cy<7> (Mcompar_BUS_0017_INV_482_o_cy<7>)
     LUT1:I0->O            1   0.254   0.000  Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<0> (Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<1> (Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<2> (Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_cy<2>)
     XORCY:CI->O           4   0.206   0.912  Madd_GND_11_o_BUS_0001_add_38_OUT[16:0]_xor<3> (GND_11_o_BUS_0001_add_38_OUT[16:0]<3>)
     end scope: 'generator_bottom/alu/mult/a[15]_b[15]_div_1:GND_11_o_BUS_0001_add_38_OUT[16:0]<3>'
     end scope: 'generator_bottom/alu/mult:GND_11_o_BUS_0001_add_38_OUT[16:0]<3>'
     end scope: 'generator_bottom/alu:GND_11_o_BUS_0001_add_38_OUT[16:0]<3>'
     LUT6:I4->O           16   0.250   1.182  Mmux_M_new_fsm_q[1]_PWR_3_o_mux_23_OUT211 (Mmux_M_new_fsm_q[1]_PWR_3_o_mux_23_OUT21)
     end scope: 'generator_bottom:Mmux_M_new_fsm_q[1]_PWR_3_o_mux_23_OUT21'
     begin scope: 'ld:Mmux_M_new_fsm_q[1]_PWR_3_o_mux_23_OUT21'
     LUT5:I4->O            1   0.254   0.000  Sh178719 (Sh1787)
     FDR:D                     0.074          M_aSignal_q_14
    ----------------------------------------
    Total                     55.636ns (16.184ns logic, 39.452ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 38
-------------------------------------------------------------------------
Offset:              7.102ns (Levels of Logic = 2)
  Source:            M_gamefsm_q_0 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      clk rising

  Data Path: M_gamefsm_q_0 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q           464   0.525   2.730  M_gamefsm_q_0 (M_gamefsm_q_0)
     LUT4:I0->O            1   0.254   0.681  led<5>1 (led_5_OBUF)
     OBUF:I->O                 2.912          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      7.102ns (3.691ns logic, 3.411ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slowclock/M_ctr_q_24'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.574ns (Levels of Logic = 3)
  Source:            edge_start/M_last_q (FF)
  Destination:       led<2> (PAD)
  Source Clock:      slowclock/M_ctr_q_24 rising

  Data Path: edge_start/M_last_q to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.525   1.206  M_last_q (M_last_q)
     end scope: 'edge_start:M_last_q'
     LUT4:I2->O            1   0.250   0.681  led<2>11 (led_2_OBUF)
     OBUF:I->O                 2.912          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      5.574ns (3.687ns logic, 1.887ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |   55.636|         |         |         |
slowclock/M_ctr_q_24|    3.054|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slowclock/M_ctr_q_24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.780|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.36 secs
 
--> 


Total memory usage is 411184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   43 (   0 filtered)

