

================================================================
== Vivado HLS Report for 'softmax_latency_array_array_softmax_config13_s'
================================================================
* Date:           Tue Apr  6 01:19:57 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.216 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|       0|     77|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        0|      -|     532|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     532|    327|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table7_U     |softmax_latency_array_array_softmax_config13_s_exp_table7     |        3|  0|   0|    0|  1024|   18|     1|        18432|
    |invert_table8_U  |softmax_latency_array_array_softmax_config13_s_invert_tabcud  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                              |        4|  0|   0|    0|  2048|   36|     2|        36864|
    +-----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_315_p2            |     *    |      1|  0|   7|          18|          18|
    |mul_ln1118_2_fu_314_p2            |     *    |      1|  0|   7|          18|          18|
    |mul_ln1118_3_fu_313_p2            |     *    |      1|  0|   7|          18|          18|
    |mul_ln1118_4_fu_311_p2            |     *    |      1|  0|   7|          18|          18|
    |mul_ln1118_fu_312_p2              |     *    |      1|  0|   7|          18|          18|
    |add_ln703_1_fu_517_p2             |     +    |      0|  0|   8|          18|          18|
    |add_ln703_2_fu_523_p2             |     +    |      0|  0|   8|          18|          18|
    |add_ln703_fu_529_p2               |     +    |      0|  0|   8|          18|          18|
    |exp_sum_V_fu_533_p2               |     +    |      0|  0|   8|          18|          18|
    |io_acc_block_signal_op7           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op93          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      5|  0|  77|         167|         168|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  90|         20|   10|         20|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_2_reg_683      |  18|   0|   18|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |exp_res_0_V_reg_656      |  18|   0|   18|          0|
    |exp_res_1_V_reg_662      |  18|   0|   18|          0|
    |exp_res_2_V_reg_668      |  18|   0|   18|          0|
    |exp_res_3_V_reg_673      |  18|   0|   18|          0|
    |exp_res_4_V_reg_678      |  18|   0|   18|          0|
    |inv_exp_sum_V_reg_693    |  18|   0|   18|          0|
    |tmp_data_0_V_reg_698     |  16|   0|   16|          0|
    |tmp_data_1_V_reg_703     |  16|   0|   16|          0|
    |tmp_data_2_V_reg_708     |  16|   0|   16|          0|
    |tmp_data_3_V_reg_713     |  16|   0|   16|          0|
    |tmp_data_4_V_reg_718     |  16|   0|   16|          0|
    |exp_res_0_V_reg_656      |  64|  32|   18|          0|
    |exp_res_1_V_reg_662      |  64|  32|   18|          0|
    |exp_res_2_V_reg_668      |  64|  32|   18|          0|
    |exp_res_3_V_reg_673      |  64|  32|   18|          0|
    |exp_res_4_V_reg_678      |  64|  32|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 532| 160|  302|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|res_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_latency<array,array,softmax_config13> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

