# âš™ï¸ Day 3: Combinational and Sequential Optimization

Welcome to **Day 3** of the RTL Design & Synthesis Workshop!  
Today is all about **making your circuits smarter and faster** by learning how to **optimize** both combinational and sequential logic.

You'll explore techniques used by synthesis tools to:
- âœ¨ Simplify logic
- âš¡ Boost performance
- ğŸ§  Reduce area and power

Letâ€™s dive in! ğŸš€

---

## ğŸ“š Table of Contents

- [1ï¸âƒ£ Constant Propagation](#1ï¸âƒ£-constant-propagation)
- [2ï¸âƒ£ State Optimization](#2ï¸âƒ£-state-optimization)
- [3ï¸âƒ£ Cloning](#3ï¸âƒ£-cloning)
- [4ï¸âƒ£ Retiming](#4ï¸âƒ£-retiming)
- [5ï¸âƒ£ Labs on Optimization](#5ï¸âƒ£-labs-on-optimization)
  - [ğŸ§ª Lab 1](#lab-1)
  - [ğŸ§ª Lab 2](#lab-2)
  - [ğŸ§ª Lab 3](#lab-3)
  - [ğŸ§ª Lab 4](#lab-4)
  - [ğŸ§ª Lab 5](#lab-5)
  - [ğŸ§ª Lab 6](#lab-6)

---

## 1ï¸âƒ£ Constant Propagation

**Constant Propagation** is an optimization technique that replaces known constant values at compile-time, allowing the logic to be simplified during synthesis.

ğŸ› ï¸ **How it works:**  
When the synthesis tool sees a variable always holds a constant, it **removes unnecessary logic**.

âœ… **Benefits:**
- Simpler logic = smaller circuits  
- Faster performance = shorter critical paths  
- Lower gate count = lower power and area  

<div align="center">
  <img src="https://github.com/user-attachments/assets/d7f06056-66c1-44af-99a8-623fdf5879be" width="70%">
</div>

---

## 2ï¸âƒ£ State Optimization

**State Optimization** focuses on reducing and encoding the states in an FSM (Finite State Machine) for efficiency.

ğŸ§  **How it's done:**
- ğŸ”„ **State Reduction**: Merge equivalent states  
- ğŸ”¢ **State Encoding**: Use binary/one-hot/gray codes smartly  
- â— **Logic Minimization**: Apply Boolean simplification  
- ğŸ”Œ **Power Optimization**: Clock gating to reduce dynamic power  

ğŸ“ˆ Result: Leaner FSM = faster and more power-efficient designs!

---

## 3ï¸âƒ£ Cloning

**Cloning** duplicates certain logic cells to **balance load**, reduce fanout, and **improve timing**.

ğŸ”§ **Steps:**
1. Identify critical path(s) using timing analysis.
2. Duplicate (clone) logic driving high fanout nets.
3. Reconnect load to clones to **shorten wire delays**.
4. Re-run synthesis and verify improved timing.

<div align="center">
  <img src="https://github.com/user-attachments/assets/6bdd2c12-02a2-4ea5-895c-98e349b93bac" width="70%">
</div>

---

## 4ï¸âƒ£ Retiming

**Retiming** is a powerful technique that repositions flip-flops in a design **without altering its functionality** to achieve better timing performance.

ğŸ•¸ï¸ **Process:**
- Model the design as a **directed graph**
- Move flip-flops across logic boundaries to:
  - Minimize clock period
  - Balance timing across paths
  - Reduce power

ğŸ **Goal**: Smarter register placement for better performance with no logic change.

---

## 5ï¸âƒ£ Labs on Optimization

Each lab focuses on a different optimization concept with real Verilog code.  
Use Yosys for synthesis and GTKWave for waveform analysis.

---

### ğŸ§ª Lab 1: Constant Propagation

```verilog
module opt_check (input a , input b , output y);
	assign y = a?b:0;
endmodule
ğŸ“Œ This is a multiplexer-like structure:
If a = 1, output y = b. Otherwise, y = 0.

ğŸ› ï¸ Add this between abc -liberty and synth -top in your Yosys script:
```bash
opt_clean -purge
```
<div align="center"> <img src="https://github.com/user-attachments/assets/4d224d8d-f6f5-4a37-9732-ab570b64e31e" width="70%"> </div>
ğŸ§ª Lab 2: Logic Simplification with Constants

```bash
module opt_check2 (input a , input b , output y);
	assign y = a?1:b;
endmodule
```
ğŸ“Œ Mux logic again:
If a = 1, y = 1. Else, y = b.
Expect simplification during optimization!

<div align="center"> <img src="https://github.com/user-attachments/assets/59545745-8a8b-4afd-b4d5-0a3ad1d5b80e" width="70%"> </div>
ğŸ§ª Lab 3: Another Mux Form

```bash
module opt_check2 (input a , input b , output y);
	assign y = a?1:b;
endmodule
```
ğŸ“Œ Same as Lab 2 â€“ observe synthesis result again and explore optimizations.

<div align="center"> <img src="https://github.com/user-attachments/assets/157b16d3-cecd-441a-aacf-bae296910886" width="70%"> </div>
ğŸ§ª Lab 4: Nested Ternary Logic Simplification

```bash
module opt_check4 (input a , input b , input c , output y);
 assign y = a?(b?(a & c ):c):(!c);
 endmodule
```


ğŸ” Logic Simplifies To:
y = a ? c : !c â€” use synthesis tools to confirm this!
<div align="center"> <img src="https://github.com/user-attachments/assets/08d1e447-78c6-47c4-8c99-239645b38617" width="70%"> </div>
ğŸ§ª Lab 5: D Flip-Flop with Constant Load

```bash
module dff_const1(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b0;
	else
		q <= 1'b1;
end
endmodule
```
ğŸ§  Flip-flop always sets output to 1 unless reset.
Observe how synthesis tools handle such constant behavior.

<div align="center"> <img src="https://github.com/user-attachments/assets/a42fac06-a092-4efc-be39-33b263caaaa1" width="70%"> </div>
ğŸ§ª Lab 6: Always 1 Flip-Flop

```bash
module dff_const2(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b1;
	else
		q <= 1'b1;
end
endmodule
```
ğŸ¤” No matter what â€” output q is always 1.
Tools will likely optimize this away completely!

<div align="center"> <img src="https://github.com/user-attachments/assets/ae45f7db-0a7f-4256-b43b-01cc4a1588f7" width="70%"> </div>
âœ… Summary

ğŸ¯ Todayâ€™s mission: You learned how to make RTL designs leaner, faster, and smarter using key optimization techniques:| Technique                   | Purpose                                   |
| --------------------------- | ----------------------------------------- |
| ğŸ”¢ **Constant Propagation** | Replaces known values to simplify logic   |
| ğŸ›ï¸ **State Optimization**  | Shrinks and simplifies FSMs               |
| ğŸ§¬ **Cloning**              | Improves timing by duplicating logic      |
| ğŸ•¹ï¸ **Retiming**            | Balances path delays by moving flip-flops |

