
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture rtl of lx is

begin

  p_lx : process(bin_selector_EX,
                 dmw_rd_dp_in,
                 lxB_in,
                 lxH_in)

  begin
    lxR_out <= (others => '0');

    case bin_selector_EX is
      when "001" => -- (lxR_copy0_dmw_rd_lx_EX)
                    -- [ldst.n:72]
        lxR_out <= dmw_rd_dp_in;
      when "010" => -- (lxR_sext_lxB_lx_EX)
                    -- [ldst.n:68]
        w32_sext_w08(lxR_out, lxB_in);
      when "011" => -- (lxR_sext_lxH_lx_EX)
                    -- [ldst.n:70]
        w32_sext_w16(lxR_out, lxH_in);
      when "100" => -- (lxR_zext_lxB_lx_EX)
                    -- [ldst.n:69]
        w32_zext_w08(lxR_out, lxB_in);
      when "101" => -- (lxR_zext_lxH_lx_EX)
                    -- [ldst.n:71]
        w32_zext_w16(lxR_out, lxH_in);
      when others =>
        null;
    end case;

  end process p_lx;

end rtl;
