{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638873914465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638873914466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  7 16:15:14 2021 " "Processing started: Tue Dec  7 16:15:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638873914466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873914466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_rtl -c top_rtl " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_rtl -c top_rtl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873914466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638873914943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638873914943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahb_slave.v(38) " "Verilog HDL information at ahb_slave.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "ahb_slave.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638873928608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave " "Found entity 1: ahb_slave" {  } { { "ahb_slave.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ahb_interface.v(16) " "Verilog HDL warning at ahb_interface.v(16): extended using \"x\" or \"z\"" {  } { { "ahb_interface.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638873928609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ahb_interface.v(23) " "Verilog HDL warning at ahb_interface.v(23): extended using \"x\" or \"z\"" {  } { { "ahb_interface.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638873928609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_int " "Found entity 1: apb_int" {  } { { "ahb_interface.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ahb_master.v(49) " "Verilog HDL warning at ahb_master.v(49): extended using \"x\" or \"z\"" {  } { { "ahb_master.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638873928610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ahb_master.v(63) " "Verilog HDL warning at ahb_master.v(63): extended using \"x\" or \"z\"" {  } { { "ahb_master.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638873928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ahb_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_master " "Found entity 1: ahb_master" {  } { { "ahb_master.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file top_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_rtl " "Found entity 1: top_rtl" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638873928612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873928612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_rtl " "Elaborating entity \"top_rtl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638873928741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_slave ahb_slave:SLAVE " "Elaborating entity \"ahb_slave\" for hierarchy \"ahb_slave:SLAVE\"" {  } { { "top_rtl.v" "SLAVE" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638873928983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SEL ahb_slave.v(24) " "Output port \"TEMP_SEL\" at ahb_slave.v(24) has no driver" {  } { { "ahb_slave.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/ahb_slave.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638873928988 "|top_rtl|ahb_slave:SLAVE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:FSM " "Elaborating entity \"fsm\" for hierarchy \"fsm:FSM\"" {  } { { "top_rtl.v" "FSM" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638873929013 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp fsm.v(56) " "Verilog HDL Always Construct warning at fsm.v(56): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638873929017 "|top_rtl|fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PADDR fsm.v(56) " "Verilog HDL Always Construct warning at fsm.v(56): inferring latch(es) for variable \"PADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638873929017 "|top_rtl|fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWDATA fsm.v(56) " "Verilog HDL Always Construct warning at fsm.v(56): inferring latch(es) for variable \"PWDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638873929017 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[0\] fsm.v(56) " "Inferred latch for \"PWDATA\[0\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929020 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[1\] fsm.v(56) " "Inferred latch for \"PWDATA\[1\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929020 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[2\] fsm.v(56) " "Inferred latch for \"PWDATA\[2\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929020 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[3\] fsm.v(56) " "Inferred latch for \"PWDATA\[3\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929020 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[4\] fsm.v(56) " "Inferred latch for \"PWDATA\[4\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[5\] fsm.v(56) " "Inferred latch for \"PWDATA\[5\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[6\] fsm.v(56) " "Inferred latch for \"PWDATA\[6\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[7\] fsm.v(56) " "Inferred latch for \"PWDATA\[7\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[8\] fsm.v(56) " "Inferred latch for \"PWDATA\[8\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[9\] fsm.v(56) " "Inferred latch for \"PWDATA\[9\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[10\] fsm.v(56) " "Inferred latch for \"PWDATA\[10\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[11\] fsm.v(56) " "Inferred latch for \"PWDATA\[11\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[12\] fsm.v(56) " "Inferred latch for \"PWDATA\[12\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929021 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[13\] fsm.v(56) " "Inferred latch for \"PWDATA\[13\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[14\] fsm.v(56) " "Inferred latch for \"PWDATA\[14\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[15\] fsm.v(56) " "Inferred latch for \"PWDATA\[15\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[16\] fsm.v(56) " "Inferred latch for \"PWDATA\[16\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[17\] fsm.v(56) " "Inferred latch for \"PWDATA\[17\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[18\] fsm.v(56) " "Inferred latch for \"PWDATA\[18\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[19\] fsm.v(56) " "Inferred latch for \"PWDATA\[19\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[20\] fsm.v(56) " "Inferred latch for \"PWDATA\[20\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[21\] fsm.v(56) " "Inferred latch for \"PWDATA\[21\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929022 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[22\] fsm.v(56) " "Inferred latch for \"PWDATA\[22\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[23\] fsm.v(56) " "Inferred latch for \"PWDATA\[23\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[24\] fsm.v(56) " "Inferred latch for \"PWDATA\[24\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[25\] fsm.v(56) " "Inferred latch for \"PWDATA\[25\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[26\] fsm.v(56) " "Inferred latch for \"PWDATA\[26\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[27\] fsm.v(56) " "Inferred latch for \"PWDATA\[27\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[28\] fsm.v(56) " "Inferred latch for \"PWDATA\[28\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[29\] fsm.v(56) " "Inferred latch for \"PWDATA\[29\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929023 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[30\] fsm.v(56) " "Inferred latch for \"PWDATA\[30\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[31\] fsm.v(56) " "Inferred latch for \"PWDATA\[31\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[0\] fsm.v(56) " "Inferred latch for \"PADDR\[0\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[1\] fsm.v(56) " "Inferred latch for \"PADDR\[1\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[2\] fsm.v(56) " "Inferred latch for \"PADDR\[2\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[3\] fsm.v(56) " "Inferred latch for \"PADDR\[3\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[4\] fsm.v(56) " "Inferred latch for \"PADDR\[4\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[5\] fsm.v(56) " "Inferred latch for \"PADDR\[5\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929024 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[6\] fsm.v(56) " "Inferred latch for \"PADDR\[6\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[7\] fsm.v(56) " "Inferred latch for \"PADDR\[7\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[8\] fsm.v(56) " "Inferred latch for \"PADDR\[8\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[9\] fsm.v(56) " "Inferred latch for \"PADDR\[9\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[10\] fsm.v(56) " "Inferred latch for \"PADDR\[10\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[11\] fsm.v(56) " "Inferred latch for \"PADDR\[11\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[12\] fsm.v(56) " "Inferred latch for \"PADDR\[12\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[13\] fsm.v(56) " "Inferred latch for \"PADDR\[13\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929025 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[14\] fsm.v(56) " "Inferred latch for \"PADDR\[14\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[15\] fsm.v(56) " "Inferred latch for \"PADDR\[15\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[16\] fsm.v(56) " "Inferred latch for \"PADDR\[16\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[17\] fsm.v(56) " "Inferred latch for \"PADDR\[17\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[18\] fsm.v(56) " "Inferred latch for \"PADDR\[18\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[19\] fsm.v(56) " "Inferred latch for \"PADDR\[19\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[20\] fsm.v(56) " "Inferred latch for \"PADDR\[20\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929026 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[21\] fsm.v(56) " "Inferred latch for \"PADDR\[21\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[22\] fsm.v(56) " "Inferred latch for \"PADDR\[22\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[23\] fsm.v(56) " "Inferred latch for \"PADDR\[23\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[24\] fsm.v(56) " "Inferred latch for \"PADDR\[24\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[25\] fsm.v(56) " "Inferred latch for \"PADDR\[25\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[26\] fsm.v(56) " "Inferred latch for \"PADDR\[26\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[27\] fsm.v(56) " "Inferred latch for \"PADDR\[27\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929027 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[28\] fsm.v(56) " "Inferred latch for \"PADDR\[28\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929028 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[29\] fsm.v(56) " "Inferred latch for \"PADDR\[29\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929028 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[30\] fsm.v(56) " "Inferred latch for \"PADDR\[30\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929028 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PADDR\[31\] fsm.v(56) " "Inferred latch for \"PADDR\[31\]\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929028 "|top_rtl|fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp fsm.v(56) " "Inferred latch for \"tmp\" at fsm.v(56)" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873929028 "|top_rtl|fsm:FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[0\] " "Latch fsm:FSM\|PADDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929839 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[1\] " "Latch fsm:FSM\|PADDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929839 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[2\] " "Latch fsm:FSM\|PADDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929839 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[3\] " "Latch fsm:FSM\|PADDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[4\] " "Latch fsm:FSM\|PADDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[5\] " "Latch fsm:FSM\|PADDR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[6\] " "Latch fsm:FSM\|PADDR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[7\] " "Latch fsm:FSM\|PADDR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[8\] " "Latch fsm:FSM\|PADDR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[9\] " "Latch fsm:FSM\|PADDR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929840 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[10\] " "Latch fsm:FSM\|PADDR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[11\] " "Latch fsm:FSM\|PADDR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[12\] " "Latch fsm:FSM\|PADDR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[13\] " "Latch fsm:FSM\|PADDR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[14\] " "Latch fsm:FSM\|PADDR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[15\] " "Latch fsm:FSM\|PADDR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[16\] " "Latch fsm:FSM\|PADDR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[17\] " "Latch fsm:FSM\|PADDR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[18\] " "Latch fsm:FSM\|PADDR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929841 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[19\] " "Latch fsm:FSM\|PADDR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929842 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[20\] " "Latch fsm:FSM\|PADDR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929842 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[21\] " "Latch fsm:FSM\|PADDR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929842 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[22\] " "Latch fsm:FSM\|PADDR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929842 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[23\] " "Latch fsm:FSM\|PADDR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929842 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[24\] " "Latch fsm:FSM\|PADDR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[25\] " "Latch fsm:FSM\|PADDR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[26\] " "Latch fsm:FSM\|PADDR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[27\] " "Latch fsm:FSM\|PADDR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[28\] " "Latch fsm:FSM\|PADDR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[29\] " "Latch fsm:FSM\|PADDR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[30\] " "Latch fsm:FSM\|PADDR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|PADDR\[31\] " "Latch fsm:FSM\|PADDR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_READ " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_READ" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929843 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:FSM\|tmp " "Latch fsm:FSM\|tmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:FSM\|STATE.ST_WENABLEP " "Ports D and ENA on the latch are fed by the same signal fsm:FSM\|STATE.ST_WENABLEP" {  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638873929844 ""}  } { { "fsm.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/fsm.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638873929844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HRESP\[0\] GND " "Pin \"HRESP\[0\]\" is stuck at GND" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638873929937 "|top_rtl|HRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRESP\[1\] GND " "Pin \"HRESP\[1\]\" is stuck at GND" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638873929937 "|top_rtl|HRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSEL\[0\] GND " "Pin \"PSEL\[0\]\" is stuck at GND" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638873929937 "|top_rtl|PSEL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSEL\[1\] GND " "Pin \"PSEL\[1\]\" is stuck at GND" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638873929937 "|top_rtl|PSEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PSEL\[2\] GND " "Pin \"PSEL\[2\]\" is stuck at GND" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638873929937 "|top_rtl|PSEL[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638873929937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638873930121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HTRANS\[0\] " "No output dependent on input pin \"HTRANS\[0\]\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HTRANS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HTRANS\[1\] " "No output dependent on input pin \"HTRANS\[1\]\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HTRANS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HREADYin " "No output dependent on input pin \"HREADYin\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HREADYin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[0\] " "No output dependent on input pin \"HSIZE\[0\]\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[1\] " "No output dependent on input pin \"HSIZE\[1\]\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[2\] " "No output dependent on input pin \"HSIZE\[2\]\"" {  } { { "top_rtl.v" "" { Text "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/top_rtl.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638873930175 "|top_rtl|HSIZE[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638873930175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "105 " "Implemented 105 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638873930189 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638873930189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638873930189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638873930189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hemanth/Documents/VLSI/AHB2APB_Verilog/output_files/top_rtl.map.smsg " "Generated suppressed messages file /home/hemanth/Documents/VLSI/AHB2APB_Verilog/output_files/top_rtl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873931119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638873931142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  7 16:15:31 2021 " "Processing ended: Tue Dec  7 16:15:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638873931142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638873931142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638873931142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638873931142 ""}
