
Read_Acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f160  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000868  0800f2f0  0800f2f0  000102f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb58  0800fb58  000112e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800fb58  0800fb58  00010b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb60  0800fb60  000112e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb60  0800fb60  00010b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fb64  0800fb64  00010b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  20000000  0800fb68  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000112e8  2**0
                  CONTENTS
 10 .bss          00001f88  200002e8  200002e8  000112e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002270  20002270  000112e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000112e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001719d  00000000  00000000  00011318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003be8  00000000  00000000  000284b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  0002c0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001007  00000000  00000000  0002d5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000571d  00000000  00000000  0002e5af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a566  00000000  00000000  00033ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c69b0  00000000  00000000  0004e232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00114be2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c90  00000000  00000000  00114c28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0011b8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002e8 	.word	0x200002e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f2d8 	.word	0x0800f2d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002ec 	.word	0x200002ec
 80001cc:	0800f2d8 	.word	0x0800f2d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	887a      	ldrh	r2, [r7, #2]
 8000f56:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6a3a      	ldr	r2, [r7, #32]
 8000f5c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000f62:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2200      	movs	r2, #0
 8000f68:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6858      	ldr	r0, [r3, #4]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	899b      	ldrh	r3, [r3, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f002 fca2 	bl	80038c8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f001 fe3b 	bl	8002c00 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6858      	ldr	r0, [r3, #4]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	899b      	ldrh	r3, [r3, #12]
 8000f92:	2201      	movs	r2, #1
 8000f94:	4619      	mov	r1, r3
 8000f96:	f002 fc97 	bl	80038c8 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f9a:	2032      	movs	r0, #50	@ 0x32
 8000f9c:	f001 fe30 	bl	8002c00 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8000fa0:	22b6      	movs	r2, #182	@ 0xb6
 8000fa2:	217e      	movs	r1, #126	@ 0x7e
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f000 f959 	bl	800125c <BMI088_WriteAccRegister>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	7dfb      	ldrb	r3, [r7, #23]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8000fb4:	2032      	movs	r0, #50	@ 0x32
 8000fb6:	f001 fe23 	bl	8002c00 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8000fba:	f107 0316 	add.w	r3, r7, #22
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f000 f8d0 	bl	8001168 <BMI088_ReadAccRegister>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	4413      	add	r3, r2
 8000fd0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8000fd2:	200a      	movs	r0, #10
 8000fd4:	f001 fe14 	bl	8002c00 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0x09); /* (no oversampling, ODR = 200 Hz, BW = ?? Hz /////////////////////////BW = 40 Hz) */
 8000fd8:	2209      	movs	r2, #9
 8000fda:	2140      	movs	r1, #64	@ 0x40
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f000 f93d 	bl	800125c <BMI088_WriteAccRegister>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	4413      	add	r3, r2
 8000fea:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fec:	200a      	movs	r0, #10
 8000fee:	f001 fe07 	bl	8002c00 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x01); /* +- 6g range */
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2141      	movs	r1, #65	@ 0x41
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f000 f930 	bl	800125c <BMI088_WriteAccRegister>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	461a      	mov	r2, r3
 8001000:	7dfb      	ldrb	r3, [r7, #23]
 8001002:	4413      	add	r3, r2
 8001004:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f001 fdfa 	bl	8002c00 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 800100c:	220a      	movs	r2, #10
 800100e:	2153      	movs	r1, #83	@ 0x53
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f000 f923 	bl	800125c <BMI088_WriteAccRegister>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	7dfb      	ldrb	r3, [r7, #23]
 800101c:	4413      	add	r3, r2
 800101e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f001 fded 	bl	8002c00 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8001026:	2204      	movs	r2, #4
 8001028:	2158      	movs	r1, #88	@ 0x58
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 f916 	bl	800125c <BMI088_WriteAccRegister>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	4413      	add	r3, r2
 8001038:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f001 fde0 	bl	8002c00 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8001040:	2200      	movs	r2, #0
 8001042:	217c      	movs	r1, #124	@ 0x7c
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 f909 	bl	800125c <BMI088_WriteAccRegister>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	7dfb      	ldrb	r3, [r7, #23]
 8001050:	4413      	add	r3, r2
 8001052:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f001 fdd3 	bl	8002c00 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 800105a:	2204      	movs	r2, #4
 800105c:	217d      	movs	r1, #125	@ 0x7d
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 f8fc 	bl	800125c <BMI088_WriteAccRegister>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	4413      	add	r3, r2
 800106c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800106e:	200a      	movs	r0, #10
 8001070:	f001 fdc6 	bl	8002c00 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4a3a      	ldr	r2, [pc, #232]	@ (8001160 <BMI088_Init+0x228>)
 8001078:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2292      	movs	r2, #146	@ 0x92
 800107e:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6898      	ldr	r0, [r3, #8]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	89db      	ldrh	r3, [r3, #14]
 8001088:	2201      	movs	r2, #1
 800108a:	4619      	mov	r1, r3
 800108c:	f002 fc1c 	bl	80038c8 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8001090:	22b6      	movs	r2, #182	@ 0xb6
 8001092:	2114      	movs	r1, #20
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f000 f91b 	bl	80012d0 <BMI088_WriteGyrRegister>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	4413      	add	r3, r2
 80010a2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 80010a4:	20fa      	movs	r0, #250	@ 0xfa
 80010a6:	f001 fdab 	bl	8002c00 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 80010aa:	f107 0316 	add.w	r3, r7, #22
 80010ae:	461a      	mov	r2, r3
 80010b0:	2100      	movs	r1, #0
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f000 f896 	bl	80011e4 <BMI088_ReadGyrRegister>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	4413      	add	r3, r2
 80010c0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 80010c2:	200a      	movs	r0, #10
 80010c4:	f001 fd9c 	bl	8002c00 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 80010c8:	2201      	movs	r2, #1
 80010ca:	210f      	movs	r1, #15
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f000 f8ff 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	4413      	add	r3, r2
 80010da:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f001 fd8f 	bl	8002c00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x06); /* ODR = 200 Hz, Filter bandwidth = 64 Hz */
 80010e2:	2206      	movs	r2, #6
 80010e4:	2110      	movs	r1, #16
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 f8f2 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	7dfb      	ldrb	r3, [r7, #23]
 80010f2:	4413      	add	r3, r2
 80010f4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 fd82 	bl	8002c00 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	2115      	movs	r1, #21
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f000 f8e5 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001106:	4603      	mov	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	7dfb      	ldrb	r3, [r7, #23]
 800110c:	4413      	add	r3, r2
 800110e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f001 fd75 	bl	8002c00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8001116:	2201      	movs	r2, #1
 8001118:	2116      	movs	r1, #22
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f000 f8d8 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	4413      	add	r3, r2
 8001128:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800112a:	200a      	movs	r0, #10
 800112c:	f001 fd68 	bl	8002c00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8001130:	2201      	movs	r2, #1
 8001132:	2118      	movs	r1, #24
 8001134:	68f8      	ldr	r0, [r7, #12]
 8001136:	f000 f8cb 	bl	80012d0 <BMI088_WriteGyrRegister>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	4413      	add	r3, r2
 8001142:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001144:	200a      	movs	r0, #10
 8001146:	f001 fd5b 	bl	8002c00 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <BMI088_Init+0x22c>)
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2282      	movs	r2, #130	@ 0x82
 8001154:	769a      	strb	r2, [r3, #26]

	return status;
 8001156:	7dfb      	ldrb	r3, [r7, #23]

}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	3a6b70a4 	.word	0x3a6b70a4
 8001164:	3a0ba058 	.word	0x3a0ba058

08001168 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af02      	add	r7, sp, #8
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	460b      	mov	r3, r1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 8001176:	7afb      	ldrb	r3, [r7, #11]
 8001178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800117c:	b2db      	uxtb	r3, r3
 800117e:	753b      	strb	r3, [r7, #20]
 8001180:	2300      	movs	r3, #0
 8001182:	757b      	strb	r3, [r7, #21]
 8001184:	2300      	movs	r3, #0
 8001186:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	899b      	ldrh	r3, [r3, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f002 fb98 	bl	80038c8 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2303      	movs	r3, #3
 80011ac:	f004 fc65 	bl	8005a7a <HAL_SPI_TransmitReceive>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	bf0c      	ite	eq
 80011b6:	2301      	moveq	r3, #1
 80011b8:	2300      	movne	r3, #0
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6858      	ldr	r0, [r3, #4]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	899b      	ldrh	r3, [r3, #12]
 80011c6:	2201      	movs	r2, #1
 80011c8:	4619      	mov	r1, r3
 80011ca:	f002 fb7d 	bl	80038c8 <HAL_GPIO_WritePin>

	if (status == 1) {
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d102      	bne.n	80011da <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80011da:	7dfb      	ldrb	r3, [r7, #23]

}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	460b      	mov	r3, r1
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 80011f2:	7afb      	ldrb	r3, [r7, #11]
 80011f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	753b      	strb	r3, [r7, #20]
 80011fc:	2300      	movs	r3, #0
 80011fe:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6898      	ldr	r0, [r3, #8]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	89db      	ldrh	r3, [r3, #14]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f002 fb5c 	bl	80038c8 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	f107 0210 	add.w	r2, r7, #16
 8001218:	f107 0114 	add.w	r1, r7, #20
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2302      	movs	r3, #2
 8001224:	f004 fc29 	bl	8005a7a <HAL_SPI_TransmitReceive>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	bf0c      	ite	eq
 800122e:	2301      	moveq	r3, #1
 8001230:	2300      	movne	r3, #0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6898      	ldr	r0, [r3, #8]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	89db      	ldrh	r3, [r3, #14]
 800123e:	2201      	movs	r2, #1
 8001240:	4619      	mov	r1, r3
 8001242:	f002 fb41 	bl	80038c8 <HAL_GPIO_WritePin>

	if (status == 1) {
 8001246:	7dfb      	ldrb	r3, [r7, #23]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d102      	bne.n	8001252 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 800124c:	7c7a      	ldrb	r2, [r7, #17]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8001252:	7dfb      	ldrb	r3, [r7, #23]

}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	70fb      	strb	r3, [r7, #3]
 8001268:	4613      	mov	r3, r2
 800126a:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	733b      	strb	r3, [r7, #12]
 8001270:	78bb      	ldrb	r3, [r7, #2]
 8001272:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6858      	ldr	r0, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	899b      	ldrh	r3, [r3, #12]
 800127c:	2200      	movs	r2, #0
 800127e:	4619      	mov	r1, r3
 8001280:	f002 fb22 	bl	80038c8 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6818      	ldr	r0, [r3, #0]
 8001288:	f107 010c 	add.w	r1, r7, #12
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	2202      	movs	r2, #2
 8001292:	f004 faae 	bl	80057f2 <HAL_SPI_Transmit>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	bf0c      	ite	eq
 800129c:	2301      	moveq	r3, #1
 800129e:	2300      	movne	r3, #0
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80012a4:	bf00      	nop
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f004 ffa6 	bl	80061fc <HAL_SPI_GetState>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d1f7      	bne.n	80012a6 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6858      	ldr	r0, [r3, #4]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	899b      	ldrh	r3, [r3, #12]
 80012be:	2201      	movs	r2, #1
 80012c0:	4619      	mov	r1, r3
 80012c2:	f002 fb01 	bl	80038c8 <HAL_GPIO_WritePin>

	return status;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]

}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
 80012dc:	4613      	mov	r3, r2
 80012de:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	733b      	strb	r3, [r7, #12]
 80012e4:	78bb      	ldrb	r3, [r7, #2]
 80012e6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	89db      	ldrh	r3, [r3, #14]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	f002 fae8 	bl	80038c8 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	f107 010c 	add.w	r1, r7, #12
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	2202      	movs	r2, #2
 8001306:	f004 fa74 	bl	80057f2 <HAL_SPI_Transmit>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	bf0c      	ite	eq
 8001310:	2301      	moveq	r3, #1
 8001312:	2300      	movne	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001318:	bf00      	nop
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f004 ff6c 	bl	80061fc <HAL_SPI_GetState>
 8001324:	4603      	mov	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d1f7      	bne.n	800131a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6898      	ldr	r0, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	89db      	ldrh	r3, [r3, #14]
 8001332:	2201      	movs	r2, #1
 8001334:	4619      	mov	r1, r3
 8001336:	f002 fac7 	bl	80038c8 <HAL_GPIO_WritePin>

	return status;
 800133a:	7bfb      	ldrb	r3, [r7, #15]

}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

	if (imu->readingAcc)  // To not have double calls
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7c1b      	ldrb	r3, [r3, #16]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <BMI088_ReadAccelerometerDMA+0x14>
		return 0;
 8001354:	2300      	movs	r3, #0
 8001356:	e023      	b.n	80013a0 <BMI088_ReadAccelerometerDMA+0x5c>

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6858      	ldr	r0, [r3, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	899b      	ldrh	r3, [r3, #12]
 8001360:	2200      	movs	r2, #0
 8001362:	4619      	mov	r1, r3
 8001364:	f002 fab0 	bl	80038c8 <HAL_GPIO_WritePin>

	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6818      	ldr	r0, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f103 0112 	add.w	r1, r3, #18
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 8001378:	2308      	movs	r3, #8
 800137a:	f004 fd27 	bl	8005dcc <HAL_SPI_TransmitReceive_DMA>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d104      	bne.n	800138e <BMI088_ReadAccelerometerDMA+0x4a>

		imu->readingAcc = 1;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2201      	movs	r2, #1
 8001388:	741a      	strb	r2, [r3, #16]
		return 1;
 800138a:	2301      	movs	r3, #1
 800138c:	e008      	b.n	80013a0 <BMI088_ReadAccelerometerDMA+0x5c>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6858      	ldr	r0, [r3, #4]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	899b      	ldrh	r3, [r3, #12]
 8001396:	2201      	movs	r2, #1
 8001398:	4619      	mov	r1, r3
 800139a:	f002 fa95 	bl	80038c8 <HAL_GPIO_WritePin>
		return 0;
 800139e:	2300      	movs	r3, #0

	}

}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6858      	ldr	r0, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	899b      	ldrh	r3, [r3, #12]
 80013b8:	2201      	movs	r2, #1
 80013ba:	4619      	mov	r1, r3
 80013bc:	f002 fa84 	bl	80038c8 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	021b      	lsls	r3, r3, #8
 80013d0:	b21a      	sxth	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	b21b      	sxth	r3, r3
 80013dc:	4313      	orrs	r3, r2
 80013de:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	021b      	lsls	r3, r3, #8
 80013ea:	b21a      	sxth	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001400:	b2db      	uxtb	r3, r3
 8001402:	021b      	lsls	r3, r3, #8
 8001404:	b21a      	sxth	r2, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800140c:	b2db      	uxtb	r3, r3
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800141a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001436:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001452:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

	if (imu->readingGyr)  // To not have double calls
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7c5b      	ldrb	r3, [r3, #17]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <BMI088_ReadGyroscopeDMA+0x14>
		return 0;
 8001480:	2300      	movs	r3, #0
 8001482:	e023      	b.n	80014cc <BMI088_ReadGyroscopeDMA+0x5c>

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6898      	ldr	r0, [r3, #8]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	89db      	ldrh	r3, [r3, #14]
 800148c:	2200      	movs	r2, #0
 800148e:	4619      	mov	r1, r3
 8001490:	f002 fa1a 	bl	80038c8 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->gyrTxBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f103 011a 	add.w	r1, r3, #26
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 80014a4:	2307      	movs	r3, #7
 80014a6:	f004 fc91 	bl	8005dcc <HAL_SPI_TransmitReceive_DMA>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d104      	bne.n	80014ba <BMI088_ReadGyroscopeDMA+0x4a>

		imu->readingGyr = 1;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	745a      	strb	r2, [r3, #17]
		return 1;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e008      	b.n	80014cc <BMI088_ReadGyroscopeDMA+0x5c>

	} else {

		HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6898      	ldr	r0, [r3, #8]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	89db      	ldrh	r3, [r3, #14]
 80014c2:	2201      	movs	r2, #1
 80014c4:	4619      	mov	r1, r3
 80014c6:	f002 f9ff 	bl	80038c8 <HAL_GPIO_WritePin>
		return 0;
 80014ca:	2300      	movs	r3, #0

	}

}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6898      	ldr	r0, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	89db      	ldrh	r3, [r3, #14]
 80014e4:	2201      	movs	r2, #1
 80014e6:	4619      	mov	r1, r3
 80014e8:	f002 f9ee 	bl	80038c8 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001504:	b2db      	uxtb	r3, r3
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001512:	b2db      	uxtb	r3, r3
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	b21a      	sxth	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800151e:	b2db      	uxtb	r3, r3
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800152c:	b2db      	uxtb	r3, r3
 800152e:	021b      	lsls	r3, r3, #8
 8001530:	b21a      	sxth	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001538:	b2db      	uxtb	r3, r3
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001546:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001562:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800156e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800157e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800158a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <SetQuaternionFromEuler>:

float correction_factor = 0.0f;


// Set angles to a specified quantity
void SetQuaternionFromEuler(Quaternion *q, float roll, float pitch, float yaw) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	@ 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	ed87 0a02 	vstr	s0, [r7, #8]
 80015a8:	edc7 0a01 	vstr	s1, [r7, #4]
 80015ac:	ed87 1a00 	vstr	s2, [r7]
	roll = roll * DEG_TO_RAD;
 80015b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015b4:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001740 <SetQuaternionFromEuler+0x1a4>
 80015b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015bc:	edc7 7a02 	vstr	s15, [r7, #8]
	pitch = pitch * DEG_TO_RAD;
 80015c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80015c4:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001740 <SetQuaternionFromEuler+0x1a4>
 80015c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015cc:	edc7 7a01 	vstr	s15, [r7, #4]
	yaw = yaw* DEG_TO_RAD;
 80015d0:	edd7 7a00 	vldr	s15, [r7]
 80015d4:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001740 <SetQuaternionFromEuler+0x1a4>
 80015d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015dc:	edc7 7a00 	vstr	s15, [r7]
    float cr = cosf(roll * 0.5f);
 80015e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ec:	eeb0 0a67 	vmov.f32	s0, s15
 80015f0:	f00c fbaa 	bl	800dd48 <cosf>
 80015f4:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float sr = sinf(roll * 0.5f);
 80015f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80015fc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	f00c fbea 	bl	800dde0 <sinf>
 800160c:	ed87 0a08 	vstr	s0, [r7, #32]
    float cp = cosf(pitch * 0.5f);
 8001610:	edd7 7a01 	vldr	s15, [r7, #4]
 8001614:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161c:	eeb0 0a67 	vmov.f32	s0, s15
 8001620:	f00c fb92 	bl	800dd48 <cosf>
 8001624:	ed87 0a07 	vstr	s0, [r7, #28]
    float sp = sinf(pitch * 0.5f);
 8001628:	edd7 7a01 	vldr	s15, [r7, #4]
 800162c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001630:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001634:	eeb0 0a67 	vmov.f32	s0, s15
 8001638:	f00c fbd2 	bl	800dde0 <sinf>
 800163c:	ed87 0a06 	vstr	s0, [r7, #24]
    float cy = cosf(yaw * 0.5f);
 8001640:	edd7 7a00 	vldr	s15, [r7]
 8001644:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001648:	ee67 7a87 	vmul.f32	s15, s15, s14
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	f00c fb7a 	bl	800dd48 <cosf>
 8001654:	ed87 0a05 	vstr	s0, [r7, #20]
    float sy = sinf(yaw * 0.5f);
 8001658:	edd7 7a00 	vldr	s15, [r7]
 800165c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001664:	eeb0 0a67 	vmov.f32	s0, s15
 8001668:	f00c fbba 	bl	800dde0 <sinf>
 800166c:	ed87 0a04 	vstr	s0, [r7, #16]

    q->w = cr * cp * cy + sr * sp * sy;
 8001670:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001674:	edd7 7a07 	vldr	s15, [r7, #28]
 8001678:	ee27 7a27 	vmul.f32	s14, s14, s15
 800167c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001680:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001684:	edd7 6a08 	vldr	s13, [r7, #32]
 8001688:	edd7 7a06 	vldr	s15, [r7, #24]
 800168c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001690:	edd7 7a04 	vldr	s15, [r7, #16]
 8001694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	edc3 7a00 	vstr	s15, [r3]
    q->x = sr * cp * cy - cr * sp * sy;
 80016a2:	ed97 7a08 	vldr	s14, [r7, #32]
 80016a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80016aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80016b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80016ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80016be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	edc3 7a01 	vstr	s15, [r3, #4]
    q->y = cr * sp * cy + sr * cp * sy;
 80016d4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80016d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80016dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80016e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e8:	edd7 6a08 	vldr	s13, [r7, #32]
 80016ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80016f0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80016f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	edc3 7a02 	vstr	s15, [r3, #8]
    q->z = cr * cp * sy - sr * sp * cy;
 8001706:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800170a:	edd7 7a07 	vldr	s15, [r7, #28]
 800170e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001712:	edd7 7a04 	vldr	s15, [r7, #16]
 8001716:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171a:	edd7 6a08 	vldr	s13, [r7, #32]
 800171e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001722:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001726:	edd7 7a05 	vldr	s15, [r7, #20]
 800172a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001738:	bf00      	nop
 800173a:	3728      	adds	r7, #40	@ 0x28
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	3c8efa39 	.word	0x3c8efa39

08001744 <NormalizeQuaternion>:




// Function to normalize a generic quaternion
void NormalizeQuaternion(Quaternion *q) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    float norm = sqrt(q->w * q->w + q->x * q->x + q->y * q->y + q->z * q->z);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	ed93 7a00 	vldr	s14, [r3]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	ee27 7a27 	vmul.f32	s14, s14, s15
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	edd3 7a01 	vldr	s15, [r3, #4]
 8001768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800176c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	edd3 6a02 	vldr	s13, [r3, #8]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	edd3 7a02 	vldr	s15, [r3, #8]
 800177c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001780:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edd3 6a03 	vldr	s13, [r3, #12]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001798:	ee17 0a90 	vmov	r0, s15
 800179c:	f7fe fed4 	bl	8000548 <__aeabi_f2d>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	ec43 2b10 	vmov	d0, r2, r3
 80017a8:	f00c fa9a 	bl	800dce0 <sqrt>
 80017ac:	ec53 2b10 	vmov	r2, r3, d0
 80017b0:	4610      	mov	r0, r2
 80017b2:	4619      	mov	r1, r3
 80017b4:	f7ff f9f8 	bl	8000ba8 <__aeabi_d2f>
 80017b8:	4603      	mov	r3, r0
 80017ba:	60fb      	str	r3, [r7, #12]
    if (norm > 0.0f) {
 80017bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80017c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	dc00      	bgt.n	80017cc <NormalizeQuaternion+0x88>
        q->w /= norm;
        q->x /= norm;
        q->y /= norm;
        q->z /= norm;
    }
}
 80017ca:	e027      	b.n	800181c <NormalizeQuaternion+0xd8>
        q->w /= norm;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	edd3 6a00 	vldr	s13, [r3]
 80017d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80017d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	edc3 7a00 	vstr	s15, [r3]
        q->x /= norm;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	edd3 6a01 	vldr	s13, [r3, #4]
 80017e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	edc3 7a01 	vstr	s15, [r3, #4]
        q->y /= norm;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	edd3 6a02 	vldr	s13, [r3, #8]
 80017fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80017fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edc3 7a02 	vstr	s15, [r3, #8]
        q->z /= norm;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	edd3 6a03 	vldr	s13, [r3, #12]
 800180e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800181c:	bf00      	nop
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <UpdateQuaternion>:


// Update the rotation
void UpdateQuaternion(Quaternion *q, Vector3 gyro, float dt) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b08e      	sub	sp, #56	@ 0x38
 8001828:	af00      	add	r7, sp, #0
 800182a:	6178      	str	r0, [r7, #20]
 800182c:	eef0 6a40 	vmov.f32	s13, s0
 8001830:	eeb0 7a60 	vmov.f32	s14, s1
 8001834:	eef0 7a41 	vmov.f32	s15, s2
 8001838:	edc7 1a01 	vstr	s3, [r7, #4]
 800183c:	edc7 6a02 	vstr	s13, [r7, #8]
 8001840:	ed87 7a03 	vstr	s14, [r7, #12]
 8001844:	edc7 7a04 	vstr	s15, [r7, #16]
    float gx = gyro.x * 0.5f * dt;
 8001848:	edd7 7a02 	vldr	s15, [r7, #8]
 800184c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001854:	ed97 7a01 	vldr	s14, [r7, #4]
 8001858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float gy = gyro.y * 0.5f * dt;
 8001860:	edd7 7a03 	vldr	s15, [r7, #12]
 8001864:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001874:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float gz = gyro.z * 0.5f * dt;
 8001878:	edd7 7a04 	vldr	s15, [r7, #16]
 800187c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001880:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001884:	ed97 7a01 	vldr	s14, [r7, #4]
 8001888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    Quaternion q_dot = {
        -q->x * gx - q->y * gy - q->z * gz,
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	edd3 7a01 	vldr	s15, [r3, #4]
 8001896:	eeb1 7a67 	vneg.f32	s14, s15
 800189a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800189e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80018a8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	edd3 6a03 	vldr	s13, [r3, #12]
 80018ba:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c2:	ee77 7a67 	vsub.f32	s15, s14, s15
    Quaternion q_dot = {
 80018c6:	edc7 7a07 	vstr	s15, [r7, #28]
         q->w * gx + q->y * gz - q->z * gy,
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	edd3 6a02 	vldr	s13, [r3, #8]
 80018de:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	edd3 6a03 	vldr	s13, [r3, #12]
 80018f0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f8:	ee77 7a67 	vsub.f32	s15, s14, s15
    Quaternion q_dot = {
 80018fc:	edc7 7a08 	vstr	s15, [r7, #32]
         q->w * gy - q->x * gz + q->z * gx,
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	ed93 7a00 	vldr	s14, [r3]
 8001906:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800190a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	edd3 6a01 	vldr	s13, [r3, #4]
 8001914:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001918:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800191c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	edd3 6a03 	vldr	s13, [r3, #12]
 8001926:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800192a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800192e:	ee77 7a27 	vadd.f32	s15, s14, s15
    Quaternion q_dot = {
 8001932:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
         q->w * gz + q->x * gy - q->y * gx
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	ed93 7a00 	vldr	s14, [r3]
 800193c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001940:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	edd3 6a01 	vldr	s13, [r3, #4]
 800194a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800194e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	edd3 6a02 	vldr	s13, [r3, #8]
 800195c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001960:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001964:	ee77 7a67 	vsub.f32	s15, s14, s15
    Quaternion q_dot = {
 8001968:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    };

    q->w += q_dot.w;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	ed93 7a00 	vldr	s14, [r3]
 8001972:	edd7 7a07 	vldr	s15, [r7, #28]
 8001976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	edc3 7a00 	vstr	s15, [r3]
    q->x += q_dot.x;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	ed93 7a01 	vldr	s14, [r3, #4]
 8001986:	edd7 7a08 	vldr	s15, [r7, #32]
 800198a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	edc3 7a01 	vstr	s15, [r3, #4]
    q->y += q_dot.y;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	ed93 7a02 	vldr	s14, [r3, #8]
 800199a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800199e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	edc3 7a02 	vstr	s15, [r3, #8]
    q->z += q_dot.z;
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	ed93 7a03 	vldr	s14, [r3, #12]
 80019ae:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80019b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	edc3 7a03 	vstr	s15, [r3, #12]

    NormalizeQuaternion(q);
 80019bc:	6978      	ldr	r0, [r7, #20]
 80019be:	f7ff fec1 	bl	8001744 <NormalizeQuaternion>
}
 80019c2:	bf00      	nop
 80019c4:	3738      	adds	r7, #56	@ 0x38
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <CorrectQuaternionWithAccel>:

// Correction with accelerometer
void CorrectQuaternionWithAccel(Quaternion *q, Vector3 accel, float alpha) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08c      	sub	sp, #48	@ 0x30
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6178      	str	r0, [r7, #20]
 80019d4:	eef0 6a40 	vmov.f32	s13, s0
 80019d8:	eeb0 7a60 	vmov.f32	s14, s1
 80019dc:	eef0 7a41 	vmov.f32	s15, s2
 80019e0:	edc7 1a01 	vstr	s3, [r7, #4]
 80019e4:	edc7 6a02 	vstr	s13, [r7, #8]
 80019e8:	ed87 7a03 	vstr	s14, [r7, #12]
 80019ec:	edc7 7a04 	vstr	s15, [r7, #16]
	// (alpha not used right now)
    Vector3 gravity = { 2.0f * (q->x * q->z - q->w * q->y),
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80019fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	edd3 6a00 	vldr	s13, [r3]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a14:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a18:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                        2.0f * (q->w * q->x + q->y * q->z),
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	ed93 7a00 	vldr	s14, [r3]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a40:	ee77 7aa7 	vadd.f32	s15, s15, s15
    Vector3 gravity = { 2.0f * (q->x * q->z - q->w * q->y),
 8001a44:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                        q->w * q->w - q->x * q->x - q->y * q->y + q->z * q->z };
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	ed93 7a00 	vldr	s14, [r3]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	edd3 6a03 	vldr	s13, [r3, #12]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a90:	ee77 7a27 	vadd.f32	s15, s14, s15
    Vector3 gravity = { 2.0f * (q->x * q->z - q->w * q->y),
 8001a94:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    Vector3 error = { accel.y * gravity.z - accel.z * gravity.y,
 8001a98:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a9c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001aa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa4:	edd7 6a04 	vldr	s13, [r7, #16]
 8001aa8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab4:	edc7 7a06 	vstr	s15, [r7, #24]
                      accel.z * gravity.x - accel.x * gravity.z,
 8001ab8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001abc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001ac0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac4:	edd7 6a02 	vldr	s13, [r7, #8]
 8001ac8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001acc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad0:	ee77 7a67 	vsub.f32	s15, s14, s15
    Vector3 error = { accel.y * gravity.z - accel.z * gravity.y,
 8001ad4:	edc7 7a07 	vstr	s15, [r7, #28]
                      accel.x * gravity.y - accel.y * gravity.x };
 8001ad8:	ed97 7a02 	vldr	s14, [r7, #8]
 8001adc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ae0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae4:	edd7 6a03 	vldr	s13, [r7, #12]
 8001ae8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001aec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af0:	ee77 7a67 	vsub.f32	s15, s14, s15
    Vector3 error = { accel.y * gravity.z - accel.z * gravity.y,
 8001af4:	edc7 7a08 	vstr	s15, [r7, #32]

	correction_factor = 0.0f;
 8001af8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b68 <CorrectQuaternionWithAccel+0x19c>)
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
    q->x += correction_factor * error.x;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b06:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b0a:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <CorrectQuaternionWithAccel+0x19c>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	edc3 7a01 	vstr	s15, [r3, #4]
	q->y += correction_factor * error.y;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8001b28:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <CorrectQuaternionWithAccel+0x19c>)
 8001b2a:	edd3 7a00 	vldr	s15, [r3]
 8001b2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	edc3 7a02 	vstr	s15, [r3, #8]
	q->z += correction_factor * error.z;
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b42:	edd7 6a08 	vldr	s13, [r7, #32]
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <CorrectQuaternionWithAccel+0x19c>)
 8001b48:	edd3 7a00 	vldr	s15, [r3]
 8001b4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	edc3 7a03 	vstr	s15, [r3, #12]

    NormalizeQuaternion(q);
 8001b5a:	6978      	ldr	r0, [r7, #20]
 8001b5c:	f7ff fdf2 	bl	8001744 <NormalizeQuaternion>
}
 8001b60:	bf00      	nop
 8001b62:	3730      	adds	r7, #48	@ 0x30
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000304 	.word	0x20000304
 8001b6c:	00000000 	.word	0x00000000

08001b70 <QuaternionToEuler>:



// Conversion from quaternion to euler angles
void QuaternionToEuler(Quaternion q, float* ang) {
 8001b70:	b5b0      	push	{r4, r5, r7, lr}
 8001b72:	b08c      	sub	sp, #48	@ 0x30
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	eeb0 6a40 	vmov.f32	s12, s0
 8001b7a:	eef0 6a60 	vmov.f32	s13, s1
 8001b7e:	eeb0 7a41 	vmov.f32	s14, s2
 8001b82:	eef0 7a61 	vmov.f32	s15, s3
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	ed87 6a02 	vstr	s12, [r7, #8]
 8001b8c:	edc7 6a03 	vstr	s13, [r7, #12]
 8001b90:	ed87 7a04 	vstr	s14, [r7, #16]
 8001b94:	edc7 7a05 	vstr	s15, [r7, #20]
    //EulerAngles angles;

    // Roll (X-axis rotation)
    float sinr_cosp = 2.0f * (q.w * q.x + q.y * q.z);
 8001b98:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba4:	edd7 6a04 	vldr	s13, [r7, #16]
 8001ba8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bb8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float cosr_cosp = 1.0f - 2.0f * (q.x * q.x + q.y * q.y);
 8001bbc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bc8:	edd7 6a04 	vldr	s13, [r7, #16]
 8001bcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001bdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001be0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    //angles.roll = atan2(sinr_cosp, cosr_cosp) * RAD_TO_DEG;
    ang[0] = atan2(sinr_cosp, cosr_cosp) * RAD_TO_DEG;
 8001be8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bea:	f7fe fcad 	bl	8000548 <__aeabi_f2d>
 8001bee:	4604      	mov	r4, r0
 8001bf0:	460d      	mov	r5, r1
 8001bf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001bf4:	f7fe fca8 	bl	8000548 <__aeabi_f2d>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	ec43 2b11 	vmov	d1, r2, r3
 8001c00:	ec45 4b10 	vmov	d0, r4, r5
 8001c04:	f00c f86a 	bl	800dcdc <atan2>
 8001c08:	ec51 0b10 	vmov	r0, r1, d0
 8001c0c:	a356      	add	r3, pc, #344	@ (adr r3, 8001d68 <QuaternionToEuler+0x1f8>)
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	f7fe fcf1 	bl	80005f8 <__aeabi_dmul>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4610      	mov	r0, r2
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f7fe ffc3 	bl	8000ba8 <__aeabi_d2f>
 8001c22:	4602      	mov	r2, r0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	601a      	str	r2, [r3, #0]

    // Pitch (Y-axis rotation)
    float sinp = 2.0f * (q.w * q.y - q.z * q.x);
 8001c28:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c34:	edd7 6a05 	vldr	s13, [r7, #20]
 8001c38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c44:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if (fabs(sinp) >= 1)
 8001c4c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001c50:	eef0 7ae7 	vabs.f32	s15, s15
 8001c54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c60:	db13      	blt.n	8001c8a <QuaternionToEuler+0x11a>
        ang[1] = copysign(90.0f, sinp); // Evita errori numerici, blocco di gimbal lock
 8001c62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c64:	f7fe fc70 	bl	8000548 <__aeabi_f2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	ec43 2b11 	vmov	d1, r2, r3
 8001c70:	ed9f 0b3b 	vldr	d0, [pc, #236]	@ 8001d60 <QuaternionToEuler+0x1f0>
 8001c74:	f009 ffb3 	bl	800bbde <copysign>
 8001c78:	ec51 0b10 	vmov	r0, r1, d0
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	1d1c      	adds	r4, r3, #4
 8001c80:	f7fe ff92 	bl	8000ba8 <__aeabi_d2f>
 8001c84:	4603      	mov	r3, r0
 8001c86:	6023      	str	r3, [r4, #0]
 8001c88:	e019      	b.n	8001cbe <QuaternionToEuler+0x14e>
    else
        ang[1] = asin(sinp) * RAD_TO_DEG;
 8001c8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c8c:	f7fe fc5c 	bl	8000548 <__aeabi_f2d>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	ec43 2b10 	vmov	d0, r2, r3
 8001c98:	f00b ffec 	bl	800dc74 <asin>
 8001c9c:	ec51 0b10 	vmov	r0, r1, d0
 8001ca0:	a331      	add	r3, pc, #196	@ (adr r3, 8001d68 <QuaternionToEuler+0x1f8>)
 8001ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca6:	f7fe fca7 	bl	80005f8 <__aeabi_dmul>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	1d1c      	adds	r4, r3, #4
 8001cb6:	f7fe ff77 	bl	8000ba8 <__aeabi_d2f>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	6023      	str	r3, [r4, #0]

    // Yaw (Z-axis rotation)
    float siny_cosp = 2.0f * (q.w * q.z + q.x * q.y);
 8001cbe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001cc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cca:	edd7 6a03 	vldr	s13, [r7, #12]
 8001cce:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cde:	edc7 7a08 	vstr	s15, [r7, #32]
    float cosy_cosp = 1.0f - 2.0f * (q.y * q.y + q.z * q.z);
 8001ce2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ce6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cee:	edd7 6a05 	vldr	s13, [r7, #20]
 8001cf2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d0a:	edc7 7a07 	vstr	s15, [r7, #28]
    ang[2] = atan2(siny_cosp, cosy_cosp) * RAD_TO_DEG;
 8001d0e:	6a38      	ldr	r0, [r7, #32]
 8001d10:	f7fe fc1a 	bl	8000548 <__aeabi_f2d>
 8001d14:	4604      	mov	r4, r0
 8001d16:	460d      	mov	r5, r1
 8001d18:	69f8      	ldr	r0, [r7, #28]
 8001d1a:	f7fe fc15 	bl	8000548 <__aeabi_f2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	ec43 2b11 	vmov	d1, r2, r3
 8001d26:	ec45 4b10 	vmov	d0, r4, r5
 8001d2a:	f00b ffd7 	bl	800dcdc <atan2>
 8001d2e:	ec51 0b10 	vmov	r0, r1, d0
 8001d32:	a30d      	add	r3, pc, #52	@ (adr r3, 8001d68 <QuaternionToEuler+0x1f8>)
 8001d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d38:	f7fe fc5e 	bl	80005f8 <__aeabi_dmul>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f103 0408 	add.w	r4, r3, #8
 8001d4a:	f7fe ff2d 	bl	8000ba8 <__aeabi_d2f>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	6023      	str	r3, [r4, #0]


    /*ang[0] = angles.roll;
    ang[1] = angles.pitch;
    ang[2] = angles.yaw;*/
}
 8001d52:	bf00      	nop
 8001d54:	3730      	adds	r7, #48	@ 0x30
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bdb0      	pop	{r4, r5, r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	f3af 8000 	nop.w
 8001d60:	00000000 	.word	0x00000000
 8001d64:	40568000 	.word	0x40568000
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	404ca5dc 	.word	0x404ca5dc

08001d70 <HAL_GPIO_EXTI_Callback>:
uint32_t timerToggle = 0;


/////////// DMA Reading
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{   // we have an interrupt
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_ACC_Pin)
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d107      	bne.n	8001d90 <HAL_GPIO_EXTI_Callback+0x20>
	{
		// we check if the interrupt pin is the accelerometer one
		if (!imu.readingAcc)
 8001d80:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_GPIO_EXTI_Callback+0x3c>)
 8001d82:	7c1b      	ldrb	r3, [r3, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10d      	bne.n	8001da4 <HAL_GPIO_EXTI_Callback+0x34>
			BMI088_ReadAccelerometerDMA(&imu);	// if yes read from the DMA memory
 8001d88:	4808      	ldr	r0, [pc, #32]	@ (8001dac <HAL_GPIO_EXTI_Callback+0x3c>)
 8001d8a:	f7ff fadb 	bl	8001344 <BMI088_ReadAccelerometerDMA>
		// we check if the interrupt pin is the gyroscope one
		if (!imu.readingGyr)
			BMI088_ReadGyroscopeDMA(&imu);
	}

}
 8001d8e:	e009      	b.n	8001da4 <HAL_GPIO_EXTI_Callback+0x34>
	else if(GPIO_Pin == INT_GYR_Pin)
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d106      	bne.n	8001da4 <HAL_GPIO_EXTI_Callback+0x34>
		if (!imu.readingGyr)
 8001d96:	4b05      	ldr	r3, [pc, #20]	@ (8001dac <HAL_GPIO_EXTI_Callback+0x3c>)
 8001d98:	7c5b      	ldrb	r3, [r3, #17]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d102      	bne.n	8001da4 <HAL_GPIO_EXTI_Callback+0x34>
			BMI088_ReadGyroscopeDMA(&imu);
 8001d9e:	4803      	ldr	r0, [pc, #12]	@ (8001dac <HAL_GPIO_EXTI_Callback+0x3c>)
 8001da0:	f7ff fb66 	bl	8001470 <BMI088_ReadGyroscopeDMA>
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	200004b0 	.word	0x200004b0

08001db0 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)		// It tells us that the transfer has been completed
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)		// Check if it is the correct SPI (we want SPI1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d10d      	bne.n	8001dde <HAL_SPI_TxRxCpltCallback+0x2e>
	{
		if (imu.readingAcc)
 8001dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001dc4:	7c1b      	ldrb	r3, [r3, #16]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d002      	beq.n	8001dd0 <HAL_SPI_TxRxCpltCallback+0x20>
		{
			BMI088_ReadAccelerometerDMA_Complete(&imu);
 8001dca:	4808      	ldr	r0, [pc, #32]	@ (8001dec <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001dcc:	f7ff faec 	bl	80013a8 <BMI088_ReadAccelerometerDMA_Complete>

		}

		if (imu.readingGyr)
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001dd2:	7c5b      	ldrb	r3, [r3, #17]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <HAL_SPI_TxRxCpltCallback+0x2e>
		{
			BMI088_ReadGyroscopeDMA_Complete(&imu);
 8001dd8:	4804      	ldr	r0, [pc, #16]	@ (8001dec <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001dda:	f7ff fb7b 	bl	80014d4 <BMI088_ReadGyroscopeDMA_Complete>
		}
	}
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40013000 	.word	0x40013000
 8001dec:	200004b0 	.word	0x200004b0

08001df0 <HAL_TIM_PeriodElapsedCallback>:


/* Callback of the timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001df4:	b0e1      	sub	sp, #388	@ 0x184
 8001df6:	af14      	add	r7, sp, #80	@ 0x50
 8001df8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001dfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e00:	6018      	str	r0, [r3, #0]
	// Calculate angles with quaternions
    if(htim->Instance == TIM2)
 8001e02:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e12:	d142      	bne.n	8001e9a <HAL_TIM_PeriodElapsedCallback+0xaa>
    {
        // Code to execute at constant sample rate
        Take_IMU_Measurements(&imu);
 8001e14:	4869      	ldr	r0, [pc, #420]	@ (8001fbc <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001e16:	f000 f8e7 	bl	8001fe8 <Take_IMU_Measurements>

        UpdateQuaternion(&q, gyr, T_TIM2);
 8001e1a:	4b69      	ldr	r3, [pc, #420]	@ (8001fc0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001e1c:	ed93 6a00 	vldr	s12, [r3]
 8001e20:	4b68      	ldr	r3, [pc, #416]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001e22:	edd3 6a00 	vldr	s13, [r3]
 8001e26:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e2a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e2e:	eef0 1a46 	vmov.f32	s3, s12
 8001e32:	eeb0 0a66 	vmov.f32	s0, s13
 8001e36:	eef0 0a47 	vmov.f32	s1, s14
 8001e3a:	eeb0 1a67 	vmov.f32	s2, s15
 8001e3e:	4862      	ldr	r0, [pc, #392]	@ (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001e40:	f7ff fcf0 	bl	8001824 <UpdateQuaternion>
        CorrectQuaternionWithAccel(&q, acc, 0.9f);
 8001e44:	4b61      	ldr	r3, [pc, #388]	@ (8001fcc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001e46:	edd3 6a00 	vldr	s13, [r3]
 8001e4a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e52:	eddf 1a5f 	vldr	s3, [pc, #380]	@ 8001fd0 <HAL_TIM_PeriodElapsedCallback+0x1e0>
 8001e56:	eeb0 0a66 	vmov.f32	s0, s13
 8001e5a:	eef0 0a47 	vmov.f32	s1, s14
 8001e5e:	eeb0 1a67 	vmov.f32	s2, s15
 8001e62:	4859      	ldr	r0, [pc, #356]	@ (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001e64:	f7ff fdb2 	bl	80019cc <CorrectQuaternionWithAccel>
        QuaternionToEuler(q, angles);
 8001e68:	4b57      	ldr	r3, [pc, #348]	@ (8001fc8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001e6a:	ed93 6a00 	vldr	s12, [r3]
 8001e6e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001e72:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e76:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e7a:	4856      	ldr	r0, [pc, #344]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001e7c:	eeb0 0a46 	vmov.f32	s0, s12
 8001e80:	eef0 0a66 	vmov.f32	s1, s13
 8001e84:	eeb0 1a47 	vmov.f32	s2, s14
 8001e88:	eef0 1a67 	vmov.f32	s3, s15
 8001e8c:	f7ff fe70 	bl	8001b70 <QuaternionToEuler>

        timestamp_TIM3++;	// how many times TIM2 is called
 8001e90:	4b51      	ldr	r3, [pc, #324]	@ (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	3301      	adds	r3, #1
 8001e96:	4a50      	ldr	r2, [pc, #320]	@ (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001e98:	6013      	str	r3, [r2, #0]
    }

    // Send data with CDC_Transfer_FS
    if(htim->Instance == TIM3)
 8001e9a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001e9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a4d      	ldr	r2, [pc, #308]	@ (8001fdc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	f040 8081 	bne.w	8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1c0>
		//API_PrintAngles(HAL_GetTick(), angles);
		//float gyrArr[3] = {gyr.x, gyr.y, gyr.z};
		//float accArr[3] = {acc.x, acc.y, acc.z};
		//API_SendInertial(HAL_GetTick(), gyrArr, accArr);

		timestamp_TIM3++;	// how many times TIM3 is called
 8001eae:	4b4a      	ldr	r3, [pc, #296]	@ (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	4a48      	ldr	r2, [pc, #288]	@ (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001eb6:	6013      	str	r3, [r2, #0]

	// Send every data using just one string and one TX
		char txBuff[256];
		//sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n", measureTick, angles[0], angles[1], angles[2],measureTick, gyrArr[0], gyrArr[1], gyrArr[2], accArr[0], accArr[1], accArr[2]);
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001eb8:	4b49      	ldr	r3, [pc, #292]	@ (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ec0:	fb02 f303 	mul.w	r3, r2, r3
 8001ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001ec6:	4b43      	ldr	r3, [pc, #268]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe fb3c 	bl	8000548 <__aeabi_f2d>
 8001ed0:	e9c7 0108 	strd	r0, r1, [r7, #32]
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001ed4:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe fb35 	bl	8000548 <__aeabi_f2d>
 8001ede:	e9c7 0106 	strd	r0, r1, [r7, #24]
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fb2e 	bl	8000548 <__aeabi_f2d>
 8001eec:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001ef0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ef8:	fb02 f603 	mul.w	r6, r2, r3
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001efc:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fb21 	bl	8000548 <__aeabi_f2d>
 8001f06:	e9c7 0102 	strd	r0, r1, [r7, #8]
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fb1a 	bl	8000548 <__aeabi_f2d>
 8001f14:	e9c7 0100 	strd	r0, r1, [r7]
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001f18:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7fe fb13 	bl	8000548 <__aeabi_f2d>
 8001f22:	4682      	mov	sl, r0
 8001f24:	468b      	mov	fp, r1
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001f26:	4b29      	ldr	r3, [pc, #164]	@ (8001fcc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fb0c 	bl	8000548 <__aeabi_f2d>
 8001f30:	4680      	mov	r8, r0
 8001f32:	4689      	mov	r9, r1
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001f34:	4b25      	ldr	r3, [pc, #148]	@ (8001fcc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f36:	685b      	ldr	r3, [r3, #4]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fb05 	bl	8000548 <__aeabi_f2d>
 8001f3e:	4604      	mov	r4, r0
 8001f40:	460d      	mov	r5, r1
				measureTick*1000, angles[0], angles[1], angles[2],measureTick*1000, gyr.x, gyr.y, gyr.z, acc.x, acc.y, acc.z);
 8001f42:	4b22      	ldr	r3, [pc, #136]	@ (8001fcc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f44:	689b      	ldr	r3, [r3, #8]
		sprintf(txBuff, "A,%lu,%.4f,%.4f,%.4f\r\nI,%lu,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f\r\n",
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fafe 	bl	8000548 <__aeabi_f2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001f54:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8001f58:	e9cd 4510 	strd	r4, r5, [sp, #64]	@ 0x40
 8001f5c:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8001f60:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8001f64:	ed97 7b00 	vldr	d7, [r7]
 8001f68:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001f6c:	ed97 7b02 	vldr	d7, [r7, #8]
 8001f70:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001f74:	9606      	str	r6, [sp, #24]
 8001f76:	ed97 7b04 	vldr	d7, [r7, #16]
 8001f7a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001f7e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001f82:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001f86:	ed97 7b08 	vldr	d7, [r7, #32]
 8001f8a:	ed8d 7b00 	vstr	d7, [sp]
 8001f8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f90:	4914      	ldr	r1, [pc, #80]	@ (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001f92:	f009 fd33 	bl	800b9fc <siprintf>
		CDC_Transmit_FS((uint8_t *) txBuff, strlen(txBuff));
 8001f96:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe f968 	bl	8000270 <strlen>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f008 fbb0 	bl	800a710 <CDC_Transmit_FS>

	}
}
 8001fb0:	bf00      	nop
 8001fb2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fbc:	200004b0 	.word	0x200004b0
 8001fc0:	20000500 	.word	0x20000500
 8001fc4:	20000518 	.word	0x20000518
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000524 	.word	0x20000524
 8001fd0:	3f666666 	.word	0x3f666666
 8001fd4:	20000504 	.word	0x20000504
 8001fd8:	20000510 	.word	0x20000510
 8001fdc:	40000400 	.word	0x40000400
 8001fe0:	20000514 	.word	0x20000514
 8001fe4:	0800f2f0 	.word	0x0800f2f0

08001fe8 <Take_IMU_Measurements>:


/* Function to insert IMU measurements from memory to memory (data is adjusted) */
void Take_IMU_Measurements(BMI088 *imu)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
	measureTick = HAL_GetTick();		// Timestamp when data is taken from memory to memory (not from BMI088 to memory!)
 8001ff0:	f000 fdfa 	bl	8002be8 <HAL_GetTick>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4a13      	ldr	r2, [pc, #76]	@ (8002044 <Take_IMU_Measurements+0x5c>)
 8001ff8:	6013      	str	r3, [r2, #0]
	acc[2] = imu->acc_mps2[2];
	gyr[0] = imu->gyr_rps[0];
	gyr[1] = imu->gyr_rps[1];
	gyr[2] = imu->gyr_rps[2];*/

	gyr.y = -imu->gyr_rps[0];
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002000:	eef1 7a67 	vneg.f32	s15, s15
 8002004:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <Take_IMU_Measurements+0x60>)
 8002006:	edc3 7a01 	vstr	s15, [r3, #4]
	gyr.x = imu->gyr_rps[1];
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800200e:	4a0e      	ldr	r2, [pc, #56]	@ (8002048 <Take_IMU_Measurements+0x60>)
 8002010:	6013      	str	r3, [r2, #0]
	gyr.z = imu->gyr_rps[2];
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	4a0c      	ldr	r2, [pc, #48]	@ (8002048 <Take_IMU_Measurements+0x60>)
 8002018:	6093      	str	r3, [r2, #8]
	acc.y = -imu->acc_mps2[0];
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002020:	eef1 7a67 	vneg.f32	s15, s15
 8002024:	4b09      	ldr	r3, [pc, #36]	@ (800204c <Take_IMU_Measurements+0x64>)
 8002026:	edc3 7a01 	vstr	s15, [r3, #4]
	acc.x = imu->acc_mps2[1];
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202e:	4a07      	ldr	r2, [pc, #28]	@ (800204c <Take_IMU_Measurements+0x64>)
 8002030:	6013      	str	r3, [r2, #0]
	acc.z = imu->acc_mps2[2];
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a05      	ldr	r2, [pc, #20]	@ (800204c <Take_IMU_Measurements+0x64>)
 8002038:	6093      	str	r3, [r2, #8]

}
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000514 	.word	0x20000514
 8002048:	20000518 	.word	0x20000518
 800204c:	20000524 	.word	0x20000524

08002050 <Toggle>:

/* Function that toggles the led of the board to show if the device is working */
void Toggle(uint32_t waitingTime)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	// Toggle to show if the code is running
	if ((HAL_GetTick() - timerToggle) >= waitingTime)
 8002058:	f000 fdc6 	bl	8002be8 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <Toggle+0x40>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	429a      	cmp	r2, r3
 8002068:	d808      	bhi.n	800207c <Toggle+0x2c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 800206a:	2110      	movs	r1, #16
 800206c:	4809      	ldr	r0, [pc, #36]	@ (8002094 <Toggle+0x44>)
 800206e:	f001 fc44 	bl	80038fa <HAL_GPIO_TogglePin>
		timerToggle = HAL_GetTick();
 8002072:	f000 fdb9 	bl	8002be8 <HAL_GetTick>
 8002076:	4603      	mov	r3, r0
 8002078:	4a05      	ldr	r2, [pc, #20]	@ (8002090 <Toggle+0x40>)
 800207a:	6013      	str	r3, [r2, #0]
	}
	timerUSB = HAL_GetTick();
 800207c:	f000 fdb4 	bl	8002be8 <HAL_GetTick>
 8002080:	4603      	mov	r3, r0
 8002082:	4a05      	ldr	r2, [pc, #20]	@ (8002098 <Toggle+0x48>)
 8002084:	6013      	str	r3, [r2, #0]
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000534 	.word	0x20000534
 8002094:	40020400 	.word	0x40020400
 8002098:	20000530 	.word	0x20000530

0800209c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a2:	f000 fd3b 	bl	8002b1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020a6:	f000 f859 	bl	800215c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020aa:	f000 f9d5 	bl	8002458 <MX_GPIO_Init>
  MX_DMA_Init();
 80020ae:	f000 f9ab 	bl	8002408 <MX_DMA_Init>
  MX_SPI1_Init();
 80020b2:	f000 f8bd 	bl	8002230 <MX_SPI1_Init>
  MX_TIM2_Init();
 80020b6:	f000 f8f1 	bl	800229c <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80020ba:	f008 fa6b 	bl	800a594 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80020be:	f000 f955 	bl	800236c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /*.... Priorities ....................*/
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80020c2:	2005      	movs	r0, #5
 80020c4:	f000 fe90 	bl	8002de8 <HAL_NVIC_SetPriorityGrouping>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80020c8:	2200      	movs	r2, #0
 80020ca:	2100      	movs	r1, #0
 80020cc:	2038      	movs	r0, #56	@ 0x38
 80020ce:	f000 fe96 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 1);
 80020d2:	2201      	movs	r2, #1
 80020d4:	2100      	movs	r1, #0
 80020d6:	203b      	movs	r0, #59	@ 0x3b
 80020d8:	f000 fe91 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80020dc:	2200      	movs	r2, #0
 80020de:	2101      	movs	r1, #1
 80020e0:	2008      	movs	r0, #8
 80020e2:	f000 fe8c 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 1);
 80020e6:	2201      	movs	r2, #1
 80020e8:	2101      	movs	r1, #1
 80020ea:	2009      	movs	r0, #9
 80020ec:	f000 fe87 	bl	8002dfe <HAL_NVIC_SetPriority>

  /*....................................*/

  HAL_Delay(1000);
 80020f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020f4:	f000 fd84 	bl	8002c00 <HAL_Delay>
  BMI088_Init(&imu, &hspi1, GPIOA, GPIO_PIN_4, GPIOC, GPIO_PIN_4);
 80020f8:	2310      	movs	r3, #16
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <main+0xa0>)
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2310      	movs	r3, #16
 8002102:	4a0f      	ldr	r2, [pc, #60]	@ (8002140 <main+0xa4>)
 8002104:	490f      	ldr	r1, [pc, #60]	@ (8002144 <main+0xa8>)
 8002106:	4810      	ldr	r0, [pc, #64]	@ (8002148 <main+0xac>)
 8002108:	f7fe ff16 	bl	8000f38 <BMI088_Init>
  //EKF_CalculateGyroBias(&imu, 500);
  SetQuaternionFromEuler(&q, 0, 0, 0);	// Angles on the starting position: roll=0, pitch=0, yaw=0
 800210c:	ed9f 1a0f 	vldr	s2, [pc, #60]	@ 800214c <main+0xb0>
 8002110:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 800214c <main+0xb0>
 8002114:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800214c <main+0xb0>
 8002118:	480d      	ldr	r0, [pc, #52]	@ (8002150 <main+0xb4>)
 800211a:	f7ff fa3f 	bl	800159c <SetQuaternionFromEuler>
  HAL_Delay(1000);
 800211e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002122:	f000 fd6d 	bl	8002c00 <HAL_Delay>

  /* ----- START TIMERS ------------------------------------------------------- */
  HAL_TIM_Base_Start_IT(&htim2);   // Start timer: calculation of the algorithm
 8002126:	480b      	ldr	r0, [pc, #44]	@ (8002154 <main+0xb8>)
 8002128:	f004 faf4 	bl	8006714 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);   // Start timer: send data with CDC_Transmit_FS serial interface
 800212c:	480a      	ldr	r0, [pc, #40]	@ (8002158 <main+0xbc>)
 800212e:	f004 faf1 	bl	8006714 <HAL_TIM_Base_Start_IT>

  while (1)
  {

	  //Debug_SPI_DMA();
	  Toggle(SAMPLE_TIME_MS_TOGGLE);
 8002132:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002136:	f7ff ff8b 	bl	8002050 <Toggle>
 800213a:	e7fa      	b.n	8002132 <main+0x96>
 800213c:	40020800 	.word	0x40020800
 8002140:	40020000 	.word	0x40020000
 8002144:	20000308 	.word	0x20000308
 8002148:	200004b0 	.word	0x200004b0
 800214c:	00000000 	.word	0x00000000
 8002150:	20000000 	.word	0x20000000
 8002154:	20000420 	.word	0x20000420
 8002158:	20000468 	.word	0x20000468

0800215c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b094      	sub	sp, #80	@ 0x50
 8002160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002162:	f107 0320 	add.w	r3, r7, #32
 8002166:	2230      	movs	r2, #48	@ 0x30
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f009 fca9 	bl	800bac2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	4b28      	ldr	r3, [pc, #160]	@ (8002228 <SystemClock_Config+0xcc>)
 8002186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002188:	4a27      	ldr	r2, [pc, #156]	@ (8002228 <SystemClock_Config+0xcc>)
 800218a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800218e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002190:	4b25      	ldr	r3, [pc, #148]	@ (8002228 <SystemClock_Config+0xcc>)
 8002192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800219c:	2300      	movs	r3, #0
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	4b22      	ldr	r3, [pc, #136]	@ (800222c <SystemClock_Config+0xd0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a21      	ldr	r2, [pc, #132]	@ (800222c <SystemClock_Config+0xd0>)
 80021a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021aa:	6013      	str	r3, [r2, #0]
 80021ac:	4b1f      	ldr	r3, [pc, #124]	@ (800222c <SystemClock_Config+0xd0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021b4:	607b      	str	r3, [r7, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021b8:	2301      	movs	r3, #1
 80021ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021c2:	2302      	movs	r3, #2
 80021c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80021cc:	2308      	movs	r3, #8
 80021ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80021d0:	23a8      	movs	r3, #168	@ 0xa8
 80021d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021d4:	2302      	movs	r3, #2
 80021d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80021d8:	2307      	movs	r3, #7
 80021da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021dc:	f107 0320 	add.w	r3, r7, #32
 80021e0:	4618      	mov	r0, r3
 80021e2:	f002 fe0f 	bl	8004e04 <HAL_RCC_OscConfig>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80021ec:	f000 f9da 	bl	80025a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021f0:	230f      	movs	r3, #15
 80021f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021f4:	2302      	movs	r3, #2
 80021f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80021fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002200:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002202:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002206:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002208:	f107 030c 	add.w	r3, r7, #12
 800220c:	2105      	movs	r1, #5
 800220e:	4618      	mov	r0, r3
 8002210:	f003 f870 	bl	80052f4 <HAL_RCC_ClockConfig>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800221a:	f000 f9c3 	bl	80025a4 <Error_Handler>
  }
}
 800221e:	bf00      	nop
 8002220:	3750      	adds	r7, #80	@ 0x50
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	40007000 	.word	0x40007000

08002230 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002234:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002236:	4a18      	ldr	r2, [pc, #96]	@ (8002298 <MX_SPI1_Init+0x68>)
 8002238:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800223a:	4b16      	ldr	r3, [pc, #88]	@ (8002294 <MX_SPI1_Init+0x64>)
 800223c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002240:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002242:	4b14      	ldr	r3, [pc, #80]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002248:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <MX_SPI1_Init+0x64>)
 800224a:	2200      	movs	r2, #0
 800224c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800224e:	4b11      	ldr	r3, [pc, #68]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002254:	4b0f      	ldr	r3, [pc, #60]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002256:	2200      	movs	r2, #0
 8002258:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800225a:	4b0e      	ldr	r3, [pc, #56]	@ (8002294 <MX_SPI1_Init+0x64>)
 800225c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002260:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002262:	4b0c      	ldr	r3, [pc, #48]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002264:	2210      	movs	r2, #16
 8002266:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002268:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <MX_SPI1_Init+0x64>)
 800226a:	2200      	movs	r2, #0
 800226c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800226e:	4b09      	ldr	r3, [pc, #36]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002270:	2200      	movs	r2, #0
 8002272:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002274:	4b07      	ldr	r3, [pc, #28]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002276:	2200      	movs	r2, #0
 8002278:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800227a:	4b06      	ldr	r3, [pc, #24]	@ (8002294 <MX_SPI1_Init+0x64>)
 800227c:	220a      	movs	r2, #10
 800227e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <MX_SPI1_Init+0x64>)
 8002282:	f003 fa2d 	bl	80056e0 <HAL_SPI_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800228c:	f000 f98a 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000308 	.word	0x20000308
 8002298:	40013000 	.word	0x40013000

0800229c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022a2:	f107 0308 	add.w	r3, r7, #8
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b0:	463b      	mov	r3, r7
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022b8:	4b29      	ldr	r3, [pc, #164]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42-1;
 80022c0:	4b27      	ldr	r3, [pc, #156]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022c2:	2229      	movs	r2, #41	@ 0x29
 80022c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c6:	4b26      	ldr	r3, [pc, #152]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80022cc:	4b24      	ldr	r3, [pc, #144]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022ce:	f242 720f 	movw	r2, #9999	@ 0x270f
 80022d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d4:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022da:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022e0:	481f      	ldr	r0, [pc, #124]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022e2:	f004 f9c7 	bl	8006674 <HAL_TIM_Base_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022ec:	f000 f95a 	bl	80025a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022f6:	f107 0308 	add.w	r3, r7, #8
 80022fa:	4619      	mov	r1, r3
 80022fc:	4818      	ldr	r0, [pc, #96]	@ (8002360 <MX_TIM2_Init+0xc4>)
 80022fe:	f004 fb69 	bl	80069d4 <HAL_TIM_ConfigClockSource>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002308:	f000 f94c 	bl	80025a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002310:	2300      	movs	r3, #0
 8002312:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002314:	463b      	mov	r3, r7
 8002316:	4619      	mov	r1, r3
 8002318:	4811      	ldr	r0, [pc, #68]	@ (8002360 <MX_TIM2_Init+0xc4>)
 800231a:	f004 fd91 	bl	8006e40 <HAL_TIMEx_MasterConfigSynchronization>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002324:	f000 f93e 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

	T_TIM2 = 1.0f / (f_CK / (float)((htim2.Init.Period +1 ) * htim2.Init.Prescaler + 1));
 8002328:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002364 <MX_TIM2_Init+0xc8>
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <MX_TIM2_Init+0xc4>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	3301      	adds	r3, #1
 8002332:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <MX_TIM2_Init+0xc4>)
 8002334:	6852      	ldr	r2, [r2, #4]
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	3301      	adds	r3, #1
 800233c:	ee07 3a90 	vmov	s15, r3
 8002340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002344:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002348:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800234c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002350:	4b05      	ldr	r3, [pc, #20]	@ (8002368 <MX_TIM2_Init+0xcc>)
 8002352:	edc3 7a00 	vstr	s15, [r3]
  /* USER CODE END TIM2_Init 2 */

}
 8002356:	bf00      	nop
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000420 	.word	0x20000420
 8002364:	4ca037a0 	.word	0x4ca037a0
 8002368:	20000500 	.word	0x20000500

0800236c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002372:	f107 0308 	add.w	r3, r7, #8
 8002376:	2200      	movs	r2, #0
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	605a      	str	r2, [r3, #4]
 800237c:	609a      	str	r2, [r3, #8]
 800237e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002380:	463b      	mov	r3, r7
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002388:	4b1d      	ldr	r3, [pc, #116]	@ (8002400 <MX_TIM3_Init+0x94>)
 800238a:	4a1e      	ldr	r2, [pc, #120]	@ (8002404 <MX_TIM3_Init+0x98>)
 800238c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 800238e:	4b1c      	ldr	r3, [pc, #112]	@ (8002400 <MX_TIM3_Init+0x94>)
 8002390:	2229      	movs	r2, #41	@ 0x29
 8002392:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002394:	4b1a      	ldr	r3, [pc, #104]	@ (8002400 <MX_TIM3_Init+0x94>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800239a:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <MX_TIM3_Init+0x94>)
 800239c:	f242 720f 	movw	r2, #9999	@ 0x270f
 80023a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a2:	4b17      	ldr	r3, [pc, #92]	@ (8002400 <MX_TIM3_Init+0x94>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a8:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <MX_TIM3_Init+0x94>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023ae:	4814      	ldr	r0, [pc, #80]	@ (8002400 <MX_TIM3_Init+0x94>)
 80023b0:	f004 f960 	bl	8006674 <HAL_TIM_Base_Init>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80023ba:	f000 f8f3 	bl	80025a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023c4:	f107 0308 	add.w	r3, r7, #8
 80023c8:	4619      	mov	r1, r3
 80023ca:	480d      	ldr	r0, [pc, #52]	@ (8002400 <MX_TIM3_Init+0x94>)
 80023cc:	f004 fb02 	bl	80069d4 <HAL_TIM_ConfigClockSource>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80023d6:	f000 f8e5 	bl	80025a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023e2:	463b      	mov	r3, r7
 80023e4:	4619      	mov	r1, r3
 80023e6:	4806      	ldr	r0, [pc, #24]	@ (8002400 <MX_TIM3_Init+0x94>)
 80023e8:	f004 fd2a 	bl	8006e40 <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80023f2:	f000 f8d7 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20000468 	.word	0x20000468
 8002404:	40000400 	.word	0x40000400

08002408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]
 8002412:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <MX_DMA_Init+0x4c>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a0f      	ldr	r2, [pc, #60]	@ (8002454 <MX_DMA_Init+0x4c>)
 8002418:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b0d      	ldr	r3, [pc, #52]	@ (8002454 <MX_DMA_Init+0x4c>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002426:	607b      	str	r3, [r7, #4]
 8002428:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800242a:	2200      	movs	r2, #0
 800242c:	2100      	movs	r1, #0
 800242e:	2038      	movs	r0, #56	@ 0x38
 8002430:	f000 fce5 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002434:	2038      	movs	r0, #56	@ 0x38
 8002436:	f000 fcfe 	bl	8002e36 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 1);
 800243a:	2201      	movs	r2, #1
 800243c:	2100      	movs	r1, #0
 800243e:	203b      	movs	r0, #59	@ 0x3b
 8002440:	f000 fcdd 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002444:	203b      	movs	r0, #59	@ 0x3b
 8002446:	f000 fcf6 	bl	8002e36 <HAL_NVIC_EnableIRQ>

}
 800244a:	bf00      	nop
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40023800 	.word	0x40023800

08002458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	@ 0x28
 800245c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	60da      	str	r2, [r3, #12]
 800246c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b48      	ldr	r3, [pc, #288]	@ (8002594 <MX_GPIO_Init+0x13c>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	4a47      	ldr	r2, [pc, #284]	@ (8002594 <MX_GPIO_Init+0x13c>)
 8002478:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800247c:	6313      	str	r3, [r2, #48]	@ 0x30
 800247e:	4b45      	ldr	r3, [pc, #276]	@ (8002594 <MX_GPIO_Init+0x13c>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	4b41      	ldr	r3, [pc, #260]	@ (8002594 <MX_GPIO_Init+0x13c>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	4a40      	ldr	r2, [pc, #256]	@ (8002594 <MX_GPIO_Init+0x13c>)
 8002494:	f043 0304 	orr.w	r3, r3, #4
 8002498:	6313      	str	r3, [r2, #48]	@ 0x30
 800249a:	4b3e      	ldr	r3, [pc, #248]	@ (8002594 <MX_GPIO_Init+0x13c>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a39      	ldr	r2, [pc, #228]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b37      	ldr	r3, [pc, #220]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	4b33      	ldr	r3, [pc, #204]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a32      	ldr	r2, [pc, #200]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b30      	ldr	r3, [pc, #192]	@ (8002594 <MX_GPIO_Init+0x13c>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_NCS_GPIO_Port, ACC_NCS_Pin, GPIO_PIN_RESET);
 80024de:	2200      	movs	r2, #0
 80024e0:	2110      	movs	r1, #16
 80024e2:	482d      	ldr	r0, [pc, #180]	@ (8002598 <MX_GPIO_Init+0x140>)
 80024e4:	f001 f9f0 	bl	80038c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYR_NCS_GPIO_Port, GYR_NCS_Pin, GPIO_PIN_RESET);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2110      	movs	r1, #16
 80024ec:	482b      	ldr	r0, [pc, #172]	@ (800259c <MX_GPIO_Init+0x144>)
 80024ee:	f001 f9eb 	bl	80038c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2110      	movs	r1, #16
 80024f6:	482a      	ldr	r0, [pc, #168]	@ (80025a0 <MX_GPIO_Init+0x148>)
 80024f8:	f001 f9e6 	bl	80038c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 80024fc:	230c      	movs	r3, #12
 80024fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002500:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002504:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	4619      	mov	r1, r3
 8002510:	4822      	ldr	r0, [pc, #136]	@ (800259c <MX_GPIO_Init+0x144>)
 8002512:	f001 f83d 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_NCS_Pin */
  GPIO_InitStruct.Pin = ACC_NCS_Pin;
 8002516:	2310      	movs	r3, #16
 8002518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251a:	2301      	movs	r3, #1
 800251c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002522:	2300      	movs	r3, #0
 8002524:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACC_NCS_GPIO_Port, &GPIO_InitStruct);
 8002526:	f107 0314 	add.w	r3, r7, #20
 800252a:	4619      	mov	r1, r3
 800252c:	481a      	ldr	r0, [pc, #104]	@ (8002598 <MX_GPIO_Init+0x140>)
 800252e:	f001 f82f 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYR_NCS_Pin */
  GPIO_InitStruct.Pin = GYR_NCS_Pin;
 8002532:	2310      	movs	r3, #16
 8002534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002536:	2301      	movs	r3, #1
 8002538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253e:	2300      	movs	r3, #0
 8002540:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYR_NCS_GPIO_Port, &GPIO_InitStruct);
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4619      	mov	r1, r3
 8002548:	4814      	ldr	r0, [pc, #80]	@ (800259c <MX_GPIO_Init+0x144>)
 800254a:	f001 f821 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800254e:	2310      	movs	r3, #16
 8002550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002552:	2301      	movs	r3, #1
 8002554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255a:	2300      	movs	r3, #0
 800255c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255e:	f107 0314 	add.w	r3, r7, #20
 8002562:	4619      	mov	r1, r3
 8002564:	480e      	ldr	r0, [pc, #56]	@ (80025a0 <MX_GPIO_Init+0x148>)
 8002566:	f001 f813 	bl	8003590 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 800256a:	2200      	movs	r2, #0
 800256c:	2101      	movs	r1, #1
 800256e:	2008      	movs	r0, #8
 8002570:	f000 fc45 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002574:	2008      	movs	r0, #8
 8002576:	f000 fc5e 	bl	8002e36 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 1, 1);
 800257a:	2201      	movs	r2, #1
 800257c:	2101      	movs	r1, #1
 800257e:	2009      	movs	r0, #9
 8002580:	f000 fc3d 	bl	8002dfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002584:	2009      	movs	r0, #9
 8002586:	f000 fc56 	bl	8002e36 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800258a:	bf00      	nop
 800258c:	3728      	adds	r7, #40	@ 0x28
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023800 	.word	0x40023800
 8002598:	40020000 	.word	0x40020000
 800259c:	40020800 	.word	0x40020800
 80025a0:	40020400 	.word	0x40020400

080025a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b0a0      	sub	sp, #128	@ 0x80
 80025a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

	char txBuff[128];
	sprintf(txBuff, "SPI Error!");
 80025aa:	463b      	mov	r3, r7
 80025ac:	490b      	ldr	r1, [pc, #44]	@ (80025dc <Error_Handler+0x38>)
 80025ae:	4618      	mov	r0, r3
 80025b0:	f009 fa24 	bl	800b9fc <siprintf>
	while(CDC_Transmit_FS((uint8_t *) txBuff, strlen(txBuff)) == HAL_BUSY);
 80025b4:	bf00      	nop
 80025b6:	463b      	mov	r3, r7
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd fe59 	bl	8000270 <strlen>
 80025be:	4603      	mov	r3, r0
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	463b      	mov	r3, r7
 80025c4:	4611      	mov	r1, r2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f008 f8a2 	bl	800a710 <CDC_Transmit_FS>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d0f1      	beq.n	80025b6 <Error_Handler+0x12>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025d2:	b672      	cpsid	i
}
 80025d4:	bf00      	nop

  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025d6:	bf00      	nop
 80025d8:	e7fd      	b.n	80025d6 <Error_Handler+0x32>
 80025da:	bf00      	nop
 80025dc:	0800f338 	.word	0x0800f338

080025e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	607b      	str	r3, [r7, #4]
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <HAL_MspInit+0x4c>)
 80025ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ee:	4a0f      	ldr	r2, [pc, #60]	@ (800262c <HAL_MspInit+0x4c>)
 80025f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025f6:	4b0d      	ldr	r3, [pc, #52]	@ (800262c <HAL_MspInit+0x4c>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025fe:	607b      	str	r3, [r7, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	603b      	str	r3, [r7, #0]
 8002606:	4b09      	ldr	r3, [pc, #36]	@ (800262c <HAL_MspInit+0x4c>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	4a08      	ldr	r2, [pc, #32]	@ (800262c <HAL_MspInit+0x4c>)
 800260c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002610:	6413      	str	r3, [r2, #64]	@ 0x40
 8002612:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_MspInit+0x4c>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261a:	603b      	str	r3, [r7, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800

08002630 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	@ 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a4c      	ldr	r2, [pc, #304]	@ (8002780 <HAL_SPI_MspInit+0x150>)
 800264e:	4293      	cmp	r3, r2
 8002650:	f040 8092 	bne.w	8002778 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002654:	2300      	movs	r3, #0
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	4b4a      	ldr	r3, [pc, #296]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 800265a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265c:	4a49      	ldr	r2, [pc, #292]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 800265e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002662:	6453      	str	r3, [r2, #68]	@ 0x44
 8002664:	4b47      	ldr	r3, [pc, #284]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 8002666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002668:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	4b43      	ldr	r3, [pc, #268]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 8002676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002678:	4a42      	ldr	r2, [pc, #264]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002680:	4b40      	ldr	r3, [pc, #256]	@ (8002784 <HAL_SPI_MspInit+0x154>)
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800268c:	23e0      	movs	r3, #224	@ 0xe0
 800268e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002698:	2303      	movs	r3, #3
 800269a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800269c:	2305      	movs	r3, #5
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4619      	mov	r1, r3
 80026a6:	4838      	ldr	r0, [pc, #224]	@ (8002788 <HAL_SPI_MspInit+0x158>)
 80026a8:	f000 ff72 	bl	8003590 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80026ac:	4b37      	ldr	r3, [pc, #220]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026ae:	4a38      	ldr	r2, [pc, #224]	@ (8002790 <HAL_SPI_MspInit+0x160>)
 80026b0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80026b2:	4b36      	ldr	r3, [pc, #216]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026b4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80026b8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ba:	4b34      	ldr	r3, [pc, #208]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c0:	4b32      	ldr	r3, [pc, #200]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026c6:	4b31      	ldr	r3, [pc, #196]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026cc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026ce:	4b2f      	ldr	r3, [pc, #188]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026d4:	4b2d      	ldr	r3, [pc, #180]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80026da:	4b2c      	ldr	r3, [pc, #176]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026dc:	2200      	movs	r2, #0
 80026de:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80026e0:	4b2a      	ldr	r3, [pc, #168]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026e2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80026e6:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026e8:	4b28      	ldr	r3, [pc, #160]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026ee:	4827      	ldr	r0, [pc, #156]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 80026f0:	f000 fbbc 	bl	8002e6c <HAL_DMA_Init>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80026fa:	f7ff ff53 	bl	80025a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a22      	ldr	r2, [pc, #136]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 8002702:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002704:	4a21      	ldr	r2, [pc, #132]	@ (800278c <HAL_SPI_MspInit+0x15c>)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 800270c:	4a22      	ldr	r2, [pc, #136]	@ (8002798 <HAL_SPI_MspInit+0x168>)
 800270e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002710:	4b20      	ldr	r3, [pc, #128]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002712:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002716:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002718:	4b1e      	ldr	r3, [pc, #120]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 800271a:	2240      	movs	r2, #64	@ 0x40
 800271c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800271e:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002720:	2200      	movs	r2, #0
 8002722:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002724:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002726:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800272a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800272c:	4b19      	ldr	r3, [pc, #100]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002732:	4b18      	ldr	r3, [pc, #96]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002734:	2200      	movs	r2, #0
 8002736:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002738:	4b16      	ldr	r3, [pc, #88]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 800273a:	2200      	movs	r2, #0
 800273c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800273e:	4b15      	ldr	r3, [pc, #84]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002740:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002744:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002746:	4b13      	ldr	r3, [pc, #76]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002748:	2200      	movs	r2, #0
 800274a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800274c:	4811      	ldr	r0, [pc, #68]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 800274e:	f000 fb8d 	bl	8002e6c <HAL_DMA_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8002758:	f7ff ff24 	bl	80025a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002760:	649a      	str	r2, [r3, #72]	@ 0x48
 8002762:	4a0c      	ldr	r2, [pc, #48]	@ (8002794 <HAL_SPI_MspInit+0x164>)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2100      	movs	r1, #0
 800276c:	2023      	movs	r0, #35	@ 0x23
 800276e:	f000 fb46 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002772:	2023      	movs	r0, #35	@ 0x23
 8002774:	f000 fb5f 	bl	8002e36 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002778:	bf00      	nop
 800277a:	3728      	adds	r7, #40	@ 0x28
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40013000 	.word	0x40013000
 8002784:	40023800 	.word	0x40023800
 8002788:	40020000 	.word	0x40020000
 800278c:	20000360 	.word	0x20000360
 8002790:	40026410 	.word	0x40026410
 8002794:	200003c0 	.word	0x200003c0
 8002798:	40026458 	.word	0x40026458

0800279c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ac:	d116      	bne.n	80027dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	4b1a      	ldr	r3, [pc, #104]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	4a19      	ldr	r2, [pc, #100]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027be:	4b17      	ldr	r3, [pc, #92]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	201c      	movs	r0, #28
 80027d0:	f000 fb15 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027d4:	201c      	movs	r0, #28
 80027d6:	f000 fb2e 	bl	8002e36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027da:	e01a      	b.n	8002812 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002820 <HAL_TIM_Base_MspInit+0x84>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d115      	bne.n	8002812 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	4a0b      	ldr	r2, [pc, #44]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027f0:	f043 0302 	orr.w	r3, r3, #2
 80027f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027f6:	4b09      	ldr	r3, [pc, #36]	@ (800281c <HAL_TIM_Base_MspInit+0x80>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	60bb      	str	r3, [r7, #8]
 8002800:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002802:	2200      	movs	r2, #0
 8002804:	2100      	movs	r1, #0
 8002806:	201d      	movs	r0, #29
 8002808:	f000 faf9 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800280c:	201d      	movs	r0, #29
 800280e:	f000 fb12 	bl	8002e36 <HAL_NVIC_EnableIRQ>
}
 8002812:	bf00      	nop
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40023800 	.word	0x40023800
 8002820:	40000400 	.word	0x40000400

08002824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <NMI_Handler+0x4>

0800282c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002830:	bf00      	nop
 8002832:	e7fd      	b.n	8002830 <HardFault_Handler+0x4>

08002834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002838:	bf00      	nop
 800283a:	e7fd      	b.n	8002838 <MemManage_Handler+0x4>

0800283c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002840:	bf00      	nop
 8002842:	e7fd      	b.n	8002840 <BusFault_Handler+0x4>

08002844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002848:	bf00      	nop
 800284a:	e7fd      	b.n	8002848 <UsageFault_Handler+0x4>

0800284c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800285a:	b480      	push	{r7}
 800285c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800287a:	f000 f9a1 	bl	8002bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}

08002882 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 8002886:	2004      	movs	r0, #4
 8002888:	f001 f852 	bl	8003930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800288c:	bf00      	nop
 800288e:	bd80      	pop	{r7, pc}

08002890 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYR_Pin);
 8002894:	2008      	movs	r0, #8
 8002896:	f001 f84b 	bl	8003930 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028a4:	4802      	ldr	r0, [pc, #8]	@ (80028b0 <TIM2_IRQHandler+0x10>)
 80028a6:	f003 ffa5 	bl	80067f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000420 	.word	0x20000420

080028b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80028b8:	4802      	ldr	r0, [pc, #8]	@ (80028c4 <TIM3_IRQHandler+0x10>)
 80028ba:	f003 ff9b 	bl	80067f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000468 	.word	0x20000468

080028c8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80028cc:	4802      	ldr	r0, [pc, #8]	@ (80028d8 <SPI1_IRQHandler+0x10>)
 80028ce:	f003 fb79 	bl	8005fc4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000308 	.word	0x20000308

080028dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80028e0:	4802      	ldr	r0, [pc, #8]	@ (80028ec <DMA2_Stream0_IRQHandler+0x10>)
 80028e2:	f000 fbeb 	bl	80030bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000360 	.word	0x20000360

080028f0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <DMA2_Stream3_IRQHandler+0x10>)
 80028f6:	f000 fbe1 	bl	80030bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	200003c0 	.word	0x200003c0

08002904 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002908:	4802      	ldr	r0, [pc, #8]	@ (8002914 <OTG_FS_IRQHandler+0x10>)
 800290a:	f001 f96d 	bl	8003be8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20001a20 	.word	0x20001a20

08002918 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return 1;
 800291c:	2301      	movs	r3, #1
}
 800291e:	4618      	mov	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_kill>:

int _kill(int pid, int sig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002932:	f009 f919 	bl	800bb68 <__errno>
 8002936:	4603      	mov	r3, r0
 8002938:	2216      	movs	r2, #22
 800293a:	601a      	str	r2, [r3, #0]
  return -1;
 800293c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002940:	4618      	mov	r0, r3
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <_exit>:

void _exit (int status)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffe7 	bl	8002928 <_kill>
  while (1) {}    /* Make sure we hang here */
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <_exit+0x12>

0800295e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	e00a      	b.n	8002986 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002970:	f3af 8000 	nop.w
 8002974:	4601      	mov	r1, r0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	60ba      	str	r2, [r7, #8]
 800297c:	b2ca      	uxtb	r2, r1
 800297e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3301      	adds	r3, #1
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	dbf0      	blt.n	8002970 <_read+0x12>
  }

  return len;
 800298e:	687b      	ldr	r3, [r7, #4]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	e009      	b.n	80029be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	60ba      	str	r2, [r7, #8]
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	3301      	adds	r3, #1
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	dbf1      	blt.n	80029aa <_write+0x12>
  }
  return len;
 80029c6:	687b      	ldr	r3, [r7, #4]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <_close>:

int _close(int file)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029dc:	4618      	mov	r0, r3
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029f8:	605a      	str	r2, [r3, #4]
  return 0;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <_isatty>:

int _isatty(int file)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a10:	2301      	movs	r3, #1
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	b085      	sub	sp, #20
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a40:	4a14      	ldr	r2, [pc, #80]	@ (8002a94 <_sbrk+0x5c>)
 8002a42:	4b15      	ldr	r3, [pc, #84]	@ (8002a98 <_sbrk+0x60>)
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a4c:	4b13      	ldr	r3, [pc, #76]	@ (8002a9c <_sbrk+0x64>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d102      	bne.n	8002a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a54:	4b11      	ldr	r3, [pc, #68]	@ (8002a9c <_sbrk+0x64>)
 8002a56:	4a12      	ldr	r2, [pc, #72]	@ (8002aa0 <_sbrk+0x68>)
 8002a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a5a:	4b10      	ldr	r3, [pc, #64]	@ (8002a9c <_sbrk+0x64>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4413      	add	r3, r2
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d207      	bcs.n	8002a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a68:	f009 f87e 	bl	800bb68 <__errno>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	220c      	movs	r2, #12
 8002a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a72:	f04f 33ff 	mov.w	r3, #4294967295
 8002a76:	e009      	b.n	8002a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a78:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <_sbrk+0x64>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a7e:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <_sbrk+0x64>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4413      	add	r3, r2
 8002a86:	4a05      	ldr	r2, [pc, #20]	@ (8002a9c <_sbrk+0x64>)
 8002a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20020000 	.word	0x20020000
 8002a98:	00000400 	.word	0x00000400
 8002a9c:	20000538 	.word	0x20000538
 8002aa0:	20002270 	.word	0x20002270

08002aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aa8:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <SystemInit+0x20>)
 8002aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aae:	4a05      	ldr	r2, [pc, #20]	@ (8002ac4 <SystemInit+0x20>)
 8002ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ab8:	bf00      	nop
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ac8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002acc:	f7ff ffea 	bl	8002aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ad0:	480c      	ldr	r0, [pc, #48]	@ (8002b04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ad2:	490d      	ldr	r1, [pc, #52]	@ (8002b08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ad4:	4a0d      	ldr	r2, [pc, #52]	@ (8002b0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad8:	e002      	b.n	8002ae0 <LoopCopyDataInit>

08002ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ade:	3304      	adds	r3, #4

08002ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae4:	d3f9      	bcc.n	8002ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ae8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aec:	e001      	b.n	8002af2 <LoopFillZerobss>

08002aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af0:	3204      	adds	r2, #4

08002af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af4:	d3fb      	bcc.n	8002aee <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002af6:	f009 f83d 	bl	800bb74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002afa:	f7ff facf 	bl	800209c <main>
  bx  lr    
 8002afe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b08:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 8002b0c:	0800fb68 	.word	0x0800fb68
  ldr r2, =_sbss
 8002b10:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 8002b14:	20002270 	.word	0x20002270

08002b18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b18:	e7fe      	b.n	8002b18 <ADC_IRQHandler>
	...

08002b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b20:	4b0e      	ldr	r3, [pc, #56]	@ (8002b5c <HAL_Init+0x40>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0d      	ldr	r2, [pc, #52]	@ (8002b5c <HAL_Init+0x40>)
 8002b26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <HAL_Init+0x40>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <HAL_Init+0x40>)
 8002b32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b38:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <HAL_Init+0x40>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a07      	ldr	r2, [pc, #28]	@ (8002b5c <HAL_Init+0x40>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b44:	2003      	movs	r0, #3
 8002b46:	f000 f94f 	bl	8002de8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b4a:	200f      	movs	r0, #15
 8002b4c:	f000 f808 	bl	8002b60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b50:	f7ff fd46 	bl	80025e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40023c00 	.word	0x40023c00

08002b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b68:	4b12      	ldr	r3, [pc, #72]	@ (8002bb4 <HAL_InitTick+0x54>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <HAL_InitTick+0x58>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	4619      	mov	r1, r3
 8002b72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 f967 	bl	8002e52 <HAL_SYSTICK_Config>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e00e      	b.n	8002bac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b0f      	cmp	r3, #15
 8002b92:	d80a      	bhi.n	8002baa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b94:	2200      	movs	r2, #0
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	f04f 30ff 	mov.w	r0, #4294967295
 8002b9c:	f000 f92f 	bl	8002dfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ba0:	4a06      	ldr	r2, [pc, #24]	@ (8002bbc <HAL_InitTick+0x5c>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e000      	b.n	8002bac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3708      	adds	r7, #8
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	20000010 	.word	0x20000010
 8002bb8:	20000018 	.word	0x20000018
 8002bbc:	20000014 	.word	0x20000014

08002bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bc4:	4b06      	ldr	r3, [pc, #24]	@ (8002be0 <HAL_IncTick+0x20>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <HAL_IncTick+0x24>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4413      	add	r3, r2
 8002bd0:	4a04      	ldr	r2, [pc, #16]	@ (8002be4 <HAL_IncTick+0x24>)
 8002bd2:	6013      	str	r3, [r2, #0]
}
 8002bd4:	bf00      	nop
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	20000018 	.word	0x20000018
 8002be4:	2000053c 	.word	0x2000053c

08002be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return uwTick;
 8002bec:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <HAL_GetTick+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	2000053c 	.word	0x2000053c

08002c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c08:	f7ff ffee 	bl	8002be8 <HAL_GetTick>
 8002c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c18:	d005      	beq.n	8002c26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c44 <HAL_Delay+0x44>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4413      	add	r3, r2
 8002c24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c26:	bf00      	nop
 8002c28:	f7ff ffde 	bl	8002be8 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d8f7      	bhi.n	8002c28 <HAL_Delay+0x28>
  {
  }
}
 8002c38:	bf00      	nop
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000018 	.word	0x20000018

08002c48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c58:	4b0c      	ldr	r3, [pc, #48]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c64:	4013      	ands	r3, r2
 8002c66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c7a:	4a04      	ldr	r2, [pc, #16]	@ (8002c8c <__NVIC_SetPriorityGrouping+0x44>)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	60d3      	str	r3, [r2, #12]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c94:	4b04      	ldr	r3, [pc, #16]	@ (8002ca8 <__NVIC_GetPriorityGrouping+0x18>)
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	f003 0307 	and.w	r3, r3, #7
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr
 8002ca8:	e000ed00 	.word	0xe000ed00

08002cac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	db0b      	blt.n	8002cd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	f003 021f 	and.w	r2, r3, #31
 8002cc4:	4907      	ldr	r1, [pc, #28]	@ (8002ce4 <__NVIC_EnableIRQ+0x38>)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	095b      	lsrs	r3, r3, #5
 8002ccc:	2001      	movs	r0, #1
 8002cce:	fa00 f202 	lsl.w	r2, r0, r2
 8002cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	e000e100 	.word	0xe000e100

08002ce8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	6039      	str	r1, [r7, #0]
 8002cf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	db0a      	blt.n	8002d12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	490c      	ldr	r1, [pc, #48]	@ (8002d34 <__NVIC_SetPriority+0x4c>)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	0112      	lsls	r2, r2, #4
 8002d08:	b2d2      	uxtb	r2, r2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d10:	e00a      	b.n	8002d28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	4908      	ldr	r1, [pc, #32]	@ (8002d38 <__NVIC_SetPriority+0x50>)
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	3b04      	subs	r3, #4
 8002d20:	0112      	lsls	r2, r2, #4
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	440b      	add	r3, r1
 8002d26:	761a      	strb	r2, [r3, #24]
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	e000e100 	.word	0xe000e100
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b089      	sub	sp, #36	@ 0x24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f003 0307 	and.w	r3, r3, #7
 8002d4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f1c3 0307 	rsb	r3, r3, #7
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	bf28      	it	cs
 8002d5a:	2304      	movcs	r3, #4
 8002d5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	3304      	adds	r3, #4
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d902      	bls.n	8002d6c <NVIC_EncodePriority+0x30>
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	3b03      	subs	r3, #3
 8002d6a:	e000      	b.n	8002d6e <NVIC_EncodePriority+0x32>
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d70:	f04f 32ff 	mov.w	r2, #4294967295
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43da      	mvns	r2, r3
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	401a      	ands	r2, r3
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d84:	f04f 31ff 	mov.w	r1, #4294967295
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d8e:	43d9      	mvns	r1, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d94:	4313      	orrs	r3, r2
         );
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3724      	adds	r7, #36	@ 0x24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
	...

08002da4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3b01      	subs	r3, #1
 8002db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002db4:	d301      	bcc.n	8002dba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002db6:	2301      	movs	r3, #1
 8002db8:	e00f      	b.n	8002dda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dba:	4a0a      	ldr	r2, [pc, #40]	@ (8002de4 <SysTick_Config+0x40>)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dc2:	210f      	movs	r1, #15
 8002dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc8:	f7ff ff8e 	bl	8002ce8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dcc:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <SysTick_Config+0x40>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dd2:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <SysTick_Config+0x40>)
 8002dd4:	2207      	movs	r2, #7
 8002dd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	e000e010 	.word	0xe000e010

08002de8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7ff ff29 	bl	8002c48 <__NVIC_SetPriorityGrouping>
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b086      	sub	sp, #24
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	4603      	mov	r3, r0
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	607a      	str	r2, [r7, #4]
 8002e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e10:	f7ff ff3e 	bl	8002c90 <__NVIC_GetPriorityGrouping>
 8002e14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	68b9      	ldr	r1, [r7, #8]
 8002e1a:	6978      	ldr	r0, [r7, #20]
 8002e1c:	f7ff ff8e 	bl	8002d3c <NVIC_EncodePriority>
 8002e20:	4602      	mov	r2, r0
 8002e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff ff5d 	bl	8002ce8 <__NVIC_SetPriority>
}
 8002e2e:	bf00      	nop
 8002e30:	3718      	adds	r7, #24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b082      	sub	sp, #8
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff31 	bl	8002cac <__NVIC_EnableIRQ>
}
 8002e4a:	bf00      	nop
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff ffa2 	bl	8002da4 <SysTick_Config>
 8002e60:	4603      	mov	r3, r0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff feb6 	bl	8002be8 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e099      	b.n	8002fbc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ea8:	e00f      	b.n	8002eca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002eaa:	f7ff fe9d 	bl	8002be8 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b05      	cmp	r3, #5
 8002eb6:	d908      	bls.n	8002eca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2203      	movs	r2, #3
 8002ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e078      	b.n	8002fbc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1e8      	bne.n	8002eaa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	4b38      	ldr	r3, [pc, #224]	@ (8002fc4 <HAL_DMA_Init+0x158>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ef6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d107      	bne.n	8002f34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	697a      	ldr	r2, [r7, #20]
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f023 0307 	bic.w	r3, r3, #7
 8002f4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d117      	bne.n	8002f8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00e      	beq.n	8002f8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 fa91 	bl	8003498 <DMA_CheckFifoParam>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d008      	beq.n	8002f8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2240      	movs	r2, #64	@ 0x40
 8002f80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e016      	b.n	8002fbc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 fa48 	bl	800342c <DMA_CalcBaseAndBitshift>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	223f      	movs	r2, #63	@ 0x3f
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3718      	adds	r7, #24
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	f010803f 	.word	0xf010803f

08002fc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fde:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d101      	bne.n	8002fee <HAL_DMA_Start_IT+0x26>
 8002fea:	2302      	movs	r3, #2
 8002fec:	e040      	b.n	8003070 <HAL_DMA_Start_IT+0xa8>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d12f      	bne.n	8003062 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2202      	movs	r2, #2
 8003006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	68b9      	ldr	r1, [r7, #8]
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f9da 	bl	80033d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	223f      	movs	r2, #63	@ 0x3f
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f042 0216 	orr.w	r2, r2, #22
 8003036:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d007      	beq.n	8003050 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0208 	orr.w	r2, r2, #8
 800304e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0201 	orr.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	e005      	b.n	800306e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800306a:	2302      	movs	r3, #2
 800306c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800306e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003070:	4618      	mov	r0, r3
 8003072:	3718      	adds	r7, #24
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d004      	beq.n	8003096 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2280      	movs	r2, #128	@ 0x80
 8003090:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e00c      	b.n	80030b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2205      	movs	r2, #5
 800309a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0201 	bic.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030c8:	4b8e      	ldr	r3, [pc, #568]	@ (8003304 <HAL_DMA_IRQHandler+0x248>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a8e      	ldr	r2, [pc, #568]	@ (8003308 <HAL_DMA_IRQHandler+0x24c>)
 80030ce:	fba2 2303 	umull	r2, r3, r2, r3
 80030d2:	0a9b      	lsrs	r3, r3, #10
 80030d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e6:	2208      	movs	r2, #8
 80030e8:	409a      	lsls	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d01a      	beq.n	8003128 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d013      	beq.n	8003128 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0204 	bic.w	r2, r2, #4
 800310e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	2208      	movs	r2, #8
 8003116:	409a      	lsls	r2, r3
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003120:	f043 0201 	orr.w	r2, r3, #1
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312c:	2201      	movs	r2, #1
 800312e:	409a      	lsls	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d012      	beq.n	800315e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00b      	beq.n	800315e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314a:	2201      	movs	r2, #1
 800314c:	409a      	lsls	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003156:	f043 0202 	orr.w	r2, r3, #2
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003162:	2204      	movs	r2, #4
 8003164:	409a      	lsls	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d012      	beq.n	8003194 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00b      	beq.n	8003194 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	2204      	movs	r2, #4
 8003182:	409a      	lsls	r2, r3
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800318c:	f043 0204 	orr.w	r2, r3, #4
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	2210      	movs	r2, #16
 800319a:	409a      	lsls	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4013      	ands	r3, r2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d043      	beq.n	800322c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d03c      	beq.n	800322c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b6:	2210      	movs	r2, #16
 80031b8:	409a      	lsls	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d018      	beq.n	80031fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d108      	bne.n	80031ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d024      	beq.n	800322c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	4798      	blx	r3
 80031ea:	e01f      	b.n	800322c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d01b      	beq.n	800322c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	4798      	blx	r3
 80031fc:	e016      	b.n	800322c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003208:	2b00      	cmp	r3, #0
 800320a:	d107      	bne.n	800321c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0208 	bic.w	r2, r2, #8
 800321a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003230:	2220      	movs	r2, #32
 8003232:	409a      	lsls	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4013      	ands	r3, r2
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 808f 	beq.w	800335c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0310 	and.w	r3, r3, #16
 8003248:	2b00      	cmp	r3, #0
 800324a:	f000 8087 	beq.w	800335c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003252:	2220      	movs	r2, #32
 8003254:	409a      	lsls	r2, r3
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b05      	cmp	r3, #5
 8003264:	d136      	bne.n	80032d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0216 	bic.w	r2, r2, #22
 8003274:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695a      	ldr	r2, [r3, #20]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003284:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328a:	2b00      	cmp	r3, #0
 800328c:	d103      	bne.n	8003296 <HAL_DMA_IRQHandler+0x1da>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0208 	bic.w	r2, r2, #8
 80032a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032aa:	223f      	movs	r2, #63	@ 0x3f
 80032ac:	409a      	lsls	r2, r3
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d07e      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	4798      	blx	r3
        }
        return;
 80032d2:	e079      	b.n	80033c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d01d      	beq.n	800331e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10d      	bne.n	800330c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d031      	beq.n	800335c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	4798      	blx	r3
 8003300:	e02c      	b.n	800335c <HAL_DMA_IRQHandler+0x2a0>
 8003302:	bf00      	nop
 8003304:	20000010 	.word	0x20000010
 8003308:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003310:	2b00      	cmp	r3, #0
 8003312:	d023      	beq.n	800335c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	4798      	blx	r3
 800331c:	e01e      	b.n	800335c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10f      	bne.n	800334c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0210 	bic.w	r2, r2, #16
 800333a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003360:	2b00      	cmp	r3, #0
 8003362:	d032      	beq.n	80033ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003368:	f003 0301 	and.w	r3, r3, #1
 800336c:	2b00      	cmp	r3, #0
 800336e:	d022      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2205      	movs	r2, #5
 8003374:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	3301      	adds	r3, #1
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	429a      	cmp	r2, r3
 8003392:	d307      	bcc.n	80033a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f2      	bne.n	8003388 <HAL_DMA_IRQHandler+0x2cc>
 80033a2:	e000      	b.n	80033a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80033a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d005      	beq.n	80033ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	4798      	blx	r3
 80033c6:	e000      	b.n	80033ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80033c8:	bf00      	nop
    }
  }
}
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
 80033dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80033ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	2b40      	cmp	r3, #64	@ 0x40
 80033fc:	d108      	bne.n	8003410 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68ba      	ldr	r2, [r7, #8]
 800340c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800340e:	e007      	b.n	8003420 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	60da      	str	r2, [r3, #12]
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	b2db      	uxtb	r3, r3
 800343a:	3b10      	subs	r3, #16
 800343c:	4a14      	ldr	r2, [pc, #80]	@ (8003490 <DMA_CalcBaseAndBitshift+0x64>)
 800343e:	fba2 2303 	umull	r2, r3, r2, r3
 8003442:	091b      	lsrs	r3, r3, #4
 8003444:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003446:	4a13      	ldr	r2, [pc, #76]	@ (8003494 <DMA_CalcBaseAndBitshift+0x68>)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4413      	add	r3, r2
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	461a      	mov	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2b03      	cmp	r3, #3
 8003458:	d909      	bls.n	800346e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	1d1a      	adds	r2, r3, #4
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	659a      	str	r2, [r3, #88]	@ 0x58
 800346c:	e007      	b.n	800347e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003476:	f023 0303 	bic.w	r3, r3, #3
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003482:	4618      	mov	r0, r3
 8003484:	3714      	adds	r7, #20
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	aaaaaaab 	.word	0xaaaaaaab
 8003494:	0800f39c 	.word	0x0800f39c

08003498 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d11f      	bne.n	80034f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b03      	cmp	r3, #3
 80034b6:	d856      	bhi.n	8003566 <DMA_CheckFifoParam+0xce>
 80034b8:	a201      	add	r2, pc, #4	@ (adr r2, 80034c0 <DMA_CheckFifoParam+0x28>)
 80034ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034be:	bf00      	nop
 80034c0:	080034d1 	.word	0x080034d1
 80034c4:	080034e3 	.word	0x080034e3
 80034c8:	080034d1 	.word	0x080034d1
 80034cc:	08003567 	.word	0x08003567
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d046      	beq.n	800356a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e0:	e043      	b.n	800356a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034ea:	d140      	bne.n	800356e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f0:	e03d      	b.n	800356e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034fa:	d121      	bne.n	8003540 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d837      	bhi.n	8003572 <DMA_CheckFifoParam+0xda>
 8003502:	a201      	add	r2, pc, #4	@ (adr r2, 8003508 <DMA_CheckFifoParam+0x70>)
 8003504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003508:	08003519 	.word	0x08003519
 800350c:	0800351f 	.word	0x0800351f
 8003510:	08003519 	.word	0x08003519
 8003514:	08003531 	.word	0x08003531
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	73fb      	strb	r3, [r7, #15]
      break;
 800351c:	e030      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003522:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d025      	beq.n	8003576 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800352e:	e022      	b.n	8003576 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003538:	d11f      	bne.n	800357a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800353e:	e01c      	b.n	800357a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2b02      	cmp	r3, #2
 8003544:	d903      	bls.n	800354e <DMA_CheckFifoParam+0xb6>
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b03      	cmp	r3, #3
 800354a:	d003      	beq.n	8003554 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800354c:	e018      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	73fb      	strb	r3, [r7, #15]
      break;
 8003552:	e015      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003558:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00e      	beq.n	800357e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
      break;
 8003564:	e00b      	b.n	800357e <DMA_CheckFifoParam+0xe6>
      break;
 8003566:	bf00      	nop
 8003568:	e00a      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;
 800356a:	bf00      	nop
 800356c:	e008      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;
 800356e:	bf00      	nop
 8003570:	e006      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;
 8003572:	bf00      	nop
 8003574:	e004      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;
 8003576:	bf00      	nop
 8003578:	e002      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;   
 800357a:	bf00      	nop
 800357c:	e000      	b.n	8003580 <DMA_CheckFifoParam+0xe8>
      break;
 800357e:	bf00      	nop
    }
  } 
  
  return status; 
 8003580:	7bfb      	ldrb	r3, [r7, #15]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop

08003590 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003590:	b480      	push	{r7}
 8003592:	b089      	sub	sp, #36	@ 0x24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035a6:	2300      	movs	r3, #0
 80035a8:	61fb      	str	r3, [r7, #28]
 80035aa:	e16b      	b.n	8003884 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035ac:	2201      	movs	r2, #1
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	4013      	ands	r3, r2
 80035be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	f040 815a 	bne.w	800387e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f003 0303 	and.w	r3, r3, #3
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d005      	beq.n	80035e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d130      	bne.n	8003644 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	2203      	movs	r2, #3
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43db      	mvns	r3, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4013      	ands	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003618:	2201      	movs	r2, #1
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	f003 0201 	and.w	r2, r3, #1
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f003 0303 	and.w	r3, r3, #3
 800364c:	2b03      	cmp	r3, #3
 800364e:	d017      	beq.n	8003680 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	2203      	movs	r2, #3
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	43db      	mvns	r3, r3
 8003662:	69ba      	ldr	r2, [r7, #24]
 8003664:	4013      	ands	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d123      	bne.n	80036d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	08da      	lsrs	r2, r3, #3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3208      	adds	r2, #8
 8003694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003698:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	220f      	movs	r2, #15
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4013      	ands	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	08da      	lsrs	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3208      	adds	r2, #8
 80036ce:	69b9      	ldr	r1, [r7, #24]
 80036d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	2203      	movs	r2, #3
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	43db      	mvns	r3, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4013      	ands	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0203 	and.w	r2, r3, #3
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	fa02 f303 	lsl.w	r3, r2, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4313      	orrs	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80b4 	beq.w	800387e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	4b60      	ldr	r3, [pc, #384]	@ (800389c <HAL_GPIO_Init+0x30c>)
 800371c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371e:	4a5f      	ldr	r2, [pc, #380]	@ (800389c <HAL_GPIO_Init+0x30c>)
 8003720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003724:	6453      	str	r3, [r2, #68]	@ 0x44
 8003726:	4b5d      	ldr	r3, [pc, #372]	@ (800389c <HAL_GPIO_Init+0x30c>)
 8003728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800372e:	60fb      	str	r3, [r7, #12]
 8003730:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003732:	4a5b      	ldr	r2, [pc, #364]	@ (80038a0 <HAL_GPIO_Init+0x310>)
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	089b      	lsrs	r3, r3, #2
 8003738:	3302      	adds	r3, #2
 800373a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	220f      	movs	r2, #15
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a52      	ldr	r2, [pc, #328]	@ (80038a4 <HAL_GPIO_Init+0x314>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d02b      	beq.n	80037b6 <HAL_GPIO_Init+0x226>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a51      	ldr	r2, [pc, #324]	@ (80038a8 <HAL_GPIO_Init+0x318>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d025      	beq.n	80037b2 <HAL_GPIO_Init+0x222>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a50      	ldr	r2, [pc, #320]	@ (80038ac <HAL_GPIO_Init+0x31c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d01f      	beq.n	80037ae <HAL_GPIO_Init+0x21e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a4f      	ldr	r2, [pc, #316]	@ (80038b0 <HAL_GPIO_Init+0x320>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d019      	beq.n	80037aa <HAL_GPIO_Init+0x21a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a4e      	ldr	r2, [pc, #312]	@ (80038b4 <HAL_GPIO_Init+0x324>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d013      	beq.n	80037a6 <HAL_GPIO_Init+0x216>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a4d      	ldr	r2, [pc, #308]	@ (80038b8 <HAL_GPIO_Init+0x328>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d00d      	beq.n	80037a2 <HAL_GPIO_Init+0x212>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a4c      	ldr	r2, [pc, #304]	@ (80038bc <HAL_GPIO_Init+0x32c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d007      	beq.n	800379e <HAL_GPIO_Init+0x20e>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4b      	ldr	r2, [pc, #300]	@ (80038c0 <HAL_GPIO_Init+0x330>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d101      	bne.n	800379a <HAL_GPIO_Init+0x20a>
 8003796:	2307      	movs	r3, #7
 8003798:	e00e      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 800379a:	2308      	movs	r3, #8
 800379c:	e00c      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 800379e:	2306      	movs	r3, #6
 80037a0:	e00a      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037a2:	2305      	movs	r3, #5
 80037a4:	e008      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037a6:	2304      	movs	r3, #4
 80037a8:	e006      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037aa:	2303      	movs	r3, #3
 80037ac:	e004      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037ae:	2302      	movs	r3, #2
 80037b0:	e002      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037b2:	2301      	movs	r3, #1
 80037b4:	e000      	b.n	80037b8 <HAL_GPIO_Init+0x228>
 80037b6:	2300      	movs	r3, #0
 80037b8:	69fa      	ldr	r2, [r7, #28]
 80037ba:	f002 0203 	and.w	r2, r2, #3
 80037be:	0092      	lsls	r2, r2, #2
 80037c0:	4093      	lsls	r3, r2
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037c8:	4935      	ldr	r1, [pc, #212]	@ (80038a0 <HAL_GPIO_Init+0x310>)
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	089b      	lsrs	r3, r3, #2
 80037ce:	3302      	adds	r3, #2
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037d6:	4b3b      	ldr	r3, [pc, #236]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	43db      	mvns	r3, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4013      	ands	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037fa:	4a32      	ldr	r2, [pc, #200]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003800:	4b30      	ldr	r3, [pc, #192]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4313      	orrs	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003824:	4a27      	ldr	r2, [pc, #156]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800382a:	4b26      	ldr	r3, [pc, #152]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	43db      	mvns	r3, r3
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	4013      	ands	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800384e:	4a1d      	ldr	r2, [pc, #116]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003854:	4b1b      	ldr	r3, [pc, #108]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	43db      	mvns	r3, r3
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	4013      	ands	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003878:	4a12      	ldr	r2, [pc, #72]	@ (80038c4 <HAL_GPIO_Init+0x334>)
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3301      	adds	r3, #1
 8003882:	61fb      	str	r3, [r7, #28]
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b0f      	cmp	r3, #15
 8003888:	f67f ae90 	bls.w	80035ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800388c:	bf00      	nop
 800388e:	bf00      	nop
 8003890:	3724      	adds	r7, #36	@ 0x24
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40023800 	.word	0x40023800
 80038a0:	40013800 	.word	0x40013800
 80038a4:	40020000 	.word	0x40020000
 80038a8:	40020400 	.word	0x40020400
 80038ac:	40020800 	.word	0x40020800
 80038b0:	40020c00 	.word	0x40020c00
 80038b4:	40021000 	.word	0x40021000
 80038b8:	40021400 	.word	0x40021400
 80038bc:	40021800 	.word	0x40021800
 80038c0:	40021c00 	.word	0x40021c00
 80038c4:	40013c00 	.word	0x40013c00

080038c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	460b      	mov	r3, r1
 80038d2:	807b      	strh	r3, [r7, #2]
 80038d4:	4613      	mov	r3, r2
 80038d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038d8:	787b      	ldrb	r3, [r7, #1]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d003      	beq.n	80038e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038de:	887a      	ldrh	r2, [r7, #2]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038e4:	e003      	b.n	80038ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038e6:	887b      	ldrh	r3, [r7, #2]
 80038e8:	041a      	lsls	r2, r3, #16
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	619a      	str	r2, [r3, #24]
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b085      	sub	sp, #20
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
 8003902:	460b      	mov	r3, r1
 8003904:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800390c:	887a      	ldrh	r2, [r7, #2]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	4013      	ands	r3, r2
 8003912:	041a      	lsls	r2, r3, #16
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	43d9      	mvns	r1, r3
 8003918:	887b      	ldrh	r3, [r7, #2]
 800391a:	400b      	ands	r3, r1
 800391c:	431a      	orrs	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	619a      	str	r2, [r3, #24]
}
 8003922:	bf00      	nop
 8003924:	3714      	adds	r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	4603      	mov	r3, r0
 8003938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800393a:	4b08      	ldr	r3, [pc, #32]	@ (800395c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800393c:	695a      	ldr	r2, [r3, #20]
 800393e:	88fb      	ldrh	r3, [r7, #6]
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d006      	beq.n	8003954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003946:	4a05      	ldr	r2, [pc, #20]	@ (800395c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003948:	88fb      	ldrh	r3, [r7, #6]
 800394a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800394c:	88fb      	ldrh	r3, [r7, #6]
 800394e:	4618      	mov	r0, r3
 8003950:	f7fe fa0e 	bl	8001d70 <HAL_GPIO_EXTI_Callback>
  }
}
 8003954:	bf00      	nop
 8003956:	3708      	adds	r7, #8
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	40013c00 	.word	0x40013c00

08003960 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af02      	add	r7, sp, #8
 8003966:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e101      	b.n	8003b76 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d106      	bne.n	8003992 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f007 f807 	bl	800a9a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2203      	movs	r2, #3
 8003996:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039a0:	d102      	bne.n	80039a8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f003 fbee 	bl	800718e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6818      	ldr	r0, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	7c1a      	ldrb	r2, [r3, #16]
 80039ba:	f88d 2000 	strb.w	r2, [sp]
 80039be:	3304      	adds	r3, #4
 80039c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039c2:	f003 facd 	bl	8006f60 <USB_CoreInit>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2202      	movs	r2, #2
 80039d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0ce      	b.n	8003b76 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2100      	movs	r1, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	f003 fbe6 	bl	80071b0 <USB_SetCurrentMode>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d005      	beq.n	80039f6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e0bf      	b.n	8003b76 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039f6:	2300      	movs	r3, #0
 80039f8:	73fb      	strb	r3, [r7, #15]
 80039fa:	e04a      	b.n	8003a92 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	3315      	adds	r3, #21
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a10:	7bfa      	ldrb	r2, [r7, #15]
 8003a12:	6879      	ldr	r1, [r7, #4]
 8003a14:	4613      	mov	r3, r2
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	4413      	add	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	440b      	add	r3, r1
 8003a1e:	3314      	adds	r3, #20
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	b298      	uxth	r0, r3
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4413      	add	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	332e      	adds	r3, #46	@ 0x2e
 8003a38:	4602      	mov	r2, r0
 8003a3a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a3c:	7bfa      	ldrb	r2, [r7, #15]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4613      	mov	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	3318      	adds	r3, #24
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a50:	7bfa      	ldrb	r2, [r7, #15]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	4413      	add	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	331c      	adds	r3, #28
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a64:	7bfa      	ldrb	r2, [r7, #15]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	3320      	adds	r3, #32
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a78:	7bfa      	ldrb	r2, [r7, #15]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	4413      	add	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	3324      	adds	r3, #36	@ 0x24
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a8c:	7bfb      	ldrb	r3, [r7, #15]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	73fb      	strb	r3, [r7, #15]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	791b      	ldrb	r3, [r3, #4]
 8003a96:	7bfa      	ldrb	r2, [r7, #15]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d3af      	bcc.n	80039fc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	73fb      	strb	r3, [r7, #15]
 8003aa0:	e044      	b.n	8003b2c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aa2:	7bfa      	ldrb	r2, [r7, #15]
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	440b      	add	r3, r1
 8003ab0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ab8:	7bfa      	ldrb	r2, [r7, #15]
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	4613      	mov	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4413      	add	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	440b      	add	r3, r1
 8003ac6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003aca:	7bfa      	ldrb	r2, [r7, #15]
 8003acc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ace:	7bfa      	ldrb	r2, [r7, #15]
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	440b      	add	r3, r1
 8003adc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ae4:	7bfa      	ldrb	r2, [r7, #15]
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	440b      	add	r3, r1
 8003af2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003afa:	7bfa      	ldrb	r2, [r7, #15]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	4413      	add	r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	440b      	add	r3, r1
 8003b08:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b10:	7bfa      	ldrb	r2, [r7, #15]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	4413      	add	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003b22:	2200      	movs	r2, #0
 8003b24:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	73fb      	strb	r3, [r7, #15]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	791b      	ldrb	r3, [r3, #4]
 8003b30:	7bfa      	ldrb	r2, [r7, #15]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d3b5      	bcc.n	8003aa2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	7c1a      	ldrb	r2, [r3, #16]
 8003b3e:	f88d 2000 	strb.w	r2, [sp]
 8003b42:	3304      	adds	r3, #4
 8003b44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b46:	f003 fb7f 	bl	8007248 <USB_DevInit>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d005      	beq.n	8003b5c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2202      	movs	r2, #2
 8003b54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e00c      	b.n	8003b76 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f004 fbc9 	bl	8008306 <USB_DevDisconnect>

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_PCD_Start+0x1c>
 8003b96:	2302      	movs	r3, #2
 8003b98:	e022      	b.n	8003be0 <HAL_PCD_Start+0x62>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d009      	beq.n	8003bc2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d105      	bne.n	8003bc2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f003 fad0 	bl	800716c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f004 fb77 	bl	80082c4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003be8:	b590      	push	{r4, r7, lr}
 8003bea:	b08d      	sub	sp, #52	@ 0x34
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f004 fc35 	bl	800846e <USB_GetMode>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	f040 848c 	bne.w	8004524 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f004 fb99 	bl	8008348 <USB_ReadInterrupts>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8482 	beq.w	8004522 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	0a1b      	lsrs	r3, r3, #8
 8003c28:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f004 fb86 	bl	8008348 <USB_ReadInterrupts>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d107      	bne.n	8003c56 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695a      	ldr	r2, [r3, #20]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f002 0202 	and.w	r2, r2, #2
 8003c54:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f004 fb74 	bl	8008348 <USB_ReadInterrupts>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b10      	cmp	r3, #16
 8003c68:	d161      	bne.n	8003d2e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0210 	bic.w	r2, r2, #16
 8003c78:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f003 020f 	and.w	r2, r3, #15
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	4413      	add	r3, r2
 8003c96:	3304      	adds	r3, #4
 8003c98:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	0c5b      	lsrs	r3, r3, #17
 8003c9e:	f003 030f 	and.w	r3, r3, #15
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d124      	bne.n	8003cf0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d035      	beq.n	8003d1e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cbc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	6a38      	ldr	r0, [r7, #32]
 8003cc6:	f004 f9ab 	bl	8008020 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	091b      	lsrs	r3, r3, #4
 8003cd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cd6:	441a      	add	r2, r3
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	695a      	ldr	r2, [r3, #20]
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ce8:	441a      	add	r2, r3
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	615a      	str	r2, [r3, #20]
 8003cee:	e016      	b.n	8003d1e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	0c5b      	lsrs	r3, r3, #17
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	2b06      	cmp	r3, #6
 8003cfa:	d110      	bne.n	8003d1e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003d02:	2208      	movs	r2, #8
 8003d04:	4619      	mov	r1, r3
 8003d06:	6a38      	ldr	r0, [r7, #32]
 8003d08:	f004 f98a 	bl	8008020 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	695a      	ldr	r2, [r3, #20]
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d18:	441a      	add	r2, r3
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699a      	ldr	r2, [r3, #24]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0210 	orr.w	r2, r2, #16
 8003d2c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f004 fb08 	bl	8008348 <USB_ReadInterrupts>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d42:	f040 80a7 	bne.w	8003e94 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f004 fb0d 	bl	800836e <USB_ReadDevAllOutEpInterrupt>
 8003d54:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003d56:	e099      	b.n	8003e8c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 808e 	beq.w	8003e80 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f004 fb31 	bl	80083d6 <USB_ReadDevOutEPInterrupt>
 8003d74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	f003 0301 	and.w	r3, r3, #1
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00c      	beq.n	8003d9a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2301      	movs	r3, #1
 8003d90:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003d92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 fea3 	bl	8004ae0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f003 0308 	and.w	r3, r3, #8
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00c      	beq.n	8003dbe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da6:	015a      	lsls	r2, r3, #5
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	4413      	add	r3, r2
 8003dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003db0:	461a      	mov	r2, r3
 8003db2:	2308      	movs	r3, #8
 8003db4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003db6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f000 ff79 	bl	8004cb0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dca:	015a      	lsls	r2, r3, #5
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	4413      	add	r3, r2
 8003dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	2310      	movs	r3, #16
 8003dd8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d030      	beq.n	8003e46 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dec:	2b80      	cmp	r3, #128	@ 0x80
 8003dee:	d109      	bne.n	8003e04 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	69fa      	ldr	r2, [r7, #28]
 8003dfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e02:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e06:	4613      	mov	r3, r2
 8003e08:	00db      	lsls	r3, r3, #3
 8003e0a:	4413      	add	r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	3304      	adds	r3, #4
 8003e18:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	78db      	ldrb	r3, [r3, #3]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d108      	bne.n	8003e34 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	2200      	movs	r2, #0
 8003e26:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f006 febc 	bl	800abac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	015a      	lsls	r2, r3, #5
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e40:	461a      	mov	r2, r3
 8003e42:	2302      	movs	r3, #2
 8003e44:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	f003 0320 	and.w	r3, r3, #32
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	015a      	lsls	r2, r3, #5
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	4413      	add	r3, r2
 8003e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	2320      	movs	r3, #32
 8003e60:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d009      	beq.n	8003e80 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6e:	015a      	lsls	r2, r3, #5
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e78:	461a      	mov	r2, r3
 8003e7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e7e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	3301      	adds	r3, #1
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e88:	085b      	lsrs	r3, r3, #1
 8003e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f47f af62 	bne.w	8003d58 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f004 fa55 	bl	8008348 <USB_ReadInterrupts>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ea4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ea8:	f040 80db 	bne.w	8004062 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f004 fa76 	bl	80083a2 <USB_ReadDevAllInEpInterrupt>
 8003eb6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003ebc:	e0cd      	b.n	800405a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80c2 	beq.w	800404e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f004 fa9c 	bl	8008412 <USB_ReadDevInEPInterrupt>
 8003eda:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d057      	beq.n	8003f96 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	f003 030f 	and.w	r3, r3, #15
 8003eec:	2201      	movs	r2, #1
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	43db      	mvns	r3, r3
 8003f00:	69f9      	ldr	r1, [r7, #28]
 8003f02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f06:	4013      	ands	r3, r2
 8003f08:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	015a      	lsls	r2, r3, #5
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	4413      	add	r3, r2
 8003f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f16:	461a      	mov	r2, r3
 8003f18:	2301      	movs	r3, #1
 8003f1a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	799b      	ldrb	r3, [r3, #6]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d132      	bne.n	8003f8a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f28:	4613      	mov	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	4413      	add	r3, r2
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	3320      	adds	r3, #32
 8003f34:	6819      	ldr	r1, [r3, #0]
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4403      	add	r3, r0
 8003f44:	331c      	adds	r3, #28
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4419      	add	r1, r3
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f4e:	4613      	mov	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	4403      	add	r3, r0
 8003f58:	3320      	adds	r3, #32
 8003f5a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d113      	bne.n	8003f8a <HAL_PCD_IRQHandler+0x3a2>
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f66:	4613      	mov	r3, r2
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	3324      	adds	r3, #36	@ 0x24
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d108      	bne.n	8003f8a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f82:	461a      	mov	r2, r3
 8003f84:	2101      	movs	r1, #1
 8003f86:	f004 faa3 	bl	80084d0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	4619      	mov	r1, r3
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f006 fd86 	bl	800aaa2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fac:	461a      	mov	r2, r3
 8003fae:	2308      	movs	r3, #8
 8003fb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f003 0310 	and.w	r3, r3, #16
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d008      	beq.n	8003fce <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fc8:	461a      	mov	r2, r3
 8003fca:	2310      	movs	r3, #16
 8003fcc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d008      	beq.n	8003fea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	015a      	lsls	r2, r3, #5
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	4413      	add	r3, r2
 8003fe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	2340      	movs	r3, #64	@ 0x40
 8003fe8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d023      	beq.n	800403c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003ff4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ff6:	6a38      	ldr	r0, [r7, #32]
 8003ff8:	f003 fa8a 	bl	8007510 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	3310      	adds	r3, #16
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	4413      	add	r3, r2
 800400c:	3304      	adds	r3, #4
 800400e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	78db      	ldrb	r3, [r3, #3]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d108      	bne.n	800402a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	2200      	movs	r2, #0
 800401c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800401e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004020:	b2db      	uxtb	r3, r3
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f006 fdd3 	bl	800abd0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	015a      	lsls	r2, r3, #5
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	4413      	add	r3, r2
 8004032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004036:	461a      	mov	r2, r3
 8004038:	2302      	movs	r3, #2
 800403a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004046:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fcbd 	bl	80049c8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	3301      	adds	r3, #1
 8004052:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004056:	085b      	lsrs	r3, r3, #1
 8004058:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800405a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405c:	2b00      	cmp	r3, #0
 800405e:	f47f af2e 	bne.w	8003ebe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f004 f96e 	bl	8008348 <USB_ReadInterrupts>
 800406c:	4603      	mov	r3, r0
 800406e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004072:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004076:	d122      	bne.n	80040be <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	69fa      	ldr	r2, [r7, #28]
 8004082:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004086:	f023 0301 	bic.w	r3, r3, #1
 800408a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004092:	2b01      	cmp	r3, #1
 8004094:	d108      	bne.n	80040a8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800409e:	2100      	movs	r1, #0
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 fea3 	bl	8004dec <HAL_PCDEx_LPM_Callback>
 80040a6:	e002      	b.n	80040ae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f006 fd71 	bl	800ab90 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695a      	ldr	r2, [r3, #20]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80040bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f004 f940 	bl	8008348 <USB_ReadInterrupts>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d2:	d112      	bne.n	80040fa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d102      	bne.n	80040ea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f006 fd2d 	bl	800ab44 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	695a      	ldr	r2, [r3, #20]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80040f8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4618      	mov	r0, r3
 8004100:	f004 f922 	bl	8008348 <USB_ReadInterrupts>
 8004104:	4603      	mov	r3, r0
 8004106:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800410a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800410e:	f040 80b7 	bne.w	8004280 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	69fa      	ldr	r2, [r7, #28]
 800411c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2110      	movs	r1, #16
 800412c:	4618      	mov	r0, r3
 800412e:	f003 f9ef 	bl	8007510 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004132:	2300      	movs	r3, #0
 8004134:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004136:	e046      	b.n	80041c6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413a:	015a      	lsls	r2, r3, #5
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	4413      	add	r3, r2
 8004140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004144:	461a      	mov	r2, r3
 8004146:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800414a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800414c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	4413      	add	r3, r2
 8004154:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800415c:	0151      	lsls	r1, r2, #5
 800415e:	69fa      	ldr	r2, [r7, #28]
 8004160:	440a      	add	r2, r1
 8004162:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004166:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800416a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800416c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	4413      	add	r3, r2
 8004174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004178:	461a      	mov	r2, r3
 800417a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800417e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004182:	015a      	lsls	r2, r3, #5
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	4413      	add	r3, r2
 8004188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004190:	0151      	lsls	r1, r2, #5
 8004192:	69fa      	ldr	r2, [r7, #28]
 8004194:	440a      	add	r2, r1
 8004196:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800419a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800419e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a2:	015a      	lsls	r2, r3, #5
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	4413      	add	r3, r2
 80041a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041b0:	0151      	lsls	r1, r2, #5
 80041b2:	69fa      	ldr	r2, [r7, #28]
 80041b4:	440a      	add	r2, r1
 80041b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80041be:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041c2:	3301      	adds	r3, #1
 80041c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	791b      	ldrb	r3, [r3, #4]
 80041ca:	461a      	mov	r2, r3
 80041cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d3b2      	bcc.n	8004138 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	69fa      	ldr	r2, [r7, #28]
 80041dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041e0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80041e4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	7bdb      	ldrb	r3, [r3, #15]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d016      	beq.n	800421c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041fe:	f043 030b 	orr.w	r3, r3, #11
 8004202:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	69fa      	ldr	r2, [r7, #28]
 8004210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004214:	f043 030b 	orr.w	r3, r3, #11
 8004218:	6453      	str	r3, [r2, #68]	@ 0x44
 800421a:	e015      	b.n	8004248 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	69fa      	ldr	r2, [r7, #28]
 8004226:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800422a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800422e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004232:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	69fa      	ldr	r2, [r7, #28]
 800423e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004242:	f043 030b 	orr.w	r3, r3, #11
 8004246:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	69fa      	ldr	r2, [r7, #28]
 8004252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004256:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800425a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800426a:	461a      	mov	r2, r3
 800426c:	f004 f930 	bl	80084d0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695a      	ldr	r2, [r3, #20]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800427e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4618      	mov	r0, r3
 8004286:	f004 f85f 	bl	8008348 <USB_ReadInterrupts>
 800428a:	4603      	mov	r3, r0
 800428c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004290:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004294:	d123      	bne.n	80042de <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4618      	mov	r0, r3
 800429c:	f004 f8f5 	bl	800848a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f003 f9ac 	bl	8007602 <USB_GetDevSpeed>
 80042aa:	4603      	mov	r3, r0
 80042ac:	461a      	mov	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681c      	ldr	r4, [r3, #0]
 80042b6:	f001 fa07 	bl	80056c8 <HAL_RCC_GetHCLKFreq>
 80042ba:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042c0:	461a      	mov	r2, r3
 80042c2:	4620      	mov	r0, r4
 80042c4:	f002 feb0 	bl	8007028 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f006 fc12 	bl	800aaf2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695a      	ldr	r2, [r3, #20]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80042dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f004 f830 	bl	8008348 <USB_ReadInterrupts>
 80042e8:	4603      	mov	r3, r0
 80042ea:	f003 0308 	and.w	r3, r3, #8
 80042ee:	2b08      	cmp	r3, #8
 80042f0:	d10a      	bne.n	8004308 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f006 fbef 	bl	800aad6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	695a      	ldr	r2, [r3, #20]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f002 0208 	and.w	r2, r2, #8
 8004306:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f004 f81b 	bl	8008348 <USB_ReadInterrupts>
 8004312:	4603      	mov	r3, r0
 8004314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004318:	2b80      	cmp	r3, #128	@ 0x80
 800431a:	d123      	bne.n	8004364 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800431c:	6a3b      	ldr	r3, [r7, #32]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004324:	6a3b      	ldr	r3, [r7, #32]
 8004326:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004328:	2301      	movs	r3, #1
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
 800432c:	e014      	b.n	8004358 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004332:	4613      	mov	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	4413      	add	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	440b      	add	r3, r1
 800433c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d105      	bne.n	8004352 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	b2db      	uxtb	r3, r3
 800434a:	4619      	mov	r1, r3
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fb0a 	bl	8004966 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	3301      	adds	r3, #1
 8004356:	627b      	str	r3, [r7, #36]	@ 0x24
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	791b      	ldrb	r3, [r3, #4]
 800435c:	461a      	mov	r2, r3
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	4293      	cmp	r3, r2
 8004362:	d3e4      	bcc.n	800432e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4618      	mov	r0, r3
 800436a:	f003 ffed 	bl	8008348 <USB_ReadInterrupts>
 800436e:	4603      	mov	r3, r0
 8004370:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004374:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004378:	d13c      	bne.n	80043f4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800437a:	2301      	movs	r3, #1
 800437c:	627b      	str	r3, [r7, #36]	@ 0x24
 800437e:	e02b      	b.n	80043d8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	440b      	add	r3, r1
 800439e:	3318      	adds	r3, #24
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d115      	bne.n	80043d2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80043a6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	da12      	bge.n	80043d2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80043ac:	6879      	ldr	r1, [r7, #4]
 80043ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b0:	4613      	mov	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	3317      	adds	r3, #23
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80043c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	4619      	mov	r1, r3
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 faca 	bl	8004966 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	3301      	adds	r3, #1
 80043d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	791b      	ldrb	r3, [r3, #4]
 80043dc:	461a      	mov	r2, r3
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d3cd      	bcc.n	8004380 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695a      	ldr	r2, [r3, #20]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80043f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f003 ffa5 	bl	8008348 <USB_ReadInterrupts>
 80043fe:	4603      	mov	r3, r0
 8004400:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004404:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004408:	d156      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800440a:	2301      	movs	r3, #1
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24
 800440e:	e045      	b.n	800449c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	4413      	add	r3, r2
 8004418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004424:	4613      	mov	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d12e      	bne.n	8004496 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004438:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800443a:	2b00      	cmp	r3, #0
 800443c:	da2b      	bge.n	8004496 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800444a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800444e:	429a      	cmp	r2, r3
 8004450:	d121      	bne.n	8004496 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004456:	4613      	mov	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004464:	2201      	movs	r2, #1
 8004466:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	69fa      	ldr	r2, [r7, #28]
 800448a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800448e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004492:	6053      	str	r3, [r2, #4]
            break;
 8004494:	e008      	b.n	80044a8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004498:	3301      	adds	r3, #1
 800449a:	627b      	str	r3, [r7, #36]	@ 0x24
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	791b      	ldrb	r3, [r3, #4]
 80044a0:	461a      	mov	r2, r3
 80044a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d3b3      	bcc.n	8004410 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695a      	ldr	r2, [r3, #20]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80044b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f003 ff43 	bl	8008348 <USB_ReadInterrupts>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80044c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044cc:	d10a      	bne.n	80044e4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f006 fb90 	bl	800abf4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80044e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f003 ff2d 	bl	8008348 <USB_ReadInterrupts>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d115      	bne.n	8004524 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	d002      	beq.n	8004510 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f006 fb80 	bl	800ac10 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6859      	ldr	r1, [r3, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	430a      	orrs	r2, r1
 800451e:	605a      	str	r2, [r3, #4]
 8004520:	e000      	b.n	8004524 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004522:	bf00      	nop
    }
  }
}
 8004524:	3734      	adds	r7, #52	@ 0x34
 8004526:	46bd      	mov	sp, r7
 8004528:	bd90      	pop	{r4, r7, pc}

0800452a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b082      	sub	sp, #8
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
 8004532:	460b      	mov	r3, r1
 8004534:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800453c:	2b01      	cmp	r3, #1
 800453e:	d101      	bne.n	8004544 <HAL_PCD_SetAddress+0x1a>
 8004540:	2302      	movs	r3, #2
 8004542:	e012      	b.n	800456a <HAL_PCD_SetAddress+0x40>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	78fa      	ldrb	r2, [r7, #3]
 8004550:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	4611      	mov	r1, r2
 800455a:	4618      	mov	r0, r3
 800455c:	f003 fe8c 	bl	8008278 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3708      	adds	r7, #8
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b084      	sub	sp, #16
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
 800457a:	4608      	mov	r0, r1
 800457c:	4611      	mov	r1, r2
 800457e:	461a      	mov	r2, r3
 8004580:	4603      	mov	r3, r0
 8004582:	70fb      	strb	r3, [r7, #3]
 8004584:	460b      	mov	r3, r1
 8004586:	803b      	strh	r3, [r7, #0]
 8004588:	4613      	mov	r3, r2
 800458a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004590:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004594:	2b00      	cmp	r3, #0
 8004596:	da0f      	bge.n	80045b8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	f003 020f 	and.w	r2, r3, #15
 800459e:	4613      	mov	r3, r2
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4413      	add	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	3310      	adds	r3, #16
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	4413      	add	r3, r2
 80045ac:	3304      	adds	r3, #4
 80045ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2201      	movs	r2, #1
 80045b4:	705a      	strb	r2, [r3, #1]
 80045b6:	e00f      	b.n	80045d8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045b8:	78fb      	ldrb	r3, [r7, #3]
 80045ba:	f003 020f 	and.w	r2, r3, #15
 80045be:	4613      	mov	r3, r2
 80045c0:	00db      	lsls	r3, r3, #3
 80045c2:	4413      	add	r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	4413      	add	r3, r2
 80045ce:	3304      	adds	r3, #4
 80045d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80045d8:	78fb      	ldrb	r3, [r7, #3]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80045e4:	883b      	ldrh	r3, [r7, #0]
 80045e6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	78ba      	ldrb	r2, [r7, #2]
 80045f2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	785b      	ldrb	r3, [r3, #1]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d004      	beq.n	8004606 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	461a      	mov	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004606:	78bb      	ldrb	r3, [r7, #2]
 8004608:	2b02      	cmp	r3, #2
 800460a:	d102      	bne.n	8004612 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_PCD_EP_Open+0xae>
 800461c:	2302      	movs	r3, #2
 800461e:	e00e      	b.n	800463e <HAL_PCD_EP_Open+0xcc>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68f9      	ldr	r1, [r7, #12]
 800462e:	4618      	mov	r0, r3
 8004630:	f003 f80c 	bl	800764c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800463c:	7afb      	ldrb	r3, [r7, #11]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	460b      	mov	r3, r1
 8004650:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004652:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004656:	2b00      	cmp	r3, #0
 8004658:	da0f      	bge.n	800467a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800465a:	78fb      	ldrb	r3, [r7, #3]
 800465c:	f003 020f 	and.w	r2, r3, #15
 8004660:	4613      	mov	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	4413      	add	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	3310      	adds	r3, #16
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	4413      	add	r3, r2
 800466e:	3304      	adds	r3, #4
 8004670:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2201      	movs	r2, #1
 8004676:	705a      	strb	r2, [r3, #1]
 8004678:	e00f      	b.n	800469a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800467a:	78fb      	ldrb	r3, [r7, #3]
 800467c:	f003 020f 	and.w	r2, r3, #15
 8004680:	4613      	mov	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	4413      	add	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	4413      	add	r3, r2
 8004690:	3304      	adds	r3, #4
 8004692:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800469a:	78fb      	ldrb	r3, [r7, #3]
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_PCD_EP_Close+0x6e>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e00e      	b.n	80046d2 <HAL_PCD_EP_Close+0x8c>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68f9      	ldr	r1, [r7, #12]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f003 f84a 	bl	800775c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b086      	sub	sp, #24
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
 80046e6:	460b      	mov	r3, r1
 80046e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046ea:	7afb      	ldrb	r3, [r7, #11]
 80046ec:	f003 020f 	and.w	r2, r3, #15
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	4413      	add	r3, r2
 8004700:	3304      	adds	r3, #4
 8004702:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2200      	movs	r2, #0
 8004714:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2200      	movs	r2, #0
 800471a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800471c:	7afb      	ldrb	r3, [r7, #11]
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	b2da      	uxtb	r2, r3
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	799b      	ldrb	r3, [r3, #6]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d102      	bne.n	8004736 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	799b      	ldrb	r3, [r3, #6]
 800473e:	461a      	mov	r2, r3
 8004740:	6979      	ldr	r1, [r7, #20]
 8004742:	f003 f8e7 	bl	8007914 <USB_EPStartXfer>

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800475c:	78fb      	ldrb	r3, [r7, #3]
 800475e:	f003 020f 	and.w	r2, r3, #15
 8004762:	6879      	ldr	r1, [r7, #4]
 8004764:	4613      	mov	r3, r2
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	4413      	add	r3, r2
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004772:	681b      	ldr	r3, [r3, #0]
}
 8004774:	4618      	mov	r0, r3
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	607a      	str	r2, [r7, #4]
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	460b      	mov	r3, r1
 800478e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004790:	7afb      	ldrb	r3, [r7, #11]
 8004792:	f003 020f 	and.w	r2, r3, #15
 8004796:	4613      	mov	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	4413      	add	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	3310      	adds	r3, #16
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4413      	add	r3, r2
 80047a4:	3304      	adds	r3, #4
 80047a6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	2200      	movs	r2, #0
 80047b8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	2201      	movs	r2, #1
 80047be:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c0:	7afb      	ldrb	r3, [r7, #11]
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	799b      	ldrb	r3, [r3, #6]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d102      	bne.n	80047da <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6818      	ldr	r0, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	799b      	ldrb	r3, [r3, #6]
 80047e2:	461a      	mov	r2, r3
 80047e4:	6979      	ldr	r1, [r7, #20]
 80047e6:	f003 f895 	bl	8007914 <USB_EPStartXfer>

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3718      	adds	r7, #24
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004800:	78fb      	ldrb	r3, [r7, #3]
 8004802:	f003 030f 	and.w	r3, r3, #15
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	7912      	ldrb	r2, [r2, #4]
 800480a:	4293      	cmp	r3, r2
 800480c:	d901      	bls.n	8004812 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e04f      	b.n	80048b2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004812:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004816:	2b00      	cmp	r3, #0
 8004818:	da0f      	bge.n	800483a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800481a:	78fb      	ldrb	r3, [r7, #3]
 800481c:	f003 020f 	and.w	r2, r3, #15
 8004820:	4613      	mov	r3, r2
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4413      	add	r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	3310      	adds	r3, #16
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	4413      	add	r3, r2
 800482e:	3304      	adds	r3, #4
 8004830:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2201      	movs	r2, #1
 8004836:	705a      	strb	r2, [r3, #1]
 8004838:	e00d      	b.n	8004856 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800483a:	78fa      	ldrb	r2, [r7, #3]
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	4413      	add	r3, r2
 800484c:	3304      	adds	r3, #4
 800484e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2201      	movs	r2, #1
 800485a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	b2da      	uxtb	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800486e:	2b01      	cmp	r3, #1
 8004870:	d101      	bne.n	8004876 <HAL_PCD_EP_SetStall+0x82>
 8004872:	2302      	movs	r3, #2
 8004874:	e01d      	b.n	80048b2 <HAL_PCD_EP_SetStall+0xbe>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68f9      	ldr	r1, [r7, #12]
 8004884:	4618      	mov	r0, r3
 8004886:	f003 fc23 	bl	80080d0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800488a:	78fb      	ldrb	r3, [r7, #3]
 800488c:	f003 030f 	and.w	r3, r3, #15
 8004890:	2b00      	cmp	r3, #0
 8004892:	d109      	bne.n	80048a8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	7999      	ldrb	r1, [r3, #6]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048a2:	461a      	mov	r2, r3
 80048a4:	f003 fe14 	bl	80084d0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b084      	sub	sp, #16
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	460b      	mov	r3, r1
 80048c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	f003 030f 	and.w	r3, r3, #15
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	7912      	ldrb	r2, [r2, #4]
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d901      	bls.n	80048d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e042      	b.n	800495e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	da0f      	bge.n	8004900 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e0:	78fb      	ldrb	r3, [r7, #3]
 80048e2:	f003 020f 	and.w	r2, r3, #15
 80048e6:	4613      	mov	r3, r2
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	4413      	add	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	3310      	adds	r3, #16
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	4413      	add	r3, r2
 80048f4:	3304      	adds	r3, #4
 80048f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2201      	movs	r2, #1
 80048fc:	705a      	strb	r2, [r3, #1]
 80048fe:	e00f      	b.n	8004920 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004900:	78fb      	ldrb	r3, [r7, #3]
 8004902:	f003 020f 	and.w	r2, r3, #15
 8004906:	4613      	mov	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	4413      	add	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	4413      	add	r3, r2
 8004916:	3304      	adds	r3, #4
 8004918:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2200      	movs	r2, #0
 8004924:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004926:	78fb      	ldrb	r3, [r7, #3]
 8004928:	f003 030f 	and.w	r3, r3, #15
 800492c:	b2da      	uxtb	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_PCD_EP_ClrStall+0x86>
 800493c:	2302      	movs	r3, #2
 800493e:	e00e      	b.n	800495e <HAL_PCD_EP_ClrStall+0xa4>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68f9      	ldr	r1, [r7, #12]
 800494e:	4618      	mov	r0, r3
 8004950:	f003 fc2c 	bl	80081ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b084      	sub	sp, #16
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
 800496e:	460b      	mov	r3, r1
 8004970:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004972:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004976:	2b00      	cmp	r3, #0
 8004978:	da0c      	bge.n	8004994 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	f003 020f 	and.w	r2, r3, #15
 8004980:	4613      	mov	r3, r2
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	3310      	adds	r3, #16
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	4413      	add	r3, r2
 800498e:	3304      	adds	r3, #4
 8004990:	60fb      	str	r3, [r7, #12]
 8004992:	e00c      	b.n	80049ae <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004994:	78fb      	ldrb	r3, [r7, #3]
 8004996:	f003 020f 	and.w	r2, r3, #15
 800499a:	4613      	mov	r3, r2
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	4413      	add	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	4413      	add	r3, r2
 80049aa:	3304      	adds	r3, #4
 80049ac:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68f9      	ldr	r1, [r7, #12]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f003 fa4b 	bl	8007e50 <USB_EPStopXfer>
 80049ba:	4603      	mov	r3, r0
 80049bc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80049be:	7afb      	ldrb	r3, [r7, #11]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08a      	sub	sp, #40	@ 0x28
 80049cc:	af02      	add	r7, sp, #8
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80049dc:	683a      	ldr	r2, [r7, #0]
 80049de:	4613      	mov	r3, r2
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	3310      	adds	r3, #16
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	4413      	add	r3, r2
 80049ec:	3304      	adds	r3, #4
 80049ee:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	695a      	ldr	r2, [r3, #20]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d901      	bls.n	8004a00 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e06b      	b.n	8004ad8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	69fa      	ldr	r2, [r7, #28]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d902      	bls.n	8004a1c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	3303      	adds	r3, #3
 8004a20:	089b      	lsrs	r3, r3, #2
 8004a22:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a24:	e02a      	b.n	8004a7c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	69fa      	ldr	r2, [r7, #28]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d902      	bls.n	8004a42 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	3303      	adds	r3, #3
 8004a46:	089b      	lsrs	r3, r3, #2
 8004a48:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	68d9      	ldr	r1, [r3, #12]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	6978      	ldr	r0, [r7, #20]
 8004a60:	f003 faa0 	bl	8007fa4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	441a      	add	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	441a      	add	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	015a      	lsls	r2, r3, #5
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	4413      	add	r3, r2
 8004a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d809      	bhi.n	8004aa6 <PCD_WriteEmptyTxFifo+0xde>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	695a      	ldr	r2, [r3, #20]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d203      	bcs.n	8004aa6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1bf      	bne.n	8004a26 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	691a      	ldr	r2, [r3, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d811      	bhi.n	8004ad6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	2201      	movs	r2, #1
 8004aba:	fa02 f303 	lsl.w	r3, r2, r3
 8004abe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ac6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	43db      	mvns	r3, r3
 8004acc:	6939      	ldr	r1, [r7, #16]
 8004ace:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3720      	adds	r7, #32
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b088      	sub	sp, #32
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	333c      	adds	r3, #60	@ 0x3c
 8004af8:	3304      	adds	r3, #4
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	015a      	lsls	r2, r3, #5
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	4413      	add	r3, r2
 8004b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	799b      	ldrb	r3, [r3, #6]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d17b      	bne.n	8004c0e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d015      	beq.n	8004b4c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	4a61      	ldr	r2, [pc, #388]	@ (8004ca8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	f240 80b9 	bls.w	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f000 80b3 	beq.w	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b42:	461a      	mov	r2, r3
 8004b44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b48:	6093      	str	r3, [r2, #8]
 8004b4a:	e0a7      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f003 0320 	and.w	r3, r3, #32
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d009      	beq.n	8004b6a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	015a      	lsls	r2, r3, #5
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b62:	461a      	mov	r2, r3
 8004b64:	2320      	movs	r3, #32
 8004b66:	6093      	str	r3, [r2, #8]
 8004b68:	e098      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f040 8093 	bne.w	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	4a4b      	ldr	r2, [pc, #300]	@ (8004ca8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d90f      	bls.n	8004b9e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b94:	461a      	mov	r2, r3
 8004b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9a:	6093      	str	r3, [r2, #8]
 8004b9c:	e07e      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004b9e:	683a      	ldr	r2, [r7, #0]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	00db      	lsls	r3, r3, #3
 8004ba4:	4413      	add	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	4413      	add	r3, r2
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a1a      	ldr	r2, [r3, #32]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	0159      	lsls	r1, r3, #5
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	440b      	add	r3, r1
 8004bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bca:	1ad2      	subs	r2, r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d114      	bne.n	8004c00 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d109      	bne.n	8004bf2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6818      	ldr	r0, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004be8:	461a      	mov	r2, r3
 8004bea:	2101      	movs	r1, #1
 8004bec:	f003 fc70 	bl	80084d0 <USB_EP0_OutStart>
 8004bf0:	e006      	b.n	8004c00 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	441a      	add	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	4619      	mov	r1, r3
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f005 ff30 	bl	800aa6c <HAL_PCD_DataOutStageCallback>
 8004c0c:	e046      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	4a26      	ldr	r2, [pc, #152]	@ (8004cac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d124      	bne.n	8004c60 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c32:	6093      	str	r3, [r2, #8]
 8004c34:	e032      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	2320      	movs	r3, #32
 8004c50:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4619      	mov	r1, r3
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f005 ff07 	bl	800aa6c <HAL_PCD_DataOutStageCallback>
 8004c5e:	e01d      	b.n	8004c9c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d114      	bne.n	8004c90 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	4413      	add	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d108      	bne.n	8004c90 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c88:	461a      	mov	r2, r3
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	f003 fc20 	bl	80084d0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	4619      	mov	r1, r3
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f005 fee8 	bl	800aa6c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3720      	adds	r7, #32
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	4f54300a 	.word	0x4f54300a
 8004cac:	4f54310a 	.word	0x4f54310a

08004cb0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	333c      	adds	r3, #60	@ 0x3c
 8004cc8:	3304      	adds	r3, #4
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	015a      	lsls	r2, r3, #5
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4a15      	ldr	r2, [pc, #84]	@ (8004d38 <PCD_EP_OutSetupPacket_int+0x88>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d90e      	bls.n	8004d04 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d009      	beq.n	8004d04 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d02:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f005 fe9f 	bl	800aa48 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8004d38 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d90c      	bls.n	8004d2c <PCD_EP_OutSetupPacket_int+0x7c>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	799b      	ldrb	r3, [r3, #6]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d108      	bne.n	8004d2c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d24:	461a      	mov	r2, r3
 8004d26:	2101      	movs	r1, #1
 8004d28:	f003 fbd2 	bl	80084d0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	4f54300a 	.word	0x4f54300a

08004d3c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	460b      	mov	r3, r1
 8004d46:	70fb      	strb	r3, [r7, #3]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d107      	bne.n	8004d6a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004d5a:	883b      	ldrh	r3, [r7, #0]
 8004d5c:	0419      	lsls	r1, r3, #16
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d68:	e028      	b.n	8004dbc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	0c1b      	lsrs	r3, r3, #16
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	4413      	add	r3, r2
 8004d76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	73fb      	strb	r3, [r7, #15]
 8004d7c:	e00d      	b.n	8004d9a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	3340      	adds	r3, #64	@ 0x40
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	4413      	add	r3, r2
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	0c1b      	lsrs	r3, r3, #16
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	3301      	adds	r3, #1
 8004d98:	73fb      	strb	r3, [r7, #15]
 8004d9a:	7bfa      	ldrb	r2, [r7, #15]
 8004d9c:	78fb      	ldrb	r3, [r7, #3]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d3ec      	bcc.n	8004d7e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004da4:	883b      	ldrh	r3, [r7, #0]
 8004da6:	0418      	lsls	r0, r3, #16
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6819      	ldr	r1, [r3, #0]
 8004dac:	78fb      	ldrb	r3, [r7, #3]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	4302      	orrs	r2, r0
 8004db4:	3340      	adds	r3, #64	@ 0x40
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	887a      	ldrh	r2, [r7, #2]
 8004ddc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	460b      	mov	r3, r1
 8004df6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e267      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d075      	beq.n	8004f0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e22:	4b88      	ldr	r3, [pc, #544]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 030c 	and.w	r3, r3, #12
 8004e2a:	2b04      	cmp	r3, #4
 8004e2c:	d00c      	beq.n	8004e48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e2e:	4b85      	ldr	r3, [pc, #532]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e36:	2b08      	cmp	r3, #8
 8004e38:	d112      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e3a:	4b82      	ldr	r3, [pc, #520]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e46:	d10b      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e48:	4b7e      	ldr	r3, [pc, #504]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d05b      	beq.n	8004f0c <HAL_RCC_OscConfig+0x108>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d157      	bne.n	8004f0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e242      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e68:	d106      	bne.n	8004e78 <HAL_RCC_OscConfig+0x74>
 8004e6a:	4b76      	ldr	r3, [pc, #472]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a75      	ldr	r2, [pc, #468]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e74:	6013      	str	r3, [r2, #0]
 8004e76:	e01d      	b.n	8004eb4 <HAL_RCC_OscConfig+0xb0>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e80:	d10c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x98>
 8004e82:	4b70      	ldr	r3, [pc, #448]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a6f      	ldr	r2, [pc, #444]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	4b6d      	ldr	r3, [pc, #436]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a6c      	ldr	r2, [pc, #432]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	e00b      	b.n	8004eb4 <HAL_RCC_OscConfig+0xb0>
 8004e9c:	4b69      	ldr	r3, [pc, #420]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a68      	ldr	r2, [pc, #416]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004ea2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	4b66      	ldr	r3, [pc, #408]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a65      	ldr	r2, [pc, #404]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004eae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d013      	beq.n	8004ee4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebc:	f7fd fe94 	bl	8002be8 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ec4:	f7fd fe90 	bl	8002be8 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b64      	cmp	r3, #100	@ 0x64
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e207      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0f0      	beq.n	8004ec4 <HAL_RCC_OscConfig+0xc0>
 8004ee2:	e014      	b.n	8004f0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee4:	f7fd fe80 	bl	8002be8 <HAL_GetTick>
 8004ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eea:	e008      	b.n	8004efe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eec:	f7fd fe7c 	bl	8002be8 <HAL_GetTick>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	2b64      	cmp	r3, #100	@ 0x64
 8004ef8:	d901      	bls.n	8004efe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004efa:	2303      	movs	r3, #3
 8004efc:	e1f3      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004efe:	4b51      	ldr	r3, [pc, #324]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d1f0      	bne.n	8004eec <HAL_RCC_OscConfig+0xe8>
 8004f0a:	e000      	b.n	8004f0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d063      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f26:	4b47      	ldr	r3, [pc, #284]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f2e:	2b08      	cmp	r3, #8
 8004f30:	d11c      	bne.n	8004f6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f32:	4b44      	ldr	r3, [pc, #272]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d116      	bne.n	8004f6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f3e:	4b41      	ldr	r3, [pc, #260]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d005      	beq.n	8004f56 <HAL_RCC_OscConfig+0x152>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d001      	beq.n	8004f56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e1c7      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f56:	4b3b      	ldr	r3, [pc, #236]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4937      	ldr	r1, [pc, #220]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f6a:	e03a      	b.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d020      	beq.n	8004fb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f74:	4b34      	ldr	r3, [pc, #208]	@ (8005048 <HAL_RCC_OscConfig+0x244>)
 8004f76:	2201      	movs	r2, #1
 8004f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7a:	f7fd fe35 	bl	8002be8 <HAL_GetTick>
 8004f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f80:	e008      	b.n	8004f94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f82:	f7fd fe31 	bl	8002be8 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e1a8      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f94:	4b2b      	ldr	r3, [pc, #172]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0f0      	beq.n	8004f82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa0:	4b28      	ldr	r3, [pc, #160]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	4925      	ldr	r1, [pc, #148]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	600b      	str	r3, [r1, #0]
 8004fb4:	e015      	b.n	8004fe2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fb6:	4b24      	ldr	r3, [pc, #144]	@ (8005048 <HAL_RCC_OscConfig+0x244>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fbc:	f7fd fe14 	bl	8002be8 <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fc4:	f7fd fe10 	bl	8002be8 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e187      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1f0      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d036      	beq.n	800505c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d016      	beq.n	8005024 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ff6:	4b15      	ldr	r3, [pc, #84]	@ (800504c <HAL_RCC_OscConfig+0x248>)
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffc:	f7fd fdf4 	bl	8002be8 <HAL_GetTick>
 8005000:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005002:	e008      	b.n	8005016 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005004:	f7fd fdf0 	bl	8002be8 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b02      	cmp	r3, #2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e167      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005016:	4b0b      	ldr	r3, [pc, #44]	@ (8005044 <HAL_RCC_OscConfig+0x240>)
 8005018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0f0      	beq.n	8005004 <HAL_RCC_OscConfig+0x200>
 8005022:	e01b      	b.n	800505c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005024:	4b09      	ldr	r3, [pc, #36]	@ (800504c <HAL_RCC_OscConfig+0x248>)
 8005026:	2200      	movs	r2, #0
 8005028:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502a:	f7fd fddd 	bl	8002be8 <HAL_GetTick>
 800502e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005030:	e00e      	b.n	8005050 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005032:	f7fd fdd9 	bl	8002be8 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d907      	bls.n	8005050 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e150      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
 8005044:	40023800 	.word	0x40023800
 8005048:	42470000 	.word	0x42470000
 800504c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005050:	4b88      	ldr	r3, [pc, #544]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1ea      	bne.n	8005032 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 8097 	beq.w	8005198 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800506a:	2300      	movs	r3, #0
 800506c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800506e:	4b81      	ldr	r3, [pc, #516]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10f      	bne.n	800509a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800507a:	2300      	movs	r3, #0
 800507c:	60bb      	str	r3, [r7, #8]
 800507e:	4b7d      	ldr	r3, [pc, #500]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005082:	4a7c      	ldr	r2, [pc, #496]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005084:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005088:	6413      	str	r3, [r2, #64]	@ 0x40
 800508a:	4b7a      	ldr	r3, [pc, #488]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005092:	60bb      	str	r3, [r7, #8]
 8005094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005096:	2301      	movs	r3, #1
 8005098:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800509a:	4b77      	ldr	r3, [pc, #476]	@ (8005278 <HAL_RCC_OscConfig+0x474>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d118      	bne.n	80050d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050a6:	4b74      	ldr	r3, [pc, #464]	@ (8005278 <HAL_RCC_OscConfig+0x474>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a73      	ldr	r2, [pc, #460]	@ (8005278 <HAL_RCC_OscConfig+0x474>)
 80050ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050b2:	f7fd fd99 	bl	8002be8 <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ba:	f7fd fd95 	bl	8002be8 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e10c      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050cc:	4b6a      	ldr	r3, [pc, #424]	@ (8005278 <HAL_RCC_OscConfig+0x474>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d106      	bne.n	80050ee <HAL_RCC_OscConfig+0x2ea>
 80050e0:	4b64      	ldr	r3, [pc, #400]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80050e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e4:	4a63      	ldr	r2, [pc, #396]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80050e6:	f043 0301 	orr.w	r3, r3, #1
 80050ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ec:	e01c      	b.n	8005128 <HAL_RCC_OscConfig+0x324>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	2b05      	cmp	r3, #5
 80050f4:	d10c      	bne.n	8005110 <HAL_RCC_OscConfig+0x30c>
 80050f6:	4b5f      	ldr	r3, [pc, #380]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fa:	4a5e      	ldr	r2, [pc, #376]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80050fc:	f043 0304 	orr.w	r3, r3, #4
 8005100:	6713      	str	r3, [r2, #112]	@ 0x70
 8005102:	4b5c      	ldr	r3, [pc, #368]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005106:	4a5b      	ldr	r2, [pc, #364]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005108:	f043 0301 	orr.w	r3, r3, #1
 800510c:	6713      	str	r3, [r2, #112]	@ 0x70
 800510e:	e00b      	b.n	8005128 <HAL_RCC_OscConfig+0x324>
 8005110:	4b58      	ldr	r3, [pc, #352]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005114:	4a57      	ldr	r2, [pc, #348]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005116:	f023 0301 	bic.w	r3, r3, #1
 800511a:	6713      	str	r3, [r2, #112]	@ 0x70
 800511c:	4b55      	ldr	r3, [pc, #340]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800511e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005120:	4a54      	ldr	r2, [pc, #336]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005122:	f023 0304 	bic.w	r3, r3, #4
 8005126:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d015      	beq.n	800515c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005130:	f7fd fd5a 	bl	8002be8 <HAL_GetTick>
 8005134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005136:	e00a      	b.n	800514e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005138:	f7fd fd56 	bl	8002be8 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005146:	4293      	cmp	r3, r2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e0cb      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800514e:	4b49      	ldr	r3, [pc, #292]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0ee      	beq.n	8005138 <HAL_RCC_OscConfig+0x334>
 800515a:	e014      	b.n	8005186 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800515c:	f7fd fd44 	bl	8002be8 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005162:	e00a      	b.n	800517a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005164:	f7fd fd40 	bl	8002be8 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005172:	4293      	cmp	r3, r2
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e0b5      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800517a:	4b3e      	ldr	r3, [pc, #248]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800517c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1ee      	bne.n	8005164 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005186:	7dfb      	ldrb	r3, [r7, #23]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d105      	bne.n	8005198 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800518c:	4b39      	ldr	r3, [pc, #228]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800518e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005190:	4a38      	ldr	r2, [pc, #224]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005196:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 80a1 	beq.w	80052e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051a2:	4b34      	ldr	r3, [pc, #208]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	f003 030c 	and.w	r3, r3, #12
 80051aa:	2b08      	cmp	r3, #8
 80051ac:	d05c      	beq.n	8005268 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d141      	bne.n	800523a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b6:	4b31      	ldr	r3, [pc, #196]	@ (800527c <HAL_RCC_OscConfig+0x478>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051bc:	f7fd fd14 	bl	8002be8 <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c4:	f7fd fd10 	bl	8002be8 <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e087      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d6:	4b27      	ldr	r3, [pc, #156]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f0      	bne.n	80051c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	69da      	ldr	r2, [r3, #28]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	019b      	lsls	r3, r3, #6
 80051f2:	431a      	orrs	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f8:	085b      	lsrs	r3, r3, #1
 80051fa:	3b01      	subs	r3, #1
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	061b      	lsls	r3, r3, #24
 8005206:	491b      	ldr	r1, [pc, #108]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 8005208:	4313      	orrs	r3, r2
 800520a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800520c:	4b1b      	ldr	r3, [pc, #108]	@ (800527c <HAL_RCC_OscConfig+0x478>)
 800520e:	2201      	movs	r2, #1
 8005210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7fd fce9 	bl	8002be8 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800521a:	f7fd fce5 	bl	8002be8 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e05c      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800522c:	4b11      	ldr	r3, [pc, #68]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0f0      	beq.n	800521a <HAL_RCC_OscConfig+0x416>
 8005238:	e054      	b.n	80052e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800523a:	4b10      	ldr	r3, [pc, #64]	@ (800527c <HAL_RCC_OscConfig+0x478>)
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005240:	f7fd fcd2 	bl	8002be8 <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005248:	f7fd fcce 	bl	8002be8 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e045      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800525a:	4b06      	ldr	r3, [pc, #24]	@ (8005274 <HAL_RCC_OscConfig+0x470>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <HAL_RCC_OscConfig+0x444>
 8005266:	e03d      	b.n	80052e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d107      	bne.n	8005280 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e038      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
 8005274:	40023800 	.word	0x40023800
 8005278:	40007000 	.word	0x40007000
 800527c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005280:	4b1b      	ldr	r3, [pc, #108]	@ (80052f0 <HAL_RCC_OscConfig+0x4ec>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d028      	beq.n	80052e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005298:	429a      	cmp	r2, r3
 800529a:	d121      	bne.n	80052e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d11a      	bne.n	80052e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052b0:	4013      	ands	r3, r2
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d111      	bne.n	80052e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c6:	085b      	lsrs	r3, r3, #1
 80052c8:	3b01      	subs	r3, #1
 80052ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d107      	bne.n	80052e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052dc:	429a      	cmp	r2, r3
 80052de:	d001      	beq.n	80052e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e000      	b.n	80052e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3718      	adds	r7, #24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40023800 	.word	0x40023800

080052f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e0cc      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005308:	4b68      	ldr	r3, [pc, #416]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0307 	and.w	r3, r3, #7
 8005310:	683a      	ldr	r2, [r7, #0]
 8005312:	429a      	cmp	r2, r3
 8005314:	d90c      	bls.n	8005330 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005316:	4b65      	ldr	r3, [pc, #404]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800531e:	4b63      	ldr	r3, [pc, #396]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0307 	and.w	r3, r3, #7
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d001      	beq.n	8005330 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e0b8      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d020      	beq.n	800537e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0304 	and.w	r3, r3, #4
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005348:	4b59      	ldr	r3, [pc, #356]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	4a58      	ldr	r2, [pc, #352]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 800534e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005352:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b00      	cmp	r3, #0
 800535e:	d005      	beq.n	800536c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005360:	4b53      	ldr	r3, [pc, #332]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	4a52      	ldr	r2, [pc, #328]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005366:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800536a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800536c:	4b50      	ldr	r3, [pc, #320]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	494d      	ldr	r1, [pc, #308]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	4313      	orrs	r3, r2
 800537c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	2b00      	cmp	r3, #0
 8005388:	d044      	beq.n	8005414 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d107      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005392:	4b47      	ldr	r3, [pc, #284]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d119      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e07f      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d003      	beq.n	80053b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d107      	bne.n	80053c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053b2:	4b3f      	ldr	r3, [pc, #252]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d109      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e06f      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053c2:	4b3b      	ldr	r3, [pc, #236]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e067      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053d2:	4b37      	ldr	r3, [pc, #220]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f023 0203 	bic.w	r2, r3, #3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	4934      	ldr	r1, [pc, #208]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053e4:	f7fd fc00 	bl	8002be8 <HAL_GetTick>
 80053e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ea:	e00a      	b.n	8005402 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053ec:	f7fd fbfc 	bl	8002be8 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e04f      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005402:	4b2b      	ldr	r3, [pc, #172]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 020c 	and.w	r2, r3, #12
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	429a      	cmp	r2, r3
 8005412:	d1eb      	bne.n	80053ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005414:	4b25      	ldr	r3, [pc, #148]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	683a      	ldr	r2, [r7, #0]
 800541e:	429a      	cmp	r2, r3
 8005420:	d20c      	bcs.n	800543c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005422:	4b22      	ldr	r3, [pc, #136]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	b2d2      	uxtb	r2, r2
 8005428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800542a:	4b20      	ldr	r3, [pc, #128]	@ (80054ac <HAL_RCC_ClockConfig+0x1b8>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	429a      	cmp	r2, r3
 8005436:	d001      	beq.n	800543c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e032      	b.n	80054a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0304 	and.w	r3, r3, #4
 8005444:	2b00      	cmp	r3, #0
 8005446:	d008      	beq.n	800545a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005448:	4b19      	ldr	r3, [pc, #100]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	4916      	ldr	r1, [pc, #88]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005456:	4313      	orrs	r3, r2
 8005458:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d009      	beq.n	800547a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005466:	4b12      	ldr	r3, [pc, #72]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	490e      	ldr	r1, [pc, #56]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005476:	4313      	orrs	r3, r2
 8005478:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800547a:	f000 f821 	bl	80054c0 <HAL_RCC_GetSysClockFreq>
 800547e:	4602      	mov	r2, r0
 8005480:	4b0b      	ldr	r3, [pc, #44]	@ (80054b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	091b      	lsrs	r3, r3, #4
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	490a      	ldr	r1, [pc, #40]	@ (80054b4 <HAL_RCC_ClockConfig+0x1c0>)
 800548c:	5ccb      	ldrb	r3, [r1, r3]
 800548e:	fa22 f303 	lsr.w	r3, r2, r3
 8005492:	4a09      	ldr	r2, [pc, #36]	@ (80054b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005496:	4b09      	ldr	r3, [pc, #36]	@ (80054bc <HAL_RCC_ClockConfig+0x1c8>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4618      	mov	r0, r3
 800549c:	f7fd fb60 	bl	8002b60 <HAL_InitTick>

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	40023c00 	.word	0x40023c00
 80054b0:	40023800 	.word	0x40023800
 80054b4:	0800f38c 	.word	0x0800f38c
 80054b8:	20000010 	.word	0x20000010
 80054bc:	20000014 	.word	0x20000014

080054c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c4:	b094      	sub	sp, #80	@ 0x50
 80054c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054c8:	2300      	movs	r3, #0
 80054ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80054d0:	2300      	movs	r3, #0
 80054d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054d8:	4b79      	ldr	r3, [pc, #484]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f003 030c 	and.w	r3, r3, #12
 80054e0:	2b08      	cmp	r3, #8
 80054e2:	d00d      	beq.n	8005500 <HAL_RCC_GetSysClockFreq+0x40>
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	f200 80e1 	bhi.w	80056ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_RCC_GetSysClockFreq+0x34>
 80054ee:	2b04      	cmp	r3, #4
 80054f0:	d003      	beq.n	80054fa <HAL_RCC_GetSysClockFreq+0x3a>
 80054f2:	e0db      	b.n	80056ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054f4:	4b73      	ldr	r3, [pc, #460]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80054f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054f8:	e0db      	b.n	80056b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054fa:	4b72      	ldr	r3, [pc, #456]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80054fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054fe:	e0d8      	b.n	80056b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005500:	4b6f      	ldr	r3, [pc, #444]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005508:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800550a:	4b6d      	ldr	r3, [pc, #436]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d063      	beq.n	80055de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005516:	4b6a      	ldr	r3, [pc, #424]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	099b      	lsrs	r3, r3, #6
 800551c:	2200      	movs	r2, #0
 800551e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005520:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005528:	633b      	str	r3, [r7, #48]	@ 0x30
 800552a:	2300      	movs	r3, #0
 800552c:	637b      	str	r3, [r7, #52]	@ 0x34
 800552e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005532:	4622      	mov	r2, r4
 8005534:	462b      	mov	r3, r5
 8005536:	f04f 0000 	mov.w	r0, #0
 800553a:	f04f 0100 	mov.w	r1, #0
 800553e:	0159      	lsls	r1, r3, #5
 8005540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005544:	0150      	lsls	r0, r2, #5
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	4621      	mov	r1, r4
 800554c:	1a51      	subs	r1, r2, r1
 800554e:	6139      	str	r1, [r7, #16]
 8005550:	4629      	mov	r1, r5
 8005552:	eb63 0301 	sbc.w	r3, r3, r1
 8005556:	617b      	str	r3, [r7, #20]
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005564:	4659      	mov	r1, fp
 8005566:	018b      	lsls	r3, r1, #6
 8005568:	4651      	mov	r1, sl
 800556a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800556e:	4651      	mov	r1, sl
 8005570:	018a      	lsls	r2, r1, #6
 8005572:	4651      	mov	r1, sl
 8005574:	ebb2 0801 	subs.w	r8, r2, r1
 8005578:	4659      	mov	r1, fp
 800557a:	eb63 0901 	sbc.w	r9, r3, r1
 800557e:	f04f 0200 	mov.w	r2, #0
 8005582:	f04f 0300 	mov.w	r3, #0
 8005586:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800558a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800558e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005592:	4690      	mov	r8, r2
 8005594:	4699      	mov	r9, r3
 8005596:	4623      	mov	r3, r4
 8005598:	eb18 0303 	adds.w	r3, r8, r3
 800559c:	60bb      	str	r3, [r7, #8]
 800559e:	462b      	mov	r3, r5
 80055a0:	eb49 0303 	adc.w	r3, r9, r3
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	f04f 0200 	mov.w	r2, #0
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055b2:	4629      	mov	r1, r5
 80055b4:	028b      	lsls	r3, r1, #10
 80055b6:	4621      	mov	r1, r4
 80055b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055bc:	4621      	mov	r1, r4
 80055be:	028a      	lsls	r2, r1, #10
 80055c0:	4610      	mov	r0, r2
 80055c2:	4619      	mov	r1, r3
 80055c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055c6:	2200      	movs	r2, #0
 80055c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80055d0:	f7fb fb3a 	bl	8000c48 <__aeabi_uldivmod>
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	4613      	mov	r3, r2
 80055da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055dc:	e058      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055de:	4b38      	ldr	r3, [pc, #224]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	099b      	lsrs	r3, r3, #6
 80055e4:	2200      	movs	r2, #0
 80055e6:	4618      	mov	r0, r3
 80055e8:	4611      	mov	r1, r2
 80055ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055ee:	623b      	str	r3, [r7, #32]
 80055f0:	2300      	movs	r3, #0
 80055f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055f8:	4642      	mov	r2, r8
 80055fa:	464b      	mov	r3, r9
 80055fc:	f04f 0000 	mov.w	r0, #0
 8005600:	f04f 0100 	mov.w	r1, #0
 8005604:	0159      	lsls	r1, r3, #5
 8005606:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800560a:	0150      	lsls	r0, r2, #5
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4641      	mov	r1, r8
 8005612:	ebb2 0a01 	subs.w	sl, r2, r1
 8005616:	4649      	mov	r1, r9
 8005618:	eb63 0b01 	sbc.w	fp, r3, r1
 800561c:	f04f 0200 	mov.w	r2, #0
 8005620:	f04f 0300 	mov.w	r3, #0
 8005624:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005628:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800562c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005630:	ebb2 040a 	subs.w	r4, r2, sl
 8005634:	eb63 050b 	sbc.w	r5, r3, fp
 8005638:	f04f 0200 	mov.w	r2, #0
 800563c:	f04f 0300 	mov.w	r3, #0
 8005640:	00eb      	lsls	r3, r5, #3
 8005642:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005646:	00e2      	lsls	r2, r4, #3
 8005648:	4614      	mov	r4, r2
 800564a:	461d      	mov	r5, r3
 800564c:	4643      	mov	r3, r8
 800564e:	18e3      	adds	r3, r4, r3
 8005650:	603b      	str	r3, [r7, #0]
 8005652:	464b      	mov	r3, r9
 8005654:	eb45 0303 	adc.w	r3, r5, r3
 8005658:	607b      	str	r3, [r7, #4]
 800565a:	f04f 0200 	mov.w	r2, #0
 800565e:	f04f 0300 	mov.w	r3, #0
 8005662:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005666:	4629      	mov	r1, r5
 8005668:	028b      	lsls	r3, r1, #10
 800566a:	4621      	mov	r1, r4
 800566c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005670:	4621      	mov	r1, r4
 8005672:	028a      	lsls	r2, r1, #10
 8005674:	4610      	mov	r0, r2
 8005676:	4619      	mov	r1, r3
 8005678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800567a:	2200      	movs	r2, #0
 800567c:	61bb      	str	r3, [r7, #24]
 800567e:	61fa      	str	r2, [r7, #28]
 8005680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005684:	f7fb fae0 	bl	8000c48 <__aeabi_uldivmod>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4613      	mov	r3, r2
 800568e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005690:	4b0b      	ldr	r3, [pc, #44]	@ (80056c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	0c1b      	lsrs	r3, r3, #16
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	3301      	adds	r3, #1
 800569c:	005b      	lsls	r3, r3, #1
 800569e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80056a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056aa:	e002      	b.n	80056b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056ac:	4b05      	ldr	r3, [pc, #20]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80056ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3750      	adds	r7, #80	@ 0x50
 80056b8:	46bd      	mov	sp, r7
 80056ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056be:	bf00      	nop
 80056c0:	40023800 	.word	0x40023800
 80056c4:	00f42400 	.word	0x00f42400

080056c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056cc:	4b03      	ldr	r3, [pc, #12]	@ (80056dc <HAL_RCC_GetHCLKFreq+0x14>)
 80056ce:	681b      	ldr	r3, [r3, #0]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	20000010 	.word	0x20000010

080056e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e07b      	b.n	80057ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d108      	bne.n	800570c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005702:	d009      	beq.n	8005718 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	61da      	str	r2, [r3, #28]
 800570a:	e005      	b.n	8005718 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005724:	b2db      	uxtb	r3, r3
 8005726:	2b00      	cmp	r3, #0
 8005728:	d106      	bne.n	8005738 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7fc ff7c 	bl	8002630 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2202      	movs	r2, #2
 800573c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800574e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005760:	431a      	orrs	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	431a      	orrs	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005788:	431a      	orrs	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579c:	ea42 0103 	orr.w	r1, r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	430a      	orrs	r2, r1
 80057ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	0c1b      	lsrs	r3, r3, #16
 80057b6:	f003 0104 	and.w	r1, r3, #4
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057be:	f003 0210 	and.w	r2, r3, #16
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	69da      	ldr	r2, [r3, #28]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b088      	sub	sp, #32
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	60f8      	str	r0, [r7, #12]
 80057fa:	60b9      	str	r1, [r7, #8]
 80057fc:	603b      	str	r3, [r7, #0]
 80057fe:	4613      	mov	r3, r2
 8005800:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005802:	f7fd f9f1 	bl	8002be8 <HAL_GetTick>
 8005806:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005808:	88fb      	ldrh	r3, [r7, #6]
 800580a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b01      	cmp	r3, #1
 8005816:	d001      	beq.n	800581c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005818:	2302      	movs	r3, #2
 800581a:	e12a      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <HAL_SPI_Transmit+0x36>
 8005822:	88fb      	ldrh	r3, [r7, #6]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d101      	bne.n	800582c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e122      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005832:	2b01      	cmp	r3, #1
 8005834:	d101      	bne.n	800583a <HAL_SPI_Transmit+0x48>
 8005836:	2302      	movs	r3, #2
 8005838:	e11b      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2201      	movs	r2, #1
 800583e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2203      	movs	r2, #3
 8005846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	88fa      	ldrh	r2, [r7, #6]
 800585a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005888:	d10f      	bne.n	80058aa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005898:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b4:	2b40      	cmp	r3, #64	@ 0x40
 80058b6:	d007      	beq.n	80058c8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d0:	d152      	bne.n	8005978 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_SPI_Transmit+0xee>
 80058da:	8b7b      	ldrh	r3, [r7, #26]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d145      	bne.n	800596c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e4:	881a      	ldrh	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f0:	1c9a      	adds	r2, r3, #2
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005904:	e032      	b.n	800596c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b02      	cmp	r3, #2
 8005912:	d112      	bne.n	800593a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005918:	881a      	ldrh	r2, [r3, #0]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005924:	1c9a      	adds	r2, r3, #2
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800592e:	b29b      	uxth	r3, r3
 8005930:	3b01      	subs	r3, #1
 8005932:	b29a      	uxth	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005938:	e018      	b.n	800596c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800593a:	f7fd f955 	bl	8002be8 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	683a      	ldr	r2, [r7, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d803      	bhi.n	8005952 <HAL_SPI_Transmit+0x160>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005950:	d102      	bne.n	8005958 <HAL_SPI_Transmit+0x166>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d109      	bne.n	800596c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e082      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005970:	b29b      	uxth	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1c7      	bne.n	8005906 <HAL_SPI_Transmit+0x114>
 8005976:	e053      	b.n	8005a20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_SPI_Transmit+0x194>
 8005980:	8b7b      	ldrh	r3, [r7, #26]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d147      	bne.n	8005a16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	330c      	adds	r3, #12
 8005990:	7812      	ldrb	r2, [r2, #0]
 8005992:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005998:	1c5a      	adds	r2, r3, #1
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	3b01      	subs	r3, #1
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80059ac:	e033      	b.n	8005a16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f003 0302 	and.w	r3, r3, #2
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d113      	bne.n	80059e4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	330c      	adds	r3, #12
 80059c6:	7812      	ldrb	r2, [r2, #0]
 80059c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059d8:	b29b      	uxth	r3, r3
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80059e2:	e018      	b.n	8005a16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059e4:	f7fd f900 	bl	8002be8 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	683a      	ldr	r2, [r7, #0]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d803      	bhi.n	80059fc <HAL_SPI_Transmit+0x20a>
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fa:	d102      	bne.n	8005a02 <HAL_SPI_Transmit+0x210>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d109      	bne.n	8005a16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e02d      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1c6      	bne.n	80059ae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a20:	69fa      	ldr	r2, [r7, #28]
 8005a22:	6839      	ldr	r1, [r7, #0]
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 fdd1 	bl	80065cc <SPI_EndRxTxTransaction>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10a      	bne.n	8005a54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a3e:	2300      	movs	r3, #0
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	617b      	str	r3, [r7, #20]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005a70:	2300      	movs	r3, #0
  }
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3720      	adds	r7, #32
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b08a      	sub	sp, #40	@ 0x28
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a8c:	f7fd f8ac 	bl	8002be8 <HAL_GetTick>
 8005a90:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a98:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005aa0:	887b      	ldrh	r3, [r7, #2]
 8005aa2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005aa4:	7ffb      	ldrb	r3, [r7, #31]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d00c      	beq.n	8005ac4 <HAL_SPI_TransmitReceive+0x4a>
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ab0:	d106      	bne.n	8005ac0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d102      	bne.n	8005ac0 <HAL_SPI_TransmitReceive+0x46>
 8005aba:	7ffb      	ldrb	r3, [r7, #31]
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	d001      	beq.n	8005ac4 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e17f      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d005      	beq.n	8005ad6 <HAL_SPI_TransmitReceive+0x5c>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_SPI_TransmitReceive+0x5c>
 8005ad0:	887b      	ldrh	r3, [r7, #2]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e174      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_SPI_TransmitReceive+0x6e>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e16d      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b04      	cmp	r3, #4
 8005afa:	d003      	beq.n	8005b04 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2205      	movs	r2, #5
 8005b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	887a      	ldrh	r2, [r7, #2]
 8005b1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	887a      	ldrh	r2, [r7, #2]
 8005b26:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	887a      	ldrh	r2, [r7, #2]
 8005b2c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b44:	2b40      	cmp	r3, #64	@ 0x40
 8005b46:	d007      	beq.n	8005b58 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b60:	d17e      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <HAL_SPI_TransmitReceive+0xf6>
 8005b6a:	8afb      	ldrh	r3, [r7, #22]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d16c      	bne.n	8005c4a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b74:	881a      	ldrh	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b80:	1c9a      	adds	r2, r3, #2
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b29a      	uxth	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b94:	e059      	b.n	8005c4a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d11b      	bne.n	8005bdc <HAL_SPI_TransmitReceive+0x162>
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d016      	beq.n	8005bdc <HAL_SPI_TransmitReceive+0x162>
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d113      	bne.n	8005bdc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb8:	881a      	ldrh	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc4:	1c9a      	adds	r2, r3, #2
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d119      	bne.n	8005c1e <HAL_SPI_TransmitReceive+0x1a4>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d014      	beq.n	8005c1e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfe:	b292      	uxth	r2, r2
 8005c00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c06:	1c9a      	adds	r2, r3, #2
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c1e:	f7fc ffe3 	bl	8002be8 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d80d      	bhi.n	8005c4a <HAL_SPI_TransmitReceive+0x1d0>
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c34:	d009      	beq.n	8005c4a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e0bc      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1a0      	bne.n	8005b96 <HAL_SPI_TransmitReceive+0x11c>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d19b      	bne.n	8005b96 <HAL_SPI_TransmitReceive+0x11c>
 8005c5e:	e082      	b.n	8005d66 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d002      	beq.n	8005c6e <HAL_SPI_TransmitReceive+0x1f4>
 8005c68:	8afb      	ldrh	r3, [r7, #22]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d171      	bne.n	8005d52 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	330c      	adds	r3, #12
 8005c78:	7812      	ldrb	r2, [r2, #0]
 8005c7a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c94:	e05d      	b.n	8005d52 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0302 	and.w	r3, r3, #2
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d11c      	bne.n	8005cde <HAL_SPI_TransmitReceive+0x264>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d017      	beq.n	8005cde <HAL_SPI_TransmitReceive+0x264>
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d114      	bne.n	8005cde <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	330c      	adds	r3, #12
 8005cbe:	7812      	ldrb	r2, [r2, #0]
 8005cc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc6:	1c5a      	adds	r2, r3, #1
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d119      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x2a6>
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d014      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d20:	f7fc ff62 	bl	8002be8 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d803      	bhi.n	8005d38 <HAL_SPI_TransmitReceive+0x2be>
 8005d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d36:	d102      	bne.n	8005d3e <HAL_SPI_TransmitReceive+0x2c4>
 8005d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d109      	bne.n	8005d52 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e038      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d19c      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x21c>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d197      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d66:	6a3a      	ldr	r2, [r7, #32]
 8005d68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 fc2e 	bl	80065cc <SPI_EndRxTxTransaction>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d008      	beq.n	8005d88 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e01d      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10a      	bne.n	8005da6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d90:	2300      	movs	r3, #0
 8005d92:	613b      	str	r3, [r7, #16]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	613b      	str	r3, [r7, #16]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	613b      	str	r3, [r7, #16]
 8005da4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e000      	b.n	8005dc4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
  }
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3728      	adds	r7, #40	@ 0x28
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005de0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d00c      	beq.n	8005e08 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005df4:	d106      	bne.n	8005e04 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d102      	bne.n	8005e04 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005dfe:	7dfb      	ldrb	r3, [r7, #23]
 8005e00:	2b04      	cmp	r3, #4
 8005e02:	d001      	beq.n	8005e08 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8005e04:	2302      	movs	r3, #2
 8005e06:	e0cf      	b.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d005      	beq.n	8005e1a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d002      	beq.n	8005e1a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005e14:	887b      	ldrh	r3, [r7, #2]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e0c4      	b.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d101      	bne.n	8005e2c <HAL_SPI_TransmitReceive_DMA+0x60>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	e0bd      	b.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b04      	cmp	r3, #4
 8005e3e:	d003      	beq.n	8005e48 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2205      	movs	r2, #5
 8005e44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	887a      	ldrh	r2, [r7, #2]
 8005e58:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	887a      	ldrh	r2, [r7, #2]
 8005e5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	687a      	ldr	r2, [r7, #4]
 8005e64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	887a      	ldrh	r2, [r7, #2]
 8005e6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	887a      	ldrh	r2, [r7, #2]
 8005e70:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b04      	cmp	r3, #4
 8005e88:	d108      	bne.n	8005e9c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e8e:	4a48      	ldr	r2, [pc, #288]	@ (8005fb0 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005e90:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e96:	4a47      	ldr	r2, [pc, #284]	@ (8005fb4 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005e98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e9a:	e007      	b.n	8005eac <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ea0:	4a45      	ldr	r2, [pc, #276]	@ (8005fb8 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005ea2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ea8:	4a44      	ldr	r2, [pc, #272]	@ (8005fbc <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005eaa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb0:	4a43      	ldr	r2, [pc, #268]	@ (8005fc0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005eb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005eb8:	2200      	movs	r2, #0
 8005eba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	330c      	adds	r3, #12
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ecc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ed2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ed4:	f7fd f878 	bl	8002fc8 <HAL_DMA_Start_IT>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00b      	beq.n	8005ef6 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee2:	f043 0210 	orr.w	r2, r3, #16
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e058      	b.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f042 0201 	orr.w	r2, r2, #1
 8005f04:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f12:	2200      	movs	r2, #0
 8005f14:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f22:	2200      	movs	r2, #0
 8005f24:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f2e:	4619      	mov	r1, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	330c      	adds	r3, #12
 8005f36:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f3c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005f3e:	f7fd f843 	bl	8002fc8 <HAL_DMA_Start_IT>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00b      	beq.n	8005f60 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4c:	f043 0210 	orr.w	r2, r3, #16
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e023      	b.n	8005fa8 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f6a:	2b40      	cmp	r3, #64	@ 0x40
 8005f6c:	d007      	beq.n	8005f7e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f7c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0220 	orr.w	r2, r2, #32
 8005f94:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0202 	orr.w	r2, r2, #2
 8005fa4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3718      	adds	r7, #24
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}
 8005fb0:	08006351 	.word	0x08006351
 8005fb4:	08006219 	.word	0x08006219
 8005fb8:	0800636d 	.word	0x0800636d
 8005fbc:	080062c1 	.word	0x080062c1
 8005fc0:	08006389 	.word	0x08006389

08005fc4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b088      	sub	sp, #32
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10e      	bne.n	8006004 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d009      	beq.n	8006004 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d004      	beq.n	8006004 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	4798      	blx	r3
    return;
 8006002:	e0ce      	b.n	80061a2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d009      	beq.n	8006022 <HAL_SPI_IRQHandler+0x5e>
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006014:	2b00      	cmp	r3, #0
 8006016:	d004      	beq.n	8006022 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	4798      	blx	r3
    return;
 8006020:	e0bf      	b.n	80061a2 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	f003 0320 	and.w	r3, r3, #32
 8006028:	2b00      	cmp	r3, #0
 800602a:	d10a      	bne.n	8006042 <HAL_SPI_IRQHandler+0x7e>
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d105      	bne.n	8006042 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 80b0 	beq.w	80061a2 <HAL_SPI_IRQHandler+0x1de>
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	f003 0320 	and.w	r3, r3, #32
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 80aa 	beq.w	80061a2 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006054:	2b00      	cmp	r3, #0
 8006056:	d023      	beq.n	80060a0 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b03      	cmp	r3, #3
 8006062:	d011      	beq.n	8006088 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006068:	f043 0204 	orr.w	r2, r3, #4
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006070:	2300      	movs	r3, #0
 8006072:	617b      	str	r3, [r7, #20]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	e00b      	b.n	80060a0 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006088:	2300      	movs	r3, #0
 800608a:	613b      	str	r3, [r7, #16]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	613b      	str	r3, [r7, #16]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	613b      	str	r3, [r7, #16]
 800609c:	693b      	ldr	r3, [r7, #16]
        return;
 800609e:	e080      	b.n	80061a2 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	f003 0320 	and.w	r3, r3, #32
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d014      	beq.n	80060d4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ae:	f043 0201 	orr.w	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80060b6:	2300      	movs	r3, #0
 80060b8:	60fb      	str	r3, [r7, #12]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	60fb      	str	r3, [r7, #12]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00c      	beq.n	80060f8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e2:	f043 0208 	orr.w	r2, r3, #8
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80060ea:	2300      	movs	r3, #0
 80060ec:	60bb      	str	r3, [r7, #8]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	60bb      	str	r3, [r7, #8]
 80060f6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d04f      	beq.n	80061a0 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800610e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d104      	bne.n	800612c <HAL_SPI_IRQHandler+0x168>
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	2b00      	cmp	r3, #0
 800612a:	d034      	beq.n	8006196 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 0203 	bic.w	r2, r2, #3
 800613a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006140:	2b00      	cmp	r3, #0
 8006142:	d011      	beq.n	8006168 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006148:	4a17      	ldr	r2, [pc, #92]	@ (80061a8 <HAL_SPI_IRQHandler+0x1e4>)
 800614a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006150:	4618      	mov	r0, r3
 8006152:	f7fc ff91 	bl	8003078 <HAL_DMA_Abort_IT>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d005      	beq.n	8006168 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006160:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800616c:	2b00      	cmp	r3, #0
 800616e:	d016      	beq.n	800619e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006174:	4a0c      	ldr	r2, [pc, #48]	@ (80061a8 <HAL_SPI_IRQHandler+0x1e4>)
 8006176:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800617c:	4618      	mov	r0, r3
 800617e:	f7fc ff7b 	bl	8003078 <HAL_DMA_Abort_IT>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006194:	e003      	b.n	800619e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f826 	bl	80061e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800619c:	e000      	b.n	80061a0 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800619e:	bf00      	nop
    return;
 80061a0:	bf00      	nop
  }
}
 80061a2:	3720      	adds	r7, #32
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	080063c9 	.word	0x080063c9

080061ac <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80061b4:	bf00      	nop
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b083      	sub	sp, #12
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800620a:	b2db      	uxtb	r3, r3
}
 800620c:	4618      	mov	r0, r3
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006226:	f7fc fcdf 	bl	8002be8 <HAL_GetTick>
 800622a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800623a:	d03b      	beq.n	80062b4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 0220 	bic.w	r2, r2, #32
 800624a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10d      	bne.n	8006270 <SPI_DMAReceiveCplt+0x58>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800625c:	d108      	bne.n	8006270 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0203 	bic.w	r2, r2, #3
 800626c:	605a      	str	r2, [r3, #4]
 800626e:	e007      	b.n	8006280 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 0201 	bic.w	r2, r2, #1
 800627e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	2164      	movs	r1, #100	@ 0x64
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 f93b 	bl	8006500 <SPI_EndRxTransaction>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d002      	beq.n	8006296 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2220      	movs	r2, #32
 8006294:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d003      	beq.n	80062b4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f7ff ff9b 	bl	80061e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80062b2:	e002      	b.n	80062ba <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f7ff ff79 	bl	80061ac <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062cc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062ce:	f7fc fc8b 	bl	8002be8 <HAL_GetTick>
 80062d2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062e2:	d02f      	beq.n	8006344 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f022 0220 	bic.w	r2, r2, #32
 80062f2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	2164      	movs	r1, #100	@ 0x64
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f000 f967 	bl	80065cc <SPI_EndRxTxTransaction>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d005      	beq.n	8006310 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006308:	f043 0220 	orr.w	r2, r3, #32
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0203 	bic.w	r2, r2, #3
 800631e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800633c:	68f8      	ldr	r0, [r7, #12]
 800633e:	f7ff ff53 	bl	80061e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006342:	e002      	b.n	800634a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f7fb fd33 	bl	8001db0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800635c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f7ff ff2e 	bl	80061c0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006364:	bf00      	nop
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006378:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f7ff ff2a 	bl	80061d4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006380:	bf00      	nop
 8006382:	3710      	adds	r7, #16
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006394:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0203 	bic.w	r2, r2, #3
 80063a4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063aa:	f043 0210 	orr.w	r2, r3, #16
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80063ba:	68f8      	ldr	r0, [r7, #12]
 80063bc:	f7ff ff14 	bl	80061e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063c0:	bf00      	nop
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f7ff ff00 	bl	80061e8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063e8:	bf00      	nop
 80063ea:	3710      	adds	r7, #16
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b088      	sub	sp, #32
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	4613      	mov	r3, r2
 80063fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006400:	f7fc fbf2 	bl	8002be8 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006408:	1a9b      	subs	r3, r3, r2
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	4413      	add	r3, r2
 800640e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006410:	f7fc fbea 	bl	8002be8 <HAL_GetTick>
 8006414:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006416:	4b39      	ldr	r3, [pc, #228]	@ (80064fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	015b      	lsls	r3, r3, #5
 800641c:	0d1b      	lsrs	r3, r3, #20
 800641e:	69fa      	ldr	r2, [r7, #28]
 8006420:	fb02 f303 	mul.w	r3, r2, r3
 8006424:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006426:	e054      	b.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800642e:	d050      	beq.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006430:	f7fc fbda 	bl	8002be8 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	69fa      	ldr	r2, [r7, #28]
 800643c:	429a      	cmp	r2, r3
 800643e:	d902      	bls.n	8006446 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d13d      	bne.n	80064c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006454:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800645e:	d111      	bne.n	8006484 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006468:	d004      	beq.n	8006474 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006472:	d107      	bne.n	8006484 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006482:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800648c:	d10f      	bne.n	80064ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800649c:	601a      	str	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e017      	b.n	80064f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689a      	ldr	r2, [r3, #8]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	4013      	ands	r3, r2
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	429a      	cmp	r2, r3
 80064e0:	bf0c      	ite	eq
 80064e2:	2301      	moveq	r3, #1
 80064e4:	2300      	movne	r3, #0
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	461a      	mov	r2, r3
 80064ea:	79fb      	ldrb	r3, [r7, #7]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d19b      	bne.n	8006428 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3720      	adds	r7, #32
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	20000010 	.word	0x20000010

08006500 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af02      	add	r7, sp, #8
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006514:	d111      	bne.n	800653a <SPI_EndRxTransaction+0x3a>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800651e:	d004      	beq.n	800652a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006528:	d107      	bne.n	800653a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006538:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006542:	d12a      	bne.n	800659a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800654c:	d012      	beq.n	8006574 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	2200      	movs	r2, #0
 8006556:	2180      	movs	r1, #128	@ 0x80
 8006558:	68f8      	ldr	r0, [r7, #12]
 800655a:	f7ff ff49 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d02d      	beq.n	80065c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006568:	f043 0220 	orr.w	r2, r3, #32
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e026      	b.n	80065c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	2200      	movs	r2, #0
 800657c:	2101      	movs	r1, #1
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7ff ff36 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d01a      	beq.n	80065c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658e:	f043 0220 	orr.w	r2, r3, #32
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e013      	b.n	80065c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2200      	movs	r2, #0
 80065a2:	2101      	movs	r1, #1
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f7ff ff23 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d007      	beq.n	80065c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b4:	f043 0220 	orr.w	r2, r3, #32
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e000      	b.n	80065c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}
	...

080065cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af02      	add	r7, sp, #8
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	2201      	movs	r2, #1
 80065e0:	2102      	movs	r1, #2
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f7ff ff04 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d007      	beq.n	80065fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f2:	f043 0220 	orr.w	r2, r3, #32
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e032      	b.n	8006664 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065fe:	4b1b      	ldr	r3, [pc, #108]	@ (800666c <SPI_EndRxTxTransaction+0xa0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a1b      	ldr	r2, [pc, #108]	@ (8006670 <SPI_EndRxTxTransaction+0xa4>)
 8006604:	fba2 2303 	umull	r2, r3, r2, r3
 8006608:	0d5b      	lsrs	r3, r3, #21
 800660a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800660e:	fb02 f303 	mul.w	r3, r2, r3
 8006612:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800661c:	d112      	bne.n	8006644 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2200      	movs	r2, #0
 8006626:	2180      	movs	r1, #128	@ 0x80
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f7ff fee1 	bl	80063f0 <SPI_WaitFlagStateUntilTimeout>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d016      	beq.n	8006662 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006638:	f043 0220 	orr.w	r2, r3, #32
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e00f      	b.n	8006664 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00a      	beq.n	8006660 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	3b01      	subs	r3, #1
 800664e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800665a:	2b80      	cmp	r3, #128	@ 0x80
 800665c:	d0f2      	beq.n	8006644 <SPI_EndRxTxTransaction+0x78>
 800665e:	e000      	b.n	8006662 <SPI_EndRxTxTransaction+0x96>
        break;
 8006660:	bf00      	nop
  }

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20000010 	.word	0x20000010
 8006670:	165e9f81 	.word	0x165e9f81

08006674 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d101      	bne.n	8006686 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e041      	b.n	800670a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800668c:	b2db      	uxtb	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d106      	bne.n	80066a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f7fc f87e 	bl	800279c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2202      	movs	r2, #2
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	3304      	adds	r3, #4
 80066b0:	4619      	mov	r1, r3
 80066b2:	4610      	mov	r0, r2
 80066b4:	f000 fa7e 	bl	8006bb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b01      	cmp	r3, #1
 8006726:	d001      	beq.n	800672c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e04e      	b.n	80067ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2202      	movs	r2, #2
 8006730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0201 	orr.w	r2, r2, #1
 8006742:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a23      	ldr	r2, [pc, #140]	@ (80067d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d022      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006756:	d01d      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a1f      	ldr	r2, [pc, #124]	@ (80067dc <HAL_TIM_Base_Start_IT+0xc8>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d018      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a1e      	ldr	r2, [pc, #120]	@ (80067e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d013      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a1c      	ldr	r2, [pc, #112]	@ (80067e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00e      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a1b      	ldr	r2, [pc, #108]	@ (80067e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d009      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a19      	ldr	r2, [pc, #100]	@ (80067ec <HAL_TIM_Base_Start_IT+0xd8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d004      	beq.n	8006794 <HAL_TIM_Base_Start_IT+0x80>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a18      	ldr	r2, [pc, #96]	@ (80067f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d111      	bne.n	80067b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	f003 0307 	and.w	r3, r3, #7
 800679e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2b06      	cmp	r3, #6
 80067a4:	d010      	beq.n	80067c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f042 0201 	orr.w	r2, r2, #1
 80067b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b6:	e007      	b.n	80067c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f042 0201 	orr.w	r2, r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	40010000 	.word	0x40010000
 80067dc:	40000400 	.word	0x40000400
 80067e0:	40000800 	.word	0x40000800
 80067e4:	40000c00 	.word	0x40000c00
 80067e8:	40010400 	.word	0x40010400
 80067ec:	40014000 	.word	0x40014000
 80067f0:	40001800 	.word	0x40001800

080067f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	f003 0302 	and.w	r3, r3, #2
 8006812:	2b00      	cmp	r3, #0
 8006814:	d020      	beq.n	8006858 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f003 0302 	and.w	r3, r3, #2
 800681c:	2b00      	cmp	r3, #0
 800681e:	d01b      	beq.n	8006858 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f06f 0202 	mvn.w	r2, #2
 8006828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	699b      	ldr	r3, [r3, #24]
 8006836:	f003 0303 	and.w	r3, r3, #3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f999 	bl	8006b76 <HAL_TIM_IC_CaptureCallback>
 8006844:	e005      	b.n	8006852 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f98b 	bl	8006b62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f99c 	bl	8006b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f003 0304 	and.w	r3, r3, #4
 800685e:	2b00      	cmp	r3, #0
 8006860:	d020      	beq.n	80068a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	2b00      	cmp	r3, #0
 800686a:	d01b      	beq.n	80068a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0204 	mvn.w	r2, #4
 8006874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2202      	movs	r2, #2
 800687a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006886:	2b00      	cmp	r3, #0
 8006888:	d003      	beq.n	8006892 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f973 	bl	8006b76 <HAL_TIM_IC_CaptureCallback>
 8006890:	e005      	b.n	800689e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 f965 	bl	8006b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 f976 	bl	8006b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d020      	beq.n	80068f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f003 0308 	and.w	r3, r3, #8
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01b      	beq.n	80068f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f06f 0208 	mvn.w	r2, #8
 80068c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2204      	movs	r2, #4
 80068c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	f003 0303 	and.w	r3, r3, #3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f94d 	bl	8006b76 <HAL_TIM_IC_CaptureCallback>
 80068dc:	e005      	b.n	80068ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f93f 	bl	8006b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f950 	bl	8006b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	f003 0310 	and.w	r3, r3, #16
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d020      	beq.n	800693c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f003 0310 	and.w	r3, r3, #16
 8006900:	2b00      	cmp	r3, #0
 8006902:	d01b      	beq.n	800693c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f06f 0210 	mvn.w	r2, #16
 800690c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2208      	movs	r2, #8
 8006912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f927 	bl	8006b76 <HAL_TIM_IC_CaptureCallback>
 8006928:	e005      	b.n	8006936 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f919 	bl	8006b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f92a 	bl	8006b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f003 0301 	and.w	r3, r3, #1
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00c      	beq.n	8006960 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	2b00      	cmp	r3, #0
 800694e:	d007      	beq.n	8006960 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f06f 0201 	mvn.w	r2, #1
 8006958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7fb fa48 	bl	8001df0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00c      	beq.n	8006984 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006970:	2b00      	cmp	r3, #0
 8006972:	d007      	beq.n	8006984 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800697c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fae4 	bl	8006f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00c      	beq.n	80069a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006994:	2b00      	cmp	r3, #0
 8006996:	d007      	beq.n	80069a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f8fb 	bl	8006b9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f003 0320 	and.w	r3, r3, #32
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00c      	beq.n	80069cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d007      	beq.n	80069cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0220 	mvn.w	r2, #32
 80069c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fab6 	bl	8006f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069cc:	bf00      	nop
 80069ce:	3710      	adds	r7, #16
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_TIM_ConfigClockSource+0x1c>
 80069ec:	2302      	movs	r3, #2
 80069ee:	e0b4      	b.n	8006b5a <HAL_TIM_ConfigClockSource+0x186>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a28:	d03e      	beq.n	8006aa8 <HAL_TIM_ConfigClockSource+0xd4>
 8006a2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a2e:	f200 8087 	bhi.w	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a36:	f000 8086 	beq.w	8006b46 <HAL_TIM_ConfigClockSource+0x172>
 8006a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a3e:	d87f      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a40:	2b70      	cmp	r3, #112	@ 0x70
 8006a42:	d01a      	beq.n	8006a7a <HAL_TIM_ConfigClockSource+0xa6>
 8006a44:	2b70      	cmp	r3, #112	@ 0x70
 8006a46:	d87b      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a48:	2b60      	cmp	r3, #96	@ 0x60
 8006a4a:	d050      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0x11a>
 8006a4c:	2b60      	cmp	r3, #96	@ 0x60
 8006a4e:	d877      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a50:	2b50      	cmp	r3, #80	@ 0x50
 8006a52:	d03c      	beq.n	8006ace <HAL_TIM_ConfigClockSource+0xfa>
 8006a54:	2b50      	cmp	r3, #80	@ 0x50
 8006a56:	d873      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a58:	2b40      	cmp	r3, #64	@ 0x40
 8006a5a:	d058      	beq.n	8006b0e <HAL_TIM_ConfigClockSource+0x13a>
 8006a5c:	2b40      	cmp	r3, #64	@ 0x40
 8006a5e:	d86f      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a60:	2b30      	cmp	r3, #48	@ 0x30
 8006a62:	d064      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x15a>
 8006a64:	2b30      	cmp	r3, #48	@ 0x30
 8006a66:	d86b      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a68:	2b20      	cmp	r3, #32
 8006a6a:	d060      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x15a>
 8006a6c:	2b20      	cmp	r3, #32
 8006a6e:	d867      	bhi.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d05c      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x15a>
 8006a74:	2b10      	cmp	r3, #16
 8006a76:	d05a      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x15a>
 8006a78:	e062      	b.n	8006b40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a8a:	f000 f9b9 	bl	8006e00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68ba      	ldr	r2, [r7, #8]
 8006aa4:	609a      	str	r2, [r3, #8]
      break;
 8006aa6:	e04f      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ab8:	f000 f9a2 	bl	8006e00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689a      	ldr	r2, [r3, #8]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006aca:	609a      	str	r2, [r3, #8]
      break;
 8006acc:	e03c      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ada:	461a      	mov	r2, r3
 8006adc:	f000 f916 	bl	8006d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2150      	movs	r1, #80	@ 0x50
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 f96f 	bl	8006dca <TIM_ITRx_SetConfig>
      break;
 8006aec:	e02c      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006afa:	461a      	mov	r2, r3
 8006afc:	f000 f935 	bl	8006d6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2160      	movs	r1, #96	@ 0x60
 8006b06:	4618      	mov	r0, r3
 8006b08:	f000 f95f 	bl	8006dca <TIM_ITRx_SetConfig>
      break;
 8006b0c:	e01c      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	f000 f8f6 	bl	8006d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2140      	movs	r1, #64	@ 0x40
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 f94f 	bl	8006dca <TIM_ITRx_SetConfig>
      break;
 8006b2c:	e00c      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4619      	mov	r1, r3
 8006b38:	4610      	mov	r0, r2
 8006b3a:	f000 f946 	bl	8006dca <TIM_ITRx_SetConfig>
      break;
 8006b3e:	e003      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	73fb      	strb	r3, [r7, #15]
      break;
 8006b44:	e000      	b.n	8006b48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b6a:	bf00      	nop
 8006b6c:	370c      	adds	r7, #12
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr

08006b76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr

08006b8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b083      	sub	sp, #12
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b083      	sub	sp, #12
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ba6:	bf00      	nop
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
	...

08006bb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a46      	ldr	r2, [pc, #280]	@ (8006ce0 <TIM_Base_SetConfig+0x12c>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d013      	beq.n	8006bf4 <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd2:	d00f      	beq.n	8006bf4 <TIM_Base_SetConfig+0x40>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a43      	ldr	r2, [pc, #268]	@ (8006ce4 <TIM_Base_SetConfig+0x130>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00b      	beq.n	8006bf4 <TIM_Base_SetConfig+0x40>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a42      	ldr	r2, [pc, #264]	@ (8006ce8 <TIM_Base_SetConfig+0x134>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d007      	beq.n	8006bf4 <TIM_Base_SetConfig+0x40>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a41      	ldr	r2, [pc, #260]	@ (8006cec <TIM_Base_SetConfig+0x138>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d003      	beq.n	8006bf4 <TIM_Base_SetConfig+0x40>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a40      	ldr	r2, [pc, #256]	@ (8006cf0 <TIM_Base_SetConfig+0x13c>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d108      	bne.n	8006c06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a35      	ldr	r2, [pc, #212]	@ (8006ce0 <TIM_Base_SetConfig+0x12c>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d02b      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c14:	d027      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a32      	ldr	r2, [pc, #200]	@ (8006ce4 <TIM_Base_SetConfig+0x130>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d023      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a31      	ldr	r2, [pc, #196]	@ (8006ce8 <TIM_Base_SetConfig+0x134>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d01f      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a30      	ldr	r2, [pc, #192]	@ (8006cec <TIM_Base_SetConfig+0x138>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d01b      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a2f      	ldr	r2, [pc, #188]	@ (8006cf0 <TIM_Base_SetConfig+0x13c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d017      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a2e      	ldr	r2, [pc, #184]	@ (8006cf4 <TIM_Base_SetConfig+0x140>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d013      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a2d      	ldr	r2, [pc, #180]	@ (8006cf8 <TIM_Base_SetConfig+0x144>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d00f      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a2c      	ldr	r2, [pc, #176]	@ (8006cfc <TIM_Base_SetConfig+0x148>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d00b      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a2b      	ldr	r2, [pc, #172]	@ (8006d00 <TIM_Base_SetConfig+0x14c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d007      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a2a      	ldr	r2, [pc, #168]	@ (8006d04 <TIM_Base_SetConfig+0x150>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d003      	beq.n	8006c66 <TIM_Base_SetConfig+0xb2>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a29      	ldr	r2, [pc, #164]	@ (8006d08 <TIM_Base_SetConfig+0x154>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d108      	bne.n	8006c78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	695b      	ldr	r3, [r3, #20]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	689a      	ldr	r2, [r3, #8]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a10      	ldr	r2, [pc, #64]	@ (8006ce0 <TIM_Base_SetConfig+0x12c>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d003      	beq.n	8006cac <TIM_Base_SetConfig+0xf8>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4a12      	ldr	r2, [pc, #72]	@ (8006cf0 <TIM_Base_SetConfig+0x13c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d103      	bne.n	8006cb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	691a      	ldr	r2, [r3, #16]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d105      	bne.n	8006cd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	691b      	ldr	r3, [r3, #16]
 8006cca:	f023 0201 	bic.w	r2, r3, #1
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	611a      	str	r2, [r3, #16]
  }
}
 8006cd2:	bf00      	nop
 8006cd4:	3714      	adds	r7, #20
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	40010000 	.word	0x40010000
 8006ce4:	40000400 	.word	0x40000400
 8006ce8:	40000800 	.word	0x40000800
 8006cec:	40000c00 	.word	0x40000c00
 8006cf0:	40010400 	.word	0x40010400
 8006cf4:	40014000 	.word	0x40014000
 8006cf8:	40014400 	.word	0x40014400
 8006cfc:	40014800 	.word	0x40014800
 8006d00:	40001800 	.word	0x40001800
 8006d04:	40001c00 	.word	0x40001c00
 8006d08:	40002000 	.word	0x40002000

08006d0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b087      	sub	sp, #28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6a1b      	ldr	r3, [r3, #32]
 8006d1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	f023 0201 	bic.w	r2, r3, #1
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	f023 030a 	bic.w	r3, r3, #10
 8006d48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b087      	sub	sp, #28
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	60f8      	str	r0, [r7, #12]
 8006d72:	60b9      	str	r1, [r7, #8]
 8006d74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	f023 0210 	bic.w	r2, r3, #16
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	031b      	lsls	r3, r3, #12
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006da6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	011b      	lsls	r3, r3, #4
 8006dac:	697a      	ldr	r2, [r7, #20]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	621a      	str	r2, [r3, #32]
}
 8006dbe:	bf00      	nop
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b085      	sub	sp, #20
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
 8006dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f043 0307 	orr.w	r3, r3, #7
 8006dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	609a      	str	r2, [r3, #8]
}
 8006df4:	bf00      	nop
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b087      	sub	sp, #28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
 8006e0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	021a      	lsls	r2, r3, #8
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	431a      	orrs	r2, r3
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	609a      	str	r2, [r3, #8]
}
 8006e34:	bf00      	nop
 8006e36:	371c      	adds	r7, #28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e54:	2302      	movs	r3, #2
 8006e56:	e05a      	b.n	8006f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a21      	ldr	r2, [pc, #132]	@ (8006f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d022      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ea4:	d01d      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8006f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d018      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8006f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d013      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d00e      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a18      	ldr	r2, [pc, #96]	@ (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d009      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a17      	ldr	r2, [pc, #92]	@ (8006f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d004      	beq.n	8006ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a15      	ldr	r2, [pc, #84]	@ (8006f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d10c      	bne.n	8006efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3714      	adds	r7, #20
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	40010000 	.word	0x40010000
 8006f20:	40000400 	.word	0x40000400
 8006f24:	40000800 	.word	0x40000800
 8006f28:	40000c00 	.word	0x40000c00
 8006f2c:	40010400 	.word	0x40010400
 8006f30:	40014000 	.word	0x40014000
 8006f34:	40001800 	.word	0x40001800

08006f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f54:	bf00      	nop
 8006f56:	370c      	adds	r7, #12
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr

08006f60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f60:	b084      	sub	sp, #16
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	f107 001c 	add.w	r0, r7, #28
 8006f6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f72:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d123      	bne.n	8006fc2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f7e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006f8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006fa2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d105      	bne.n	8006fb6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f001 fae8 	bl	800858c <USB_CoreReset>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	73fb      	strb	r3, [r7, #15]
 8006fc0:	e01b      	b.n	8006ffa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f001 fadc 	bl	800858c <USB_CoreReset>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006fd8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d106      	bne.n	8006fee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	639a      	str	r2, [r3, #56]	@ 0x38
 8006fec:	e005      	b.n	8006ffa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ffa:	7fbb      	ldrb	r3, [r7, #30]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d10b      	bne.n	8007018 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	f043 0206 	orr.w	r2, r3, #6
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f043 0220 	orr.w	r2, r3, #32
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007018:	7bfb      	ldrb	r3, [r7, #15]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007024:	b004      	add	sp, #16
 8007026:	4770      	bx	lr

08007028 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007036:	79fb      	ldrb	r3, [r7, #7]
 8007038:	2b02      	cmp	r3, #2
 800703a:	d165      	bne.n	8007108 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4a41      	ldr	r2, [pc, #260]	@ (8007144 <USB_SetTurnaroundTime+0x11c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d906      	bls.n	8007052 <USB_SetTurnaroundTime+0x2a>
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	4a40      	ldr	r2, [pc, #256]	@ (8007148 <USB_SetTurnaroundTime+0x120>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d202      	bcs.n	8007052 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800704c:	230f      	movs	r3, #15
 800704e:	617b      	str	r3, [r7, #20]
 8007050:	e062      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	4a3c      	ldr	r2, [pc, #240]	@ (8007148 <USB_SetTurnaroundTime+0x120>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d306      	bcc.n	8007068 <USB_SetTurnaroundTime+0x40>
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	4a3b      	ldr	r2, [pc, #236]	@ (800714c <USB_SetTurnaroundTime+0x124>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d202      	bcs.n	8007068 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007062:	230e      	movs	r3, #14
 8007064:	617b      	str	r3, [r7, #20]
 8007066:	e057      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	4a38      	ldr	r2, [pc, #224]	@ (800714c <USB_SetTurnaroundTime+0x124>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d306      	bcc.n	800707e <USB_SetTurnaroundTime+0x56>
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	4a37      	ldr	r2, [pc, #220]	@ (8007150 <USB_SetTurnaroundTime+0x128>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d202      	bcs.n	800707e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007078:	230d      	movs	r3, #13
 800707a:	617b      	str	r3, [r7, #20]
 800707c:	e04c      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	4a33      	ldr	r2, [pc, #204]	@ (8007150 <USB_SetTurnaroundTime+0x128>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d306      	bcc.n	8007094 <USB_SetTurnaroundTime+0x6c>
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	4a32      	ldr	r2, [pc, #200]	@ (8007154 <USB_SetTurnaroundTime+0x12c>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d802      	bhi.n	8007094 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800708e:	230c      	movs	r3, #12
 8007090:	617b      	str	r3, [r7, #20]
 8007092:	e041      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	4a2f      	ldr	r2, [pc, #188]	@ (8007154 <USB_SetTurnaroundTime+0x12c>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d906      	bls.n	80070aa <USB_SetTurnaroundTime+0x82>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	4a2e      	ldr	r2, [pc, #184]	@ (8007158 <USB_SetTurnaroundTime+0x130>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d802      	bhi.n	80070aa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80070a4:	230b      	movs	r3, #11
 80070a6:	617b      	str	r3, [r7, #20]
 80070a8:	e036      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007158 <USB_SetTurnaroundTime+0x130>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d906      	bls.n	80070c0 <USB_SetTurnaroundTime+0x98>
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	4a29      	ldr	r2, [pc, #164]	@ (800715c <USB_SetTurnaroundTime+0x134>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d802      	bhi.n	80070c0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80070ba:	230a      	movs	r3, #10
 80070bc:	617b      	str	r3, [r7, #20]
 80070be:	e02b      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	4a26      	ldr	r2, [pc, #152]	@ (800715c <USB_SetTurnaroundTime+0x134>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d906      	bls.n	80070d6 <USB_SetTurnaroundTime+0xae>
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	4a25      	ldr	r2, [pc, #148]	@ (8007160 <USB_SetTurnaroundTime+0x138>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d202      	bcs.n	80070d6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80070d0:	2309      	movs	r3, #9
 80070d2:	617b      	str	r3, [r7, #20]
 80070d4:	e020      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	4a21      	ldr	r2, [pc, #132]	@ (8007160 <USB_SetTurnaroundTime+0x138>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d306      	bcc.n	80070ec <USB_SetTurnaroundTime+0xc4>
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	4a20      	ldr	r2, [pc, #128]	@ (8007164 <USB_SetTurnaroundTime+0x13c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d802      	bhi.n	80070ec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80070e6:	2308      	movs	r3, #8
 80070e8:	617b      	str	r3, [r7, #20]
 80070ea:	e015      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	4a1d      	ldr	r2, [pc, #116]	@ (8007164 <USB_SetTurnaroundTime+0x13c>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d906      	bls.n	8007102 <USB_SetTurnaroundTime+0xda>
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	4a1c      	ldr	r2, [pc, #112]	@ (8007168 <USB_SetTurnaroundTime+0x140>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d202      	bcs.n	8007102 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80070fc:	2307      	movs	r3, #7
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	e00a      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007102:	2306      	movs	r3, #6
 8007104:	617b      	str	r3, [r7, #20]
 8007106:	e007      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007108:	79fb      	ldrb	r3, [r7, #7]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d102      	bne.n	8007114 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800710e:	2309      	movs	r3, #9
 8007110:	617b      	str	r3, [r7, #20]
 8007112:	e001      	b.n	8007118 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007114:	2309      	movs	r3, #9
 8007116:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	68da      	ldr	r2, [r3, #12]
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	029b      	lsls	r3, r3, #10
 800712c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007130:	431a      	orrs	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	371c      	adds	r7, #28
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr
 8007144:	00d8acbf 	.word	0x00d8acbf
 8007148:	00e4e1c0 	.word	0x00e4e1c0
 800714c:	00f42400 	.word	0x00f42400
 8007150:	01067380 	.word	0x01067380
 8007154:	011a499f 	.word	0x011a499f
 8007158:	01312cff 	.word	0x01312cff
 800715c:	014ca43f 	.word	0x014ca43f
 8007160:	016e3600 	.word	0x016e3600
 8007164:	01a6ab1f 	.word	0x01a6ab1f
 8007168:	01e84800 	.word	0x01e84800

0800716c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f043 0201 	orr.w	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	370c      	adds	r7, #12
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr

0800718e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800718e:	b480      	push	{r7}
 8007190:	b083      	sub	sp, #12
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f023 0201 	bic.w	r2, r3, #1
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	460b      	mov	r3, r1
 80071ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071bc:	2300      	movs	r3, #0
 80071be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071cc:	78fb      	ldrb	r3, [r7, #3]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d115      	bne.n	80071fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071de:	200a      	movs	r0, #10
 80071e0:	f7fb fd0e 	bl	8002c00 <HAL_Delay>
      ms += 10U;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	330a      	adds	r3, #10
 80071e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f001 f93f 	bl	800846e <USB_GetMode>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d01e      	beq.n	8007234 <USB_SetCurrentMode+0x84>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80071fa:	d9f0      	bls.n	80071de <USB_SetCurrentMode+0x2e>
 80071fc:	e01a      	b.n	8007234 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d115      	bne.n	8007230 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007210:	200a      	movs	r0, #10
 8007212:	f7fb fcf5 	bl	8002c00 <HAL_Delay>
      ms += 10U;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	330a      	adds	r3, #10
 800721a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800721c:	6878      	ldr	r0, [r7, #4]
 800721e:	f001 f926 	bl	800846e <USB_GetMode>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <USB_SetCurrentMode+0x84>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2bc7      	cmp	r3, #199	@ 0xc7
 800722c:	d9f0      	bls.n	8007210 <USB_SetCurrentMode+0x60>
 800722e:	e001      	b.n	8007234 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e005      	b.n	8007240 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2bc8      	cmp	r3, #200	@ 0xc8
 8007238:	d101      	bne.n	800723e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007248:	b084      	sub	sp, #16
 800724a:	b580      	push	{r7, lr}
 800724c:	b086      	sub	sp, #24
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007256:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800725a:	2300      	movs	r3, #0
 800725c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007262:	2300      	movs	r3, #0
 8007264:	613b      	str	r3, [r7, #16]
 8007266:	e009      	b.n	800727c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	3340      	adds	r3, #64	@ 0x40
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4413      	add	r3, r2
 8007272:	2200      	movs	r2, #0
 8007274:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	3301      	adds	r3, #1
 800727a:	613b      	str	r3, [r7, #16]
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	2b0e      	cmp	r3, #14
 8007280:	d9f2      	bls.n	8007268 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007282:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007286:	2b00      	cmp	r3, #0
 8007288:	d11c      	bne.n	80072c4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007298:	f043 0302 	orr.w	r3, r3, #2
 800729c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80072c2:	e00b      	b.n	80072dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072e2:	461a      	mov	r2, r3
 80072e4:	2300      	movs	r3, #0
 80072e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d10d      	bne.n	800730c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80072f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80072f8:	2100      	movs	r1, #0
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 f968 	bl	80075d0 <USB_SetDevSpeed>
 8007300:	e008      	b.n	8007314 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007302:	2101      	movs	r1, #1
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 f963 	bl	80075d0 <USB_SetDevSpeed>
 800730a:	e003      	b.n	8007314 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800730c:	2103      	movs	r1, #3
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f95e 	bl	80075d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007314:	2110      	movs	r1, #16
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f8fa 	bl	8007510 <USB_FlushTxFifo>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f924 	bl	8007574 <USB_FlushRxFifo>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800733c:	461a      	mov	r2, r3
 800733e:	2300      	movs	r3, #0
 8007340:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007348:	461a      	mov	r2, r3
 800734a:	2300      	movs	r3, #0
 800734c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007354:	461a      	mov	r2, r3
 8007356:	2300      	movs	r3, #0
 8007358:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800735a:	2300      	movs	r3, #0
 800735c:	613b      	str	r3, [r7, #16]
 800735e:	e043      	b.n	80073e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	4413      	add	r3, r2
 8007368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007372:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007376:	d118      	bne.n	80073aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10a      	bne.n	8007394 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	015a      	lsls	r2, r3, #5
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	4413      	add	r3, r2
 8007386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738a:	461a      	mov	r2, r3
 800738c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	e013      	b.n	80073bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	4413      	add	r3, r2
 800739c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073a0:	461a      	mov	r2, r3
 80073a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	e008      	b.n	80073bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b6:	461a      	mov	r2, r3
 80073b8:	2300      	movs	r3, #0
 80073ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	015a      	lsls	r2, r3, #5
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	4413      	add	r3, r2
 80073c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073c8:	461a      	mov	r2, r3
 80073ca:	2300      	movs	r3, #0
 80073cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	015a      	lsls	r2, r3, #5
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	4413      	add	r3, r2
 80073d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073da:	461a      	mov	r2, r3
 80073dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80073e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	3301      	adds	r3, #1
 80073e6:	613b      	str	r3, [r7, #16]
 80073e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80073ec:	461a      	mov	r2, r3
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d3b5      	bcc.n	8007360 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073f4:	2300      	movs	r3, #0
 80073f6:	613b      	str	r3, [r7, #16]
 80073f8:	e043      	b.n	8007482 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	4413      	add	r3, r2
 8007402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800740c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007410:	d118      	bne.n	8007444 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10a      	bne.n	800742e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	015a      	lsls	r2, r3, #5
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4413      	add	r3, r2
 8007420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007424:	461a      	mov	r2, r3
 8007426:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800742a:	6013      	str	r3, [r2, #0]
 800742c:	e013      	b.n	8007456 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4413      	add	r3, r2
 8007436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800743a:	461a      	mov	r2, r3
 800743c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007440:	6013      	str	r3, [r2, #0]
 8007442:	e008      	b.n	8007456 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	015a      	lsls	r2, r3, #5
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	4413      	add	r3, r2
 800744c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007450:	461a      	mov	r2, r3
 8007452:	2300      	movs	r3, #0
 8007454:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	015a      	lsls	r2, r3, #5
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	4413      	add	r3, r2
 800745e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007462:	461a      	mov	r2, r3
 8007464:	2300      	movs	r3, #0
 8007466:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	015a      	lsls	r2, r3, #5
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4413      	add	r3, r2
 8007470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007474:	461a      	mov	r2, r3
 8007476:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800747a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	3301      	adds	r3, #1
 8007480:	613b      	str	r3, [r7, #16]
 8007482:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007486:	461a      	mov	r2, r3
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	4293      	cmp	r3, r2
 800748c:	d3b5      	bcc.n	80073fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	68fa      	ldr	r2, [r7, #12]
 8007498:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800749c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80074ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80074b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d105      	bne.n	80074c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	699b      	ldr	r3, [r3, #24]
 80074bc:	f043 0210 	orr.w	r2, r3, #16
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	699a      	ldr	r2, [r3, #24]
 80074c8:	4b10      	ldr	r3, [pc, #64]	@ (800750c <USB_DevInit+0x2c4>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80074d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d005      	beq.n	80074e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f043 0208 	orr.w	r2, r3, #8
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80074e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d107      	bne.n	80074fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074f4:	f043 0304 	orr.w	r3, r3, #4
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80074fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3718      	adds	r7, #24
 8007502:	46bd      	mov	sp, r7
 8007504:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007508:	b004      	add	sp, #16
 800750a:	4770      	bx	lr
 800750c:	803c3800 	.word	0x803c3800

08007510 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	3301      	adds	r3, #1
 8007522:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800752a:	d901      	bls.n	8007530 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e01b      	b.n	8007568 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	daf2      	bge.n	800751e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007538:	2300      	movs	r3, #0
 800753a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	019b      	lsls	r3, r3, #6
 8007540:	f043 0220 	orr.w	r2, r3, #32
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	3301      	adds	r3, #1
 800754c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007554:	d901      	bls.n	800755a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007556:	2303      	movs	r3, #3
 8007558:	e006      	b.n	8007568 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	f003 0320 	and.w	r3, r3, #32
 8007562:	2b20      	cmp	r3, #32
 8007564:	d0f0      	beq.n	8007548 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr

08007574 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800757c:	2300      	movs	r3, #0
 800757e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	3301      	adds	r3, #1
 8007584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800758c:	d901      	bls.n	8007592 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e018      	b.n	80075c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	691b      	ldr	r3, [r3, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	daf2      	bge.n	8007580 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800759a:	2300      	movs	r3, #0
 800759c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2210      	movs	r2, #16
 80075a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3301      	adds	r3, #1
 80075a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075b0:	d901      	bls.n	80075b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e006      	b.n	80075c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	f003 0310 	and.w	r3, r3, #16
 80075be:	2b10      	cmp	r3, #16
 80075c0:	d0f0      	beq.n	80075a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	460b      	mov	r3, r1
 80075da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075e6:	681a      	ldr	r2, [r3, #0]
 80075e8:	78fb      	ldrb	r3, [r7, #3]
 80075ea:	68f9      	ldr	r1, [r7, #12]
 80075ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075f0:	4313      	orrs	r3, r2
 80075f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007602:	b480      	push	{r7}
 8007604:	b087      	sub	sp, #28
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 0306 	and.w	r3, r3, #6
 800761a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d102      	bne.n	8007628 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007622:	2300      	movs	r3, #0
 8007624:	75fb      	strb	r3, [r7, #23]
 8007626:	e00a      	b.n	800763e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2b02      	cmp	r3, #2
 800762c:	d002      	beq.n	8007634 <USB_GetDevSpeed+0x32>
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2b06      	cmp	r3, #6
 8007632:	d102      	bne.n	800763a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007634:	2302      	movs	r3, #2
 8007636:	75fb      	strb	r3, [r7, #23]
 8007638:	e001      	b.n	800763e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800763a:	230f      	movs	r3, #15
 800763c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800763e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007640:	4618      	mov	r0, r3
 8007642:	371c      	adds	r7, #28
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800764c:	b480      	push	{r7}
 800764e:	b085      	sub	sp, #20
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	785b      	ldrb	r3, [r3, #1]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d13a      	bne.n	80076de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800766e:	69da      	ldr	r2, [r3, #28]
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	f003 030f 	and.w	r3, r3, #15
 8007678:	2101      	movs	r1, #1
 800767a:	fa01 f303 	lsl.w	r3, r1, r3
 800767e:	b29b      	uxth	r3, r3
 8007680:	68f9      	ldr	r1, [r7, #12]
 8007682:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007686:	4313      	orrs	r3, r2
 8007688:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d155      	bne.n	800774c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	015a      	lsls	r2, r3, #5
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	4413      	add	r3, r2
 80076a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	791b      	ldrb	r3, [r3, #4]
 80076ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	059b      	lsls	r3, r3, #22
 80076c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076c4:	4313      	orrs	r3, r2
 80076c6:	68ba      	ldr	r2, [r7, #8]
 80076c8:	0151      	lsls	r1, r2, #5
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	440a      	add	r2, r1
 80076ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076da:	6013      	str	r3, [r2, #0]
 80076dc:	e036      	b.n	800774c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e4:	69da      	ldr	r2, [r3, #28]
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	f003 030f 	and.w	r3, r3, #15
 80076ee:	2101      	movs	r1, #1
 80076f0:	fa01 f303 	lsl.w	r3, r1, r3
 80076f4:	041b      	lsls	r3, r3, #16
 80076f6:	68f9      	ldr	r1, [r7, #12]
 80076f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076fc:	4313      	orrs	r3, r2
 80076fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d11a      	bne.n	800774c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	791b      	ldrb	r3, [r3, #4]
 8007730:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007732:	430b      	orrs	r3, r1
 8007734:	4313      	orrs	r3, r2
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	440a      	add	r2, r1
 800773e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800774a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3714      	adds	r7, #20
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
	...

0800775c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	785b      	ldrb	r3, [r3, #1]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d161      	bne.n	800783c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	015a      	lsls	r2, r3, #5
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	4413      	add	r3, r2
 8007780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800778a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800778e:	d11f      	bne.n	80077d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	015a      	lsls	r2, r3, #5
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4413      	add	r3, r2
 8007798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	0151      	lsls	r1, r2, #5
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	440a      	add	r2, r1
 80077a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80077ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	f003 030f 	and.w	r3, r3, #15
 80077e0:	2101      	movs	r1, #1
 80077e2:	fa01 f303 	lsl.w	r3, r1, r3
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	43db      	mvns	r3, r3
 80077ea:	68f9      	ldr	r1, [r7, #12]
 80077ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077f0:	4013      	ands	r3, r2
 80077f2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077fa:	69da      	ldr	r2, [r3, #28]
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	f003 030f 	and.w	r3, r3, #15
 8007804:	2101      	movs	r1, #1
 8007806:	fa01 f303 	lsl.w	r3, r1, r3
 800780a:	b29b      	uxth	r3, r3
 800780c:	43db      	mvns	r3, r3
 800780e:	68f9      	ldr	r1, [r7, #12]
 8007810:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007814:	4013      	ands	r3, r2
 8007816:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	0159      	lsls	r1, r3, #5
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	440b      	add	r3, r1
 800782e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007832:	4619      	mov	r1, r3
 8007834:	4b35      	ldr	r3, [pc, #212]	@ (800790c <USB_DeactivateEndpoint+0x1b0>)
 8007836:	4013      	ands	r3, r2
 8007838:	600b      	str	r3, [r1, #0]
 800783a:	e060      	b.n	80078fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800784e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007852:	d11f      	bne.n	8007894 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4413      	add	r3, r2
 800785c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	0151      	lsls	r1, r2, #5
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	440a      	add	r2, r1
 800786a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800786e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007872:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	0151      	lsls	r1, r2, #5
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	440a      	add	r2, r1
 800788a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800788e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007892:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800789a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	781b      	ldrb	r3, [r3, #0]
 80078a0:	f003 030f 	and.w	r3, r3, #15
 80078a4:	2101      	movs	r1, #1
 80078a6:	fa01 f303 	lsl.w	r3, r1, r3
 80078aa:	041b      	lsls	r3, r3, #16
 80078ac:	43db      	mvns	r3, r3
 80078ae:	68f9      	ldr	r1, [r7, #12]
 80078b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078b4:	4013      	ands	r3, r2
 80078b6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078be:	69da      	ldr	r2, [r3, #28]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	f003 030f 	and.w	r3, r3, #15
 80078c8:	2101      	movs	r1, #1
 80078ca:	fa01 f303 	lsl.w	r3, r1, r3
 80078ce:	041b      	lsls	r3, r3, #16
 80078d0:	43db      	mvns	r3, r3
 80078d2:	68f9      	ldr	r1, [r7, #12]
 80078d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078d8:	4013      	ands	r3, r2
 80078da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	0159      	lsls	r1, r3, #5
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	440b      	add	r3, r1
 80078f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f6:	4619      	mov	r1, r3
 80078f8:	4b05      	ldr	r3, [pc, #20]	@ (8007910 <USB_DeactivateEndpoint+0x1b4>)
 80078fa:	4013      	ands	r3, r2
 80078fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3714      	adds	r7, #20
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr
 800790c:	ec337800 	.word	0xec337800
 8007910:	eff37800 	.word	0xeff37800

08007914 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b08a      	sub	sp, #40	@ 0x28
 8007918:	af02      	add	r7, sp, #8
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	785b      	ldrb	r3, [r3, #1]
 8007930:	2b01      	cmp	r3, #1
 8007932:	f040 817f 	bne.w	8007c34 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d132      	bne.n	80079a4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	015a      	lsls	r2, r3, #5
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	4413      	add	r3, r2
 8007946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	69ba      	ldr	r2, [r7, #24]
 800794e:	0151      	lsls	r1, r2, #5
 8007950:	69fa      	ldr	r2, [r7, #28]
 8007952:	440a      	add	r2, r1
 8007954:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007958:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800795c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007960:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	015a      	lsls	r2, r3, #5
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	4413      	add	r3, r2
 800796a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	69ba      	ldr	r2, [r7, #24]
 8007972:	0151      	lsls	r1, r2, #5
 8007974:	69fa      	ldr	r2, [r7, #28]
 8007976:	440a      	add	r2, r1
 8007978:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800797c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007980:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	0151      	lsls	r1, r2, #5
 8007994:	69fa      	ldr	r2, [r7, #28]
 8007996:	440a      	add	r2, r1
 8007998:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800799c:	0cdb      	lsrs	r3, r3, #19
 800799e:	04db      	lsls	r3, r3, #19
 80079a0:	6113      	str	r3, [r2, #16]
 80079a2:	e097      	b.n	8007ad4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	69fb      	ldr	r3, [r7, #28]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	0151      	lsls	r1, r2, #5
 80079b6:	69fa      	ldr	r2, [r7, #28]
 80079b8:	440a      	add	r2, r1
 80079ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079be:	0cdb      	lsrs	r3, r3, #19
 80079c0:	04db      	lsls	r3, r3, #19
 80079c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	69ba      	ldr	r2, [r7, #24]
 80079d4:	0151      	lsls	r1, r2, #5
 80079d6:	69fa      	ldr	r2, [r7, #28]
 80079d8:	440a      	add	r2, r1
 80079da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079de:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80079e2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80079e6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d11a      	bne.n	8007a24 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	691a      	ldr	r2, [r3, #16]
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d903      	bls.n	8007a02 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	689a      	ldr	r2, [r3, #8]
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	015a      	lsls	r2, r3, #5
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	4413      	add	r3, r2
 8007a0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a0e:	691b      	ldr	r3, [r3, #16]
 8007a10:	69ba      	ldr	r2, [r7, #24]
 8007a12:	0151      	lsls	r1, r2, #5
 8007a14:	69fa      	ldr	r2, [r7, #28]
 8007a16:	440a      	add	r2, r1
 8007a18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a20:	6113      	str	r3, [r2, #16]
 8007a22:	e044      	b.n	8007aae <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	691a      	ldr	r2, [r3, #16]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	1e5a      	subs	r2, r3, #1
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a38:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	015a      	lsls	r2, r3, #5
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	4413      	add	r3, r2
 8007a42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a46:	691a      	ldr	r2, [r3, #16]
 8007a48:	8afb      	ldrh	r3, [r7, #22]
 8007a4a:	04d9      	lsls	r1, r3, #19
 8007a4c:	4ba4      	ldr	r3, [pc, #656]	@ (8007ce0 <USB_EPStartXfer+0x3cc>)
 8007a4e:	400b      	ands	r3, r1
 8007a50:	69b9      	ldr	r1, [r7, #24]
 8007a52:	0148      	lsls	r0, r1, #5
 8007a54:	69f9      	ldr	r1, [r7, #28]
 8007a56:	4401      	add	r1, r0
 8007a58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	791b      	ldrb	r3, [r3, #4]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d122      	bne.n	8007aae <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	69ba      	ldr	r2, [r7, #24]
 8007a78:	0151      	lsls	r1, r2, #5
 8007a7a:	69fa      	ldr	r2, [r7, #28]
 8007a7c:	440a      	add	r2, r1
 8007a7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a82:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007a86:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a94:	691a      	ldr	r2, [r3, #16]
 8007a96:	8afb      	ldrh	r3, [r7, #22]
 8007a98:	075b      	lsls	r3, r3, #29
 8007a9a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007a9e:	69b9      	ldr	r1, [r7, #24]
 8007aa0:	0148      	lsls	r0, r1, #5
 8007aa2:	69f9      	ldr	r1, [r7, #28]
 8007aa4:	4401      	add	r1, r0
 8007aa6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	015a      	lsls	r2, r3, #5
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aba:	691a      	ldr	r2, [r3, #16]
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ac4:	69b9      	ldr	r1, [r7, #24]
 8007ac6:	0148      	lsls	r0, r1, #5
 8007ac8:	69f9      	ldr	r1, [r7, #28]
 8007aca:	4401      	add	r1, r0
 8007acc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007ad4:	79fb      	ldrb	r3, [r7, #7]
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d14b      	bne.n	8007b72 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	69db      	ldr	r3, [r3, #28]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d009      	beq.n	8007af6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aee:	461a      	mov	r2, r3
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	791b      	ldrb	r3, [r3, #4]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d128      	bne.n	8007b50 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d110      	bne.n	8007b30 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	69ba      	ldr	r2, [r7, #24]
 8007b1e:	0151      	lsls	r1, r2, #5
 8007b20:	69fa      	ldr	r2, [r7, #28]
 8007b22:	440a      	add	r2, r1
 8007b24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b2c:	6013      	str	r3, [r2, #0]
 8007b2e:	e00f      	b.n	8007b50 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	69ba      	ldr	r2, [r7, #24]
 8007b40:	0151      	lsls	r1, r2, #5
 8007b42:	69fa      	ldr	r2, [r7, #28]
 8007b44:	440a      	add	r2, r1
 8007b46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b4e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	69ba      	ldr	r2, [r7, #24]
 8007b60:	0151      	lsls	r1, r2, #5
 8007b62:	69fa      	ldr	r2, [r7, #28]
 8007b64:	440a      	add	r2, r1
 8007b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b6a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	e166      	b.n	8007e40 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	015a      	lsls	r2, r3, #5
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	4413      	add	r3, r2
 8007b7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	69ba      	ldr	r2, [r7, #24]
 8007b82:	0151      	lsls	r1, r2, #5
 8007b84:	69fa      	ldr	r2, [r7, #28]
 8007b86:	440a      	add	r2, r1
 8007b88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b8c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b90:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	791b      	ldrb	r3, [r3, #4]
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d015      	beq.n	8007bc6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	691b      	ldr	r3, [r3, #16]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 814e 	beq.w	8007e40 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007baa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	f003 030f 	and.w	r3, r3, #15
 8007bb4:	2101      	movs	r1, #1
 8007bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bba:	69f9      	ldr	r1, [r7, #28]
 8007bbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	634b      	str	r3, [r1, #52]	@ 0x34
 8007bc4:	e13c      	b.n	8007e40 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007bc6:	69fb      	ldr	r3, [r7, #28]
 8007bc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d110      	bne.n	8007bf8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	015a      	lsls	r2, r3, #5
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	4413      	add	r3, r2
 8007bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	69ba      	ldr	r2, [r7, #24]
 8007be6:	0151      	lsls	r1, r2, #5
 8007be8:	69fa      	ldr	r2, [r7, #28]
 8007bea:	440a      	add	r2, r1
 8007bec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bf0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007bf4:	6013      	str	r3, [r2, #0]
 8007bf6:	e00f      	b.n	8007c18 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	015a      	lsls	r2, r3, #5
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	4413      	add	r3, r2
 8007c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	69ba      	ldr	r2, [r7, #24]
 8007c08:	0151      	lsls	r1, r2, #5
 8007c0a:	69fa      	ldr	r2, [r7, #28]
 8007c0c:	440a      	add	r2, r1
 8007c0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c16:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	68d9      	ldr	r1, [r3, #12]
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	781a      	ldrb	r2, [r3, #0]
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	b298      	uxth	r0, r3
 8007c26:	79fb      	ldrb	r3, [r7, #7]
 8007c28:	9300      	str	r3, [sp, #0]
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 f9b9 	bl	8007fa4 <USB_WritePacket>
 8007c32:	e105      	b.n	8007e40 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	015a      	lsls	r2, r3, #5
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	69ba      	ldr	r2, [r7, #24]
 8007c44:	0151      	lsls	r1, r2, #5
 8007c46:	69fa      	ldr	r2, [r7, #28]
 8007c48:	440a      	add	r2, r1
 8007c4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c4e:	0cdb      	lsrs	r3, r3, #19
 8007c50:	04db      	lsls	r3, r3, #19
 8007c52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007c54:	69bb      	ldr	r3, [r7, #24]
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	0151      	lsls	r1, r2, #5
 8007c66:	69fa      	ldr	r2, [r7, #28]
 8007c68:	440a      	add	r2, r1
 8007c6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c6e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007c72:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007c76:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d132      	bne.n	8007ce4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	689a      	ldr	r2, [r3, #8]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	689a      	ldr	r2, [r3, #8]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	015a      	lsls	r2, r3, #5
 8007c9a:	69fb      	ldr	r3, [r7, #28]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ca2:	691a      	ldr	r2, [r3, #16]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6a1b      	ldr	r3, [r3, #32]
 8007ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cac:	69b9      	ldr	r1, [r7, #24]
 8007cae:	0148      	lsls	r0, r1, #5
 8007cb0:	69f9      	ldr	r1, [r7, #28]
 8007cb2:	4401      	add	r1, r0
 8007cb4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cbc:	69bb      	ldr	r3, [r7, #24]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	0151      	lsls	r1, r2, #5
 8007cce:	69fa      	ldr	r2, [r7, #28]
 8007cd0:	440a      	add	r2, r1
 8007cd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cd6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007cda:	6113      	str	r3, [r2, #16]
 8007cdc:	e062      	b.n	8007da4 <USB_EPStartXfer+0x490>
 8007cde:	bf00      	nop
 8007ce0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	691b      	ldr	r3, [r3, #16]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d123      	bne.n	8007d34 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007cec:	69bb      	ldr	r3, [r7, #24]
 8007cee:	015a      	lsls	r2, r3, #5
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf8:	691a      	ldr	r2, [r3, #16]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d02:	69b9      	ldr	r1, [r7, #24]
 8007d04:	0148      	lsls	r0, r1, #5
 8007d06:	69f9      	ldr	r1, [r7, #28]
 8007d08:	4401      	add	r1, r0
 8007d0a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1e:	691b      	ldr	r3, [r3, #16]
 8007d20:	69ba      	ldr	r2, [r7, #24]
 8007d22:	0151      	lsls	r1, r2, #5
 8007d24:	69fa      	ldr	r2, [r7, #28]
 8007d26:	440a      	add	r2, r1
 8007d28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d30:	6113      	str	r3, [r2, #16]
 8007d32:	e037      	b.n	8007da4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	691a      	ldr	r2, [r3, #16]
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	1e5a      	subs	r2, r3, #1
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d48:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	8afa      	ldrh	r2, [r7, #22]
 8007d50:	fb03 f202 	mul.w	r2, r3, r2
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d58:	69bb      	ldr	r3, [r7, #24]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d64:	691a      	ldr	r2, [r3, #16]
 8007d66:	8afb      	ldrh	r3, [r7, #22]
 8007d68:	04d9      	lsls	r1, r3, #19
 8007d6a:	4b38      	ldr	r3, [pc, #224]	@ (8007e4c <USB_EPStartXfer+0x538>)
 8007d6c:	400b      	ands	r3, r1
 8007d6e:	69b9      	ldr	r1, [r7, #24]
 8007d70:	0148      	lsls	r0, r1, #5
 8007d72:	69f9      	ldr	r1, [r7, #28]
 8007d74:	4401      	add	r1, r0
 8007d76:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d8a:	691a      	ldr	r2, [r3, #16]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d94:	69b9      	ldr	r1, [r7, #24]
 8007d96:	0148      	lsls	r0, r1, #5
 8007d98:	69f9      	ldr	r1, [r7, #28]
 8007d9a:	4401      	add	r1, r0
 8007d9c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007da0:	4313      	orrs	r3, r2
 8007da2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d10d      	bne.n	8007dc6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d009      	beq.n	8007dc6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	68d9      	ldr	r1, [r3, #12]
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	015a      	lsls	r2, r3, #5
 8007dba:	69fb      	ldr	r3, [r7, #28]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc2:	460a      	mov	r2, r1
 8007dc4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	791b      	ldrb	r3, [r3, #4]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d128      	bne.n	8007e20 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dd4:	689b      	ldr	r3, [r3, #8]
 8007dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d110      	bne.n	8007e00 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	015a      	lsls	r2, r3, #5
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	4413      	add	r3, r2
 8007de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	69ba      	ldr	r2, [r7, #24]
 8007dee:	0151      	lsls	r1, r2, #5
 8007df0:	69fa      	ldr	r2, [r7, #28]
 8007df2:	440a      	add	r2, r1
 8007df4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007df8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007dfc:	6013      	str	r3, [r2, #0]
 8007dfe:	e00f      	b.n	8007e20 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e1e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	015a      	lsls	r2, r3, #5
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	69ba      	ldr	r2, [r7, #24]
 8007e30:	0151      	lsls	r1, r2, #5
 8007e32:	69fa      	ldr	r2, [r7, #28]
 8007e34:	440a      	add	r2, r1
 8007e36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007e3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e40:	2300      	movs	r3, #0
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3720      	adds	r7, #32
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	1ff80000 	.word	0x1ff80000

08007e50 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	785b      	ldrb	r3, [r3, #1]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d14a      	bne.n	8007f04 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	015a      	lsls	r2, r3, #5
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	4413      	add	r3, r2
 8007e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e86:	f040 8086 	bne.w	8007f96 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	015a      	lsls	r2, r3, #5
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	4413      	add	r3, r2
 8007e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	683a      	ldr	r2, [r7, #0]
 8007e9c:	7812      	ldrb	r2, [r2, #0]
 8007e9e:	0151      	lsls	r1, r2, #5
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	440a      	add	r2, r1
 8007ea4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ea8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007eac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	015a      	lsls	r2, r3, #5
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	7812      	ldrb	r2, [r2, #0]
 8007ec2:	0151      	lsls	r1, r2, #5
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	440a      	add	r2, r1
 8007ec8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ecc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ed0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d902      	bls.n	8007ee8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	75fb      	strb	r3, [r7, #23]
          break;
 8007ee6:	e056      	b.n	8007f96 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	015a      	lsls	r2, r3, #5
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007efc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f00:	d0e7      	beq.n	8007ed2 <USB_EPStopXfer+0x82>
 8007f02:	e048      	b.n	8007f96 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	015a      	lsls	r2, r3, #5
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	4413      	add	r3, r2
 8007f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f1c:	d13b      	bne.n	8007f96 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	7812      	ldrb	r2, [r2, #0]
 8007f32:	0151      	lsls	r1, r2, #5
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	440a      	add	r2, r1
 8007f38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f3c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f40:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	015a      	lsls	r2, r3, #5
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	683a      	ldr	r2, [r7, #0]
 8007f54:	7812      	ldrb	r2, [r2, #0]
 8007f56:	0151      	lsls	r1, r2, #5
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	440a      	add	r2, r1
 8007f5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f64:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	3301      	adds	r3, #1
 8007f6a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d902      	bls.n	8007f7c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	75fb      	strb	r3, [r7, #23]
          break;
 8007f7a:	e00c      	b.n	8007f96 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	015a      	lsls	r2, r3, #5
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	4413      	add	r3, r2
 8007f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f94:	d0e7      	beq.n	8007f66 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	371c      	adds	r7, #28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b089      	sub	sp, #36	@ 0x24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	4611      	mov	r1, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	71fb      	strb	r3, [r7, #7]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007fc2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d123      	bne.n	8008012 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007fca:	88bb      	ldrh	r3, [r7, #4]
 8007fcc:	3303      	adds	r3, #3
 8007fce:	089b      	lsrs	r3, r3, #2
 8007fd0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	61bb      	str	r3, [r7, #24]
 8007fd6:	e018      	b.n	800800a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007fd8:	79fb      	ldrb	r3, [r7, #7]
 8007fda:	031a      	lsls	r2, r3, #12
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ff2:	69fb      	ldr	r3, [r7, #28]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	3301      	adds	r3, #1
 8008002:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008004:	69bb      	ldr	r3, [r7, #24]
 8008006:	3301      	adds	r3, #1
 8008008:	61bb      	str	r3, [r7, #24]
 800800a:	69ba      	ldr	r2, [r7, #24]
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	429a      	cmp	r2, r3
 8008010:	d3e2      	bcc.n	8007fd8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008012:	2300      	movs	r3, #0
}
 8008014:	4618      	mov	r0, r3
 8008016:	3724      	adds	r7, #36	@ 0x24
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008020:	b480      	push	{r7}
 8008022:	b08b      	sub	sp, #44	@ 0x2c
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	4613      	mov	r3, r2
 800802c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008036:	88fb      	ldrh	r3, [r7, #6]
 8008038:	089b      	lsrs	r3, r3, #2
 800803a:	b29b      	uxth	r3, r3
 800803c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800803e:	88fb      	ldrh	r3, [r7, #6]
 8008040:	f003 0303 	and.w	r3, r3, #3
 8008044:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008046:	2300      	movs	r3, #0
 8008048:	623b      	str	r3, [r7, #32]
 800804a:	e014      	b.n	8008076 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008056:	601a      	str	r2, [r3, #0]
    pDest++;
 8008058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805a:	3301      	adds	r3, #1
 800805c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800805e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008060:	3301      	adds	r3, #1
 8008062:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008066:	3301      	adds	r3, #1
 8008068:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800806a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806c:	3301      	adds	r3, #1
 800806e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008070:	6a3b      	ldr	r3, [r7, #32]
 8008072:	3301      	adds	r3, #1
 8008074:	623b      	str	r3, [r7, #32]
 8008076:	6a3a      	ldr	r2, [r7, #32]
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	429a      	cmp	r2, r3
 800807c:	d3e6      	bcc.n	800804c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800807e:	8bfb      	ldrh	r3, [r7, #30]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d01e      	beq.n	80080c2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008084:	2300      	movs	r3, #0
 8008086:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800808e:	461a      	mov	r2, r3
 8008090:	f107 0310 	add.w	r3, r7, #16
 8008094:	6812      	ldr	r2, [r2, #0]
 8008096:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	6a3b      	ldr	r3, [r7, #32]
 800809c:	b2db      	uxtb	r3, r3
 800809e:	00db      	lsls	r3, r3, #3
 80080a0:	fa22 f303 	lsr.w	r3, r2, r3
 80080a4:	b2da      	uxtb	r2, r3
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	701a      	strb	r2, [r3, #0]
      i++;
 80080aa:	6a3b      	ldr	r3, [r7, #32]
 80080ac:	3301      	adds	r3, #1
 80080ae:	623b      	str	r3, [r7, #32]
      pDest++;
 80080b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b2:	3301      	adds	r3, #1
 80080b4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80080b6:	8bfb      	ldrh	r3, [r7, #30]
 80080b8:	3b01      	subs	r3, #1
 80080ba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80080bc:	8bfb      	ldrh	r3, [r7, #30]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d1ea      	bne.n	8008098 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80080c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	372c      	adds	r7, #44	@ 0x2c
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	785b      	ldrb	r3, [r3, #1]
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d12c      	bne.n	8008146 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	db12      	blt.n	8008124 <USB_EPSetStall+0x54>
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00f      	beq.n	8008124 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	0151      	lsls	r1, r2, #5
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	440a      	add	r2, r1
 800811a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800811e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008122:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	68ba      	ldr	r2, [r7, #8]
 8008134:	0151      	lsls	r1, r2, #5
 8008136:	68fa      	ldr	r2, [r7, #12]
 8008138:	440a      	add	r2, r1
 800813a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800813e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008142:	6013      	str	r3, [r2, #0]
 8008144:	e02b      	b.n	800819e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	015a      	lsls	r2, r3, #5
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	4413      	add	r3, r2
 800814e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	db12      	blt.n	800817e <USB_EPSetStall+0xae>
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00f      	beq.n	800817e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	015a      	lsls	r2, r3, #5
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4413      	add	r3, r2
 8008166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68ba      	ldr	r2, [r7, #8]
 800816e:	0151      	lsls	r1, r2, #5
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	440a      	add	r2, r1
 8008174:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008178:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800817c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	015a      	lsls	r2, r3, #5
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	4413      	add	r3, r2
 8008186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	0151      	lsls	r1, r2, #5
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	440a      	add	r2, r1
 8008194:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008198:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800819c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800819e:	2300      	movs	r3, #0
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80081ac:	b480      	push	{r7}
 80081ae:	b085      	sub	sp, #20
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	785b      	ldrb	r3, [r3, #1]
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d128      	bne.n	800821a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	015a      	lsls	r2, r3, #5
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	4413      	add	r3, r2
 80081d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68ba      	ldr	r2, [r7, #8]
 80081d8:	0151      	lsls	r1, r2, #5
 80081da:	68fa      	ldr	r2, [r7, #12]
 80081dc:	440a      	add	r2, r1
 80081de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	791b      	ldrb	r3, [r3, #4]
 80081ec:	2b03      	cmp	r3, #3
 80081ee:	d003      	beq.n	80081f8 <USB_EPClearStall+0x4c>
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	791b      	ldrb	r3, [r3, #4]
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d138      	bne.n	800826a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	0151      	lsls	r1, r2, #5
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	440a      	add	r2, r1
 800820e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	e027      	b.n	800826a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	4413      	add	r3, r2
 8008222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68ba      	ldr	r2, [r7, #8]
 800822a:	0151      	lsls	r1, r2, #5
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	440a      	add	r2, r1
 8008230:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008234:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008238:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	791b      	ldrb	r3, [r3, #4]
 800823e:	2b03      	cmp	r3, #3
 8008240:	d003      	beq.n	800824a <USB_EPClearStall+0x9e>
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	791b      	ldrb	r3, [r3, #4]
 8008246:	2b02      	cmp	r3, #2
 8008248:	d10f      	bne.n	800826a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68ba      	ldr	r2, [r7, #8]
 800825a:	0151      	lsls	r1, r2, #5
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	440a      	add	r2, r1
 8008260:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008268:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008278:	b480      	push	{r7}
 800827a:	b085      	sub	sp, #20
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	460b      	mov	r3, r1
 8008282:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008296:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800829a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	011b      	lsls	r3, r3, #4
 80082a8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80082ac:	68f9      	ldr	r1, [r7, #12]
 80082ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082b2:	4313      	orrs	r3, r2
 80082b4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68fa      	ldr	r2, [r7, #12]
 80082da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082de:	f023 0303 	bic.w	r3, r3, #3
 80082e2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082f2:	f023 0302 	bic.w	r3, r3, #2
 80082f6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008306:	b480      	push	{r7}
 8008308:	b085      	sub	sp, #20
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008320:	f023 0303 	bic.w	r3, r3, #3
 8008324:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008334:	f043 0302 	orr.w	r3, r3, #2
 8008338:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3714      	adds	r7, #20
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr

08008348 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	699b      	ldr	r3, [r3, #24]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	4013      	ands	r3, r2
 800835e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008360:	68fb      	ldr	r3, [r7, #12]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3714      	adds	r7, #20
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800836e:	b480      	push	{r7}
 8008370:	b085      	sub	sp, #20
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008380:	699b      	ldr	r3, [r3, #24]
 8008382:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800838a:	69db      	ldr	r3, [r3, #28]
 800838c:	68ba      	ldr	r2, [r7, #8]
 800838e:	4013      	ands	r3, r2
 8008390:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	0c1b      	lsrs	r3, r3, #16
}
 8008396:	4618      	mov	r0, r3
 8008398:	3714      	adds	r7, #20
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr

080083a2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80083a2:	b480      	push	{r7}
 80083a4:	b085      	sub	sp, #20
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b4:	699b      	ldr	r3, [r3, #24]
 80083b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	4013      	ands	r3, r2
 80083c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	b29b      	uxth	r3, r3
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3714      	adds	r7, #20
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80083d6:	b480      	push	{r7}
 80083d8:	b085      	sub	sp, #20
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80083e6:	78fb      	ldrb	r3, [r7, #3]
 80083e8:	015a      	lsls	r2, r3, #5
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	4413      	add	r3, r2
 80083ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	4013      	ands	r3, r2
 8008402:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008404:	68bb      	ldr	r3, [r7, #8]
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008412:	b480      	push	{r7}
 8008414:	b087      	sub	sp, #28
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
 800841a:	460b      	mov	r3, r1
 800841c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008434:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008436:	78fb      	ldrb	r3, [r7, #3]
 8008438:	f003 030f 	and.w	r3, r3, #15
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	fa22 f303 	lsr.w	r3, r2, r3
 8008442:	01db      	lsls	r3, r3, #7
 8008444:	b2db      	uxtb	r3, r3
 8008446:	693a      	ldr	r2, [r7, #16]
 8008448:	4313      	orrs	r3, r2
 800844a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800844c:	78fb      	ldrb	r3, [r7, #3]
 800844e:	015a      	lsls	r2, r3, #5
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	4413      	add	r3, r2
 8008454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	4013      	ands	r3, r2
 800845e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008460:	68bb      	ldr	r3, [r7, #8]
}
 8008462:	4618      	mov	r0, r3
 8008464:	371c      	adds	r7, #28
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr

0800846e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800846e:	b480      	push	{r7}
 8008470:	b083      	sub	sp, #12
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	f003 0301 	and.w	r3, r3, #1
}
 800847e:	4618      	mov	r0, r3
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800848a:	b480      	push	{r7}
 800848c:	b085      	sub	sp, #20
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80084a8:	f023 0307 	bic.w	r3, r3, #7
 80084ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80084c2:	2300      	movs	r3, #0
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3714      	adds	r7, #20
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	4770      	bx	lr

080084d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b087      	sub	sp, #28
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	460b      	mov	r3, r1
 80084da:	607a      	str	r2, [r7, #4]
 80084dc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	333c      	adds	r3, #60	@ 0x3c
 80084e6:	3304      	adds	r3, #4
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	4a26      	ldr	r2, [pc, #152]	@ (8008588 <USB_EP0_OutStart+0xb8>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d90a      	bls.n	800850a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008500:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008504:	d101      	bne.n	800850a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008506:	2300      	movs	r3, #0
 8008508:	e037      	b.n	800857a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008510:	461a      	mov	r2, r3
 8008512:	2300      	movs	r3, #0
 8008514:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008524:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008528:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	697a      	ldr	r2, [r7, #20]
 8008534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008538:	f043 0318 	orr.w	r3, r3, #24
 800853c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008544:	691b      	ldr	r3, [r3, #16]
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800854c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008550:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008552:	7afb      	ldrb	r3, [r7, #11]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d10f      	bne.n	8008578 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800855e:	461a      	mov	r2, r3
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008572:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008576:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	371c      	adds	r7, #28
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
 8008586:	bf00      	nop
 8008588:	4f54300a 	.word	0x4f54300a

0800858c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008594:	2300      	movs	r3, #0
 8008596:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	3301      	adds	r3, #1
 800859c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085a4:	d901      	bls.n	80085aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e01b      	b.n	80085e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	daf2      	bge.n	8008598 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80085b2:	2300      	movs	r3, #0
 80085b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	f043 0201 	orr.w	r2, r3, #1
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	3301      	adds	r3, #1
 80085c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085ce:	d901      	bls.n	80085d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	e006      	b.n	80085e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	f003 0301 	and.w	r3, r3, #1
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d0f0      	beq.n	80085c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3714      	adds	r7, #20
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
	...

080085f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	460b      	mov	r3, r1
 80085fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80085fc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008600:	f002 fc9e 	bl	800af40 <USBD_static_malloc>
 8008604:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d109      	bne.n	8008620 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	32b0      	adds	r2, #176	@ 0xb0
 8008616:	2100      	movs	r1, #0
 8008618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800861c:	2302      	movs	r3, #2
 800861e:	e0d4      	b.n	80087ca <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008620:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008624:	2100      	movs	r1, #0
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f003 fa4b 	bl	800bac2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	32b0      	adds	r2, #176	@ 0xb0
 8008636:	68f9      	ldr	r1, [r7, #12]
 8008638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	32b0      	adds	r2, #176	@ 0xb0
 8008646:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	7c1b      	ldrb	r3, [r3, #16]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d138      	bne.n	80086ca <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008658:	4b5e      	ldr	r3, [pc, #376]	@ (80087d4 <USBD_CDC_Init+0x1e4>)
 800865a:	7819      	ldrb	r1, [r3, #0]
 800865c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008660:	2202      	movs	r2, #2
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f002 fb49 	bl	800acfa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008668:	4b5a      	ldr	r3, [pc, #360]	@ (80087d4 <USBD_CDC_Init+0x1e4>)
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	f003 020f 	and.w	r2, r3, #15
 8008670:	6879      	ldr	r1, [r7, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	440b      	add	r3, r1
 800867c:	3324      	adds	r3, #36	@ 0x24
 800867e:	2201      	movs	r2, #1
 8008680:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008682:	4b55      	ldr	r3, [pc, #340]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 8008684:	7819      	ldrb	r1, [r3, #0]
 8008686:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800868a:	2202      	movs	r2, #2
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f002 fb34 	bl	800acfa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008692:	4b51      	ldr	r3, [pc, #324]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	f003 020f 	and.w	r2, r3, #15
 800869a:	6879      	ldr	r1, [r7, #4]
 800869c:	4613      	mov	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	440b      	add	r3, r1
 80086a6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80086aa:	2201      	movs	r2, #1
 80086ac:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80086ae:	4b4b      	ldr	r3, [pc, #300]	@ (80087dc <USBD_CDC_Init+0x1ec>)
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	f003 020f 	and.w	r2, r3, #15
 80086b6:	6879      	ldr	r1, [r7, #4]
 80086b8:	4613      	mov	r3, r2
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	4413      	add	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	440b      	add	r3, r1
 80086c2:	3326      	adds	r3, #38	@ 0x26
 80086c4:	2210      	movs	r2, #16
 80086c6:	801a      	strh	r2, [r3, #0]
 80086c8:	e035      	b.n	8008736 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80086ca:	4b42      	ldr	r3, [pc, #264]	@ (80087d4 <USBD_CDC_Init+0x1e4>)
 80086cc:	7819      	ldrb	r1, [r3, #0]
 80086ce:	2340      	movs	r3, #64	@ 0x40
 80086d0:	2202      	movs	r2, #2
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f002 fb11 	bl	800acfa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80086d8:	4b3e      	ldr	r3, [pc, #248]	@ (80087d4 <USBD_CDC_Init+0x1e4>)
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	f003 020f 	and.w	r2, r3, #15
 80086e0:	6879      	ldr	r1, [r7, #4]
 80086e2:	4613      	mov	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	440b      	add	r3, r1
 80086ec:	3324      	adds	r3, #36	@ 0x24
 80086ee:	2201      	movs	r2, #1
 80086f0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80086f2:	4b39      	ldr	r3, [pc, #228]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 80086f4:	7819      	ldrb	r1, [r3, #0]
 80086f6:	2340      	movs	r3, #64	@ 0x40
 80086f8:	2202      	movs	r2, #2
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f002 fafd 	bl	800acfa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008700:	4b35      	ldr	r3, [pc, #212]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	f003 020f 	and.w	r2, r3, #15
 8008708:	6879      	ldr	r1, [r7, #4]
 800870a:	4613      	mov	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	440b      	add	r3, r1
 8008714:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008718:	2201      	movs	r2, #1
 800871a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800871c:	4b2f      	ldr	r3, [pc, #188]	@ (80087dc <USBD_CDC_Init+0x1ec>)
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	f003 020f 	and.w	r2, r3, #15
 8008724:	6879      	ldr	r1, [r7, #4]
 8008726:	4613      	mov	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	4413      	add	r3, r2
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	440b      	add	r3, r1
 8008730:	3326      	adds	r3, #38	@ 0x26
 8008732:	2210      	movs	r2, #16
 8008734:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008736:	4b29      	ldr	r3, [pc, #164]	@ (80087dc <USBD_CDC_Init+0x1ec>)
 8008738:	7819      	ldrb	r1, [r3, #0]
 800873a:	2308      	movs	r3, #8
 800873c:	2203      	movs	r2, #3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f002 fadb 	bl	800acfa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008744:	4b25      	ldr	r3, [pc, #148]	@ (80087dc <USBD_CDC_Init+0x1ec>)
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	f003 020f 	and.w	r2, r3, #15
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	4613      	mov	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	440b      	add	r3, r1
 8008758:	3324      	adds	r3, #36	@ 0x24
 800875a:	2201      	movs	r2, #1
 800875c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	33b0      	adds	r3, #176	@ 0xb0
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2200      	movs	r2, #0
 800877e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008790:	2b00      	cmp	r3, #0
 8008792:	d101      	bne.n	8008798 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008794:	2302      	movs	r3, #2
 8008796:	e018      	b.n	80087ca <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	7c1b      	ldrb	r3, [r3, #16]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d10a      	bne.n	80087b6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80087a0:	4b0d      	ldr	r3, [pc, #52]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 80087a2:	7819      	ldrb	r1, [r3, #0]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80087aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f002 fb92 	bl	800aed8 <USBD_LL_PrepareReceive>
 80087b4:	e008      	b.n	80087c8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80087b6:	4b08      	ldr	r3, [pc, #32]	@ (80087d8 <USBD_CDC_Init+0x1e8>)
 80087b8:	7819      	ldrb	r1, [r3, #0]
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80087c0:	2340      	movs	r3, #64	@ 0x40
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f002 fb88 	bl	800aed8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
 80087d2:	bf00      	nop
 80087d4:	200000a3 	.word	0x200000a3
 80087d8:	200000a4 	.word	0x200000a4
 80087dc:	200000a5 	.word	0x200000a5

080087e0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	460b      	mov	r3, r1
 80087ea:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80087ec:	4b3a      	ldr	r3, [pc, #232]	@ (80088d8 <USBD_CDC_DeInit+0xf8>)
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	4619      	mov	r1, r3
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f002 faa7 	bl	800ad46 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80087f8:	4b37      	ldr	r3, [pc, #220]	@ (80088d8 <USBD_CDC_DeInit+0xf8>)
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	f003 020f 	and.w	r2, r3, #15
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	3324      	adds	r3, #36	@ 0x24
 800880e:	2200      	movs	r2, #0
 8008810:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008812:	4b32      	ldr	r3, [pc, #200]	@ (80088dc <USBD_CDC_DeInit+0xfc>)
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f002 fa94 	bl	800ad46 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800881e:	4b2f      	ldr	r3, [pc, #188]	@ (80088dc <USBD_CDC_DeInit+0xfc>)
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	f003 020f 	and.w	r2, r3, #15
 8008826:	6879      	ldr	r1, [r7, #4]
 8008828:	4613      	mov	r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	440b      	add	r3, r1
 8008832:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008836:	2200      	movs	r2, #0
 8008838:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800883a:	4b29      	ldr	r3, [pc, #164]	@ (80088e0 <USBD_CDC_DeInit+0x100>)
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	4619      	mov	r1, r3
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f002 fa80 	bl	800ad46 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008846:	4b26      	ldr	r3, [pc, #152]	@ (80088e0 <USBD_CDC_DeInit+0x100>)
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	f003 020f 	and.w	r2, r3, #15
 800884e:	6879      	ldr	r1, [r7, #4]
 8008850:	4613      	mov	r3, r2
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	4413      	add	r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	440b      	add	r3, r1
 800885a:	3324      	adds	r3, #36	@ 0x24
 800885c:	2200      	movs	r2, #0
 800885e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008860:	4b1f      	ldr	r3, [pc, #124]	@ (80088e0 <USBD_CDC_DeInit+0x100>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	f003 020f 	and.w	r2, r3, #15
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	3326      	adds	r3, #38	@ 0x26
 8008876:	2200      	movs	r2, #0
 8008878:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	32b0      	adds	r2, #176	@ 0xb0
 8008884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d01f      	beq.n	80088cc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008892:	687a      	ldr	r2, [r7, #4]
 8008894:	33b0      	adds	r3, #176	@ 0xb0
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	4413      	add	r3, r2
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	32b0      	adds	r2, #176	@ 0xb0
 80088aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ae:	4618      	mov	r0, r3
 80088b0:	f002 fb54 	bl	800af5c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	32b0      	adds	r2, #176	@ 0xb0
 80088be:	2100      	movs	r1, #0
 80088c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3708      	adds	r7, #8
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
 80088d6:	bf00      	nop
 80088d8:	200000a3 	.word	0x200000a3
 80088dc:	200000a4 	.word	0x200000a4
 80088e0:	200000a5 	.word	0x200000a5

080088e4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b086      	sub	sp, #24
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	32b0      	adds	r2, #176	@ 0xb0
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008902:	2300      	movs	r3, #0
 8008904:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d101      	bne.n	8008914 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008910:	2303      	movs	r3, #3
 8008912:	e0bf      	b.n	8008a94 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800891c:	2b00      	cmp	r3, #0
 800891e:	d050      	beq.n	80089c2 <USBD_CDC_Setup+0xde>
 8008920:	2b20      	cmp	r3, #32
 8008922:	f040 80af 	bne.w	8008a84 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	88db      	ldrh	r3, [r3, #6]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d03a      	beq.n	80089a4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	b25b      	sxtb	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	da1b      	bge.n	8008970 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	33b0      	adds	r3, #176	@ 0xb0
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	4413      	add	r3, r2
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	683a      	ldr	r2, [r7, #0]
 800894c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800894e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	88d2      	ldrh	r2, [r2, #6]
 8008954:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	88db      	ldrh	r3, [r3, #6]
 800895a:	2b07      	cmp	r3, #7
 800895c:	bf28      	it	cs
 800895e:	2307      	movcs	r3, #7
 8008960:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	89fa      	ldrh	r2, [r7, #14]
 8008966:	4619      	mov	r1, r3
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f001 fd93 	bl	800a494 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800896e:	e090      	b.n	8008a92 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	785a      	ldrb	r2, [r3, #1]
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	88db      	ldrh	r3, [r3, #6]
 800897e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008980:	d803      	bhi.n	800898a <USBD_CDC_Setup+0xa6>
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	88db      	ldrh	r3, [r3, #6]
 8008986:	b2da      	uxtb	r2, r3
 8008988:	e000      	b.n	800898c <USBD_CDC_Setup+0xa8>
 800898a:	2240      	movs	r2, #64	@ 0x40
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008992:	6939      	ldr	r1, [r7, #16]
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800899a:	461a      	mov	r2, r3
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 fda5 	bl	800a4ec <USBD_CtlPrepareRx>
      break;
 80089a2:	e076      	b.n	8008a92 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	33b0      	adds	r3, #176	@ 0xb0
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	683a      	ldr	r2, [r7, #0]
 80089b8:	7850      	ldrb	r0, [r2, #1]
 80089ba:	2200      	movs	r2, #0
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	4798      	blx	r3
      break;
 80089c0:	e067      	b.n	8008a92 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	785b      	ldrb	r3, [r3, #1]
 80089c6:	2b0b      	cmp	r3, #11
 80089c8:	d851      	bhi.n	8008a6e <USBD_CDC_Setup+0x18a>
 80089ca:	a201      	add	r2, pc, #4	@ (adr r2, 80089d0 <USBD_CDC_Setup+0xec>)
 80089cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d0:	08008a01 	.word	0x08008a01
 80089d4:	08008a7d 	.word	0x08008a7d
 80089d8:	08008a6f 	.word	0x08008a6f
 80089dc:	08008a6f 	.word	0x08008a6f
 80089e0:	08008a6f 	.word	0x08008a6f
 80089e4:	08008a6f 	.word	0x08008a6f
 80089e8:	08008a6f 	.word	0x08008a6f
 80089ec:	08008a6f 	.word	0x08008a6f
 80089f0:	08008a6f 	.word	0x08008a6f
 80089f4:	08008a6f 	.word	0x08008a6f
 80089f8:	08008a2b 	.word	0x08008a2b
 80089fc:	08008a55 	.word	0x08008a55
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	2b03      	cmp	r3, #3
 8008a0a:	d107      	bne.n	8008a1c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a0c:	f107 030a 	add.w	r3, r7, #10
 8008a10:	2202      	movs	r2, #2
 8008a12:	4619      	mov	r1, r3
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f001 fd3d 	bl	800a494 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a1a:	e032      	b.n	8008a82 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f001 fcbb 	bl	800a39a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a24:	2303      	movs	r3, #3
 8008a26:	75fb      	strb	r3, [r7, #23]
          break;
 8008a28:	e02b      	b.n	8008a82 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b03      	cmp	r3, #3
 8008a34:	d107      	bne.n	8008a46 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008a36:	f107 030d 	add.w	r3, r7, #13
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f001 fd28 	bl	800a494 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a44:	e01d      	b.n	8008a82 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f001 fca6 	bl	800a39a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a4e:	2303      	movs	r3, #3
 8008a50:	75fb      	strb	r3, [r7, #23]
          break;
 8008a52:	e016      	b.n	8008a82 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	2b03      	cmp	r3, #3
 8008a5e:	d00f      	beq.n	8008a80 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008a60:	6839      	ldr	r1, [r7, #0]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f001 fc99 	bl	800a39a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008a6c:	e008      	b.n	8008a80 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008a6e:	6839      	ldr	r1, [r7, #0]
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f001 fc92 	bl	800a39a <USBD_CtlError>
          ret = USBD_FAIL;
 8008a76:	2303      	movs	r3, #3
 8008a78:	75fb      	strb	r3, [r7, #23]
          break;
 8008a7a:	e002      	b.n	8008a82 <USBD_CDC_Setup+0x19e>
          break;
 8008a7c:	bf00      	nop
 8008a7e:	e008      	b.n	8008a92 <USBD_CDC_Setup+0x1ae>
          break;
 8008a80:	bf00      	nop
      }
      break;
 8008a82:	e006      	b.n	8008a92 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008a84:	6839      	ldr	r1, [r7, #0]
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f001 fc87 	bl	800a39a <USBD_CtlError>
      ret = USBD_FAIL;
 8008a8c:	2303      	movs	r3, #3
 8008a8e:	75fb      	strb	r3, [r7, #23]
      break;
 8008a90:	bf00      	nop
  }

  return (uint8_t)ret;
 8008a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3718      	adds	r7, #24
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008aae:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	32b0      	adds	r2, #176	@ 0xb0
 8008aba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d101      	bne.n	8008ac6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e065      	b.n	8008b92 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	32b0      	adds	r2, #176	@ 0xb0
 8008ad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ad4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008ad6:	78fb      	ldrb	r3, [r7, #3]
 8008ad8:	f003 020f 	and.w	r2, r3, #15
 8008adc:	6879      	ldr	r1, [r7, #4]
 8008ade:	4613      	mov	r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	4413      	add	r3, r2
 8008ae4:	009b      	lsls	r3, r3, #2
 8008ae6:	440b      	add	r3, r1
 8008ae8:	3318      	adds	r3, #24
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d02f      	beq.n	8008b50 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008af0:	78fb      	ldrb	r3, [r7, #3]
 8008af2:	f003 020f 	and.w	r2, r3, #15
 8008af6:	6879      	ldr	r1, [r7, #4]
 8008af8:	4613      	mov	r3, r2
 8008afa:	009b      	lsls	r3, r3, #2
 8008afc:	4413      	add	r3, r2
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	440b      	add	r3, r1
 8008b02:	3318      	adds	r3, #24
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	78fb      	ldrb	r3, [r7, #3]
 8008b08:	f003 010f 	and.w	r1, r3, #15
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	460b      	mov	r3, r1
 8008b10:	00db      	lsls	r3, r3, #3
 8008b12:	440b      	add	r3, r1
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	4403      	add	r3, r0
 8008b18:	331c      	adds	r3, #28
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008b20:	fb01 f303 	mul.w	r3, r1, r3
 8008b24:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d112      	bne.n	8008b50 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008b2a:	78fb      	ldrb	r3, [r7, #3]
 8008b2c:	f003 020f 	and.w	r2, r3, #15
 8008b30:	6879      	ldr	r1, [r7, #4]
 8008b32:	4613      	mov	r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	440b      	add	r3, r1
 8008b3c:	3318      	adds	r3, #24
 8008b3e:	2200      	movs	r2, #0
 8008b40:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008b42:	78f9      	ldrb	r1, [r7, #3]
 8008b44:	2300      	movs	r3, #0
 8008b46:	2200      	movs	r2, #0
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f002 f9a4 	bl	800ae96 <USBD_LL_Transmit>
 8008b4e:	e01f      	b.n	8008b90 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b5e:	687a      	ldr	r2, [r7, #4]
 8008b60:	33b0      	adds	r3, #176	@ 0xb0
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	4413      	add	r3, r2
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d010      	beq.n	8008b90 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	33b0      	adds	r3, #176	@ 0xb0
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	68ba      	ldr	r2, [r7, #8]
 8008b82:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008b86:	68ba      	ldr	r2, [r7, #8]
 8008b88:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008b8c:	78fa      	ldrb	r2, [r7, #3]
 8008b8e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3710      	adds	r7, #16
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}

08008b9a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b084      	sub	sp, #16
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	460b      	mov	r3, r1
 8008ba4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	32b0      	adds	r2, #176	@ 0xb0
 8008bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bb4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	32b0      	adds	r2, #176	@ 0xb0
 8008bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d101      	bne.n	8008bcc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e01a      	b.n	8008c02 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008bcc:	78fb      	ldrb	r3, [r7, #3]
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f002 f9a2 	bl	800af1a <USBD_LL_GetRxDataSize>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	33b0      	adds	r3, #176	@ 0xb0
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	4413      	add	r3, r2
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	68fa      	ldr	r2, [r7, #12]
 8008bf2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	32b0      	adds	r2, #176	@ 0xb0
 8008c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c20:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d101      	bne.n	8008c2c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	e024      	b.n	8008c76 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	33b0      	adds	r3, #176	@ 0xb0
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	4413      	add	r3, r2
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d019      	beq.n	8008c74 <USBD_CDC_EP0_RxReady+0x6a>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008c46:	2bff      	cmp	r3, #255	@ 0xff
 8008c48:	d014      	beq.n	8008c74 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	33b0      	adds	r3, #176	@ 0xb0
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008c62:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008c6a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	22ff      	movs	r2, #255	@ 0xff
 8008c70:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
	...

08008c80 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008c88:	2182      	movs	r1, #130	@ 0x82
 8008c8a:	4818      	ldr	r0, [pc, #96]	@ (8008cec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008c8c:	f000 fd4f 	bl	800972e <USBD_GetEpDesc>
 8008c90:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008c92:	2101      	movs	r1, #1
 8008c94:	4815      	ldr	r0, [pc, #84]	@ (8008cec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008c96:	f000 fd4a 	bl	800972e <USBD_GetEpDesc>
 8008c9a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008c9c:	2181      	movs	r1, #129	@ 0x81
 8008c9e:	4813      	ldr	r0, [pc, #76]	@ (8008cec <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008ca0:	f000 fd45 	bl	800972e <USBD_GetEpDesc>
 8008ca4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d002      	beq.n	8008cb2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	2210      	movs	r2, #16
 8008cb0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d006      	beq.n	8008cc6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cc0:	711a      	strb	r2, [r3, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d006      	beq.n	8008cda <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cd4:	711a      	strb	r2, [r3, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2243      	movs	r2, #67	@ 0x43
 8008cde:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008ce0:	4b02      	ldr	r3, [pc, #8]	@ (8008cec <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3718      	adds	r7, #24
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	20000060 	.word	0x20000060

08008cf0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b086      	sub	sp, #24
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008cf8:	2182      	movs	r1, #130	@ 0x82
 8008cfa:	4818      	ldr	r0, [pc, #96]	@ (8008d5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008cfc:	f000 fd17 	bl	800972e <USBD_GetEpDesc>
 8008d00:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d02:	2101      	movs	r1, #1
 8008d04:	4815      	ldr	r0, [pc, #84]	@ (8008d5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d06:	f000 fd12 	bl	800972e <USBD_GetEpDesc>
 8008d0a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d0c:	2181      	movs	r1, #129	@ 0x81
 8008d0e:	4813      	ldr	r0, [pc, #76]	@ (8008d5c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d10:	f000 fd0d 	bl	800972e <USBD_GetEpDesc>
 8008d14:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d002      	beq.n	8008d22 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	2210      	movs	r2, #16
 8008d20:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d006      	beq.n	8008d36 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	711a      	strb	r2, [r3, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f042 0202 	orr.w	r2, r2, #2
 8008d34:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d006      	beq.n	8008d4a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	711a      	strb	r2, [r3, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f042 0202 	orr.w	r2, r2, #2
 8008d48:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2243      	movs	r2, #67	@ 0x43
 8008d4e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d50:	4b02      	ldr	r3, [pc, #8]	@ (8008d5c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	20000060 	.word	0x20000060

08008d60 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b086      	sub	sp, #24
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d68:	2182      	movs	r1, #130	@ 0x82
 8008d6a:	4818      	ldr	r0, [pc, #96]	@ (8008dcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d6c:	f000 fcdf 	bl	800972e <USBD_GetEpDesc>
 8008d70:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d72:	2101      	movs	r1, #1
 8008d74:	4815      	ldr	r0, [pc, #84]	@ (8008dcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d76:	f000 fcda 	bl	800972e <USBD_GetEpDesc>
 8008d7a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d7c:	2181      	movs	r1, #129	@ 0x81
 8008d7e:	4813      	ldr	r0, [pc, #76]	@ (8008dcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008d80:	f000 fcd5 	bl	800972e <USBD_GetEpDesc>
 8008d84:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d002      	beq.n	8008d92 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	2210      	movs	r2, #16
 8008d90:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d006      	beq.n	8008da6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008da0:	711a      	strb	r2, [r3, #4]
 8008da2:	2200      	movs	r2, #0
 8008da4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d006      	beq.n	8008dba <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2200      	movs	r2, #0
 8008db0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008db4:	711a      	strb	r2, [r3, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2243      	movs	r2, #67	@ 0x43
 8008dbe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dc0:	4b02      	ldr	r3, [pc, #8]	@ (8008dcc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3718      	adds	r7, #24
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	20000060 	.word	0x20000060

08008dd0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	220a      	movs	r2, #10
 8008ddc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008dde:	4b03      	ldr	r3, [pc, #12]	@ (8008dec <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr
 8008dec:	2000001c 	.word	0x2000001c

08008df0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d101      	bne.n	8008e04 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008e00:	2303      	movs	r3, #3
 8008e02:	e009      	b.n	8008e18 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	33b0      	adds	r3, #176	@ 0xb0
 8008e0e:	009b      	lsls	r3, r3, #2
 8008e10:	4413      	add	r3, r2
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	32b0      	adds	r2, #176	@ 0xb0
 8008e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e3e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d101      	bne.n	8008e4a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e008      	b.n	8008e5c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	371c      	adds	r7, #28
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	32b0      	adds	r2, #176	@ 0xb0
 8008e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e80:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d101      	bne.n	8008e8c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e004      	b.n	8008e96 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
	...

08008ea4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	32b0      	adds	r2, #176	@ 0xb0
 8008eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eba:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d101      	bne.n	8008eca <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e025      	b.n	8008f16 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d11f      	bne.n	8008f14 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008edc:	4b10      	ldr	r3, [pc, #64]	@ (8008f20 <USBD_CDC_TransmitPacket+0x7c>)
 8008ede:	781b      	ldrb	r3, [r3, #0]
 8008ee0:	f003 020f 	and.w	r2, r3, #15
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	4613      	mov	r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	4413      	add	r3, r2
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	4403      	add	r3, r0
 8008ef6:	3318      	adds	r3, #24
 8008ef8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008efa:	4b09      	ldr	r3, [pc, #36]	@ (8008f20 <USBD_CDC_TransmitPacket+0x7c>)
 8008efc:	7819      	ldrb	r1, [r3, #0]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f001 ffc3 	bl	800ae96 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008f10:	2300      	movs	r3, #0
 8008f12:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	200000a3 	.word	0x200000a3

08008f24 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	32b0      	adds	r2, #176	@ 0xb0
 8008f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f3a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	32b0      	adds	r2, #176	@ 0xb0
 8008f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008f4e:	2303      	movs	r3, #3
 8008f50:	e018      	b.n	8008f84 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	7c1b      	ldrb	r3, [r3, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10a      	bne.n	8008f70 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f8c <USBD_CDC_ReceivePacket+0x68>)
 8008f5c:	7819      	ldrb	r1, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008f64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 ffb5 	bl	800aed8 <USBD_LL_PrepareReceive>
 8008f6e:	e008      	b.n	8008f82 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f70:	4b06      	ldr	r3, [pc, #24]	@ (8008f8c <USBD_CDC_ReceivePacket+0x68>)
 8008f72:	7819      	ldrb	r1, [r3, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008f7a:	2340      	movs	r3, #64	@ 0x40
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f001 ffab 	bl	800aed8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	200000a4 	.word	0x200000a4

08008f90 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b086      	sub	sp, #24
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d101      	bne.n	8008fa8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e01f      	b.n	8008fe8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d003      	beq.n	8008fce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2201      	movs	r2, #1
 8008fd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	79fa      	ldrb	r2, [r7, #7]
 8008fda:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f001 fe25 	bl	800ac2c <USBD_LL_Init>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3718      	adds	r7, #24
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d101      	bne.n	8009008 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009004:	2303      	movs	r3, #3
 8009006:	e025      	b.n	8009054 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	32ae      	adds	r2, #174	@ 0xae
 800901a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800901e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00f      	beq.n	8009044 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	32ae      	adds	r2, #174	@ 0xae
 800902e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009034:	f107 020e 	add.w	r2, r7, #14
 8009038:	4610      	mov	r0, r2
 800903a:	4798      	blx	r3
 800903c:	4602      	mov	r2, r0
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009052:	2300      	movs	r3, #0
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f001 fe2d 	bl	800acc4 <USBD_LL_Start>
 800906a:	4603      	mov	r3, r0
}
 800906c:	4618      	mov	r0, r3
 800906e:	3708      	adds	r7, #8
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800907c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800907e:	4618      	mov	r0, r3
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800908a:	b580      	push	{r7, lr}
 800908c:	b084      	sub	sp, #16
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
 8009092:	460b      	mov	r3, r1
 8009094:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009096:	2300      	movs	r3, #0
 8009098:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d009      	beq.n	80090b8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	78fa      	ldrb	r2, [r7, #3]
 80090ae:	4611      	mov	r1, r2
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	4798      	blx	r3
 80090b4:	4603      	mov	r3, r0
 80090b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80090b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}

080090c2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b084      	sub	sp, #16
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
 80090ca:	460b      	mov	r3, r1
 80090cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ce:	2300      	movs	r3, #0
 80090d0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	4611      	mov	r1, r2
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	4798      	blx	r3
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d001      	beq.n	80090ec <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80090e8:	2303      	movs	r3, #3
 80090ea:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80090ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3710      	adds	r7, #16
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b084      	sub	sp, #16
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
 80090fe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	4618      	mov	r0, r3
 800910a:	f001 f90c 	bl	800a326 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800911c:	461a      	mov	r2, r3
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800912a:	f003 031f 	and.w	r3, r3, #31
 800912e:	2b02      	cmp	r3, #2
 8009130:	d01a      	beq.n	8009168 <USBD_LL_SetupStage+0x72>
 8009132:	2b02      	cmp	r3, #2
 8009134:	d822      	bhi.n	800917c <USBD_LL_SetupStage+0x86>
 8009136:	2b00      	cmp	r3, #0
 8009138:	d002      	beq.n	8009140 <USBD_LL_SetupStage+0x4a>
 800913a:	2b01      	cmp	r3, #1
 800913c:	d00a      	beq.n	8009154 <USBD_LL_SetupStage+0x5e>
 800913e:	e01d      	b.n	800917c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009146:	4619      	mov	r1, r3
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fb63 	bl	8009814 <USBD_StdDevReq>
 800914e:	4603      	mov	r3, r0
 8009150:	73fb      	strb	r3, [r7, #15]
      break;
 8009152:	e020      	b.n	8009196 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800915a:	4619      	mov	r1, r3
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fbcb 	bl	80098f8 <USBD_StdItfReq>
 8009162:	4603      	mov	r3, r0
 8009164:	73fb      	strb	r3, [r7, #15]
      break;
 8009166:	e016      	b.n	8009196 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800916e:	4619      	mov	r1, r3
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f000 fc2d 	bl	80099d0 <USBD_StdEPReq>
 8009176:	4603      	mov	r3, r0
 8009178:	73fb      	strb	r3, [r7, #15]
      break;
 800917a:	e00c      	b.n	8009196 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009182:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009186:	b2db      	uxtb	r3, r3
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f001 fdfa 	bl	800ad84 <USBD_LL_StallEP>
 8009190:	4603      	mov	r3, r0
 8009192:	73fb      	strb	r3, [r7, #15]
      break;
 8009194:	bf00      	nop
  }

  return ret;
 8009196:	7bfb      	ldrb	r3, [r7, #15]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b086      	sub	sp, #24
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	460b      	mov	r3, r1
 80091aa:	607a      	str	r2, [r7, #4]
 80091ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80091ae:	2300      	movs	r3, #0
 80091b0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80091b2:	7afb      	ldrb	r3, [r7, #11]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d16e      	bne.n	8009296 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80091be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80091c6:	2b03      	cmp	r3, #3
 80091c8:	f040 8098 	bne.w	80092fc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80091cc:	693b      	ldr	r3, [r7, #16]
 80091ce:	689a      	ldr	r2, [r3, #8]
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d913      	bls.n	8009200 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	689a      	ldr	r2, [r3, #8]
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	68db      	ldr	r3, [r3, #12]
 80091e0:	1ad2      	subs	r2, r2, r3
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	68da      	ldr	r2, [r3, #12]
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	4293      	cmp	r3, r2
 80091f0:	bf28      	it	cs
 80091f2:	4613      	movcs	r3, r2
 80091f4:	461a      	mov	r2, r3
 80091f6:	6879      	ldr	r1, [r7, #4]
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f001 f994 	bl	800a526 <USBD_CtlContinueRx>
 80091fe:	e07d      	b.n	80092fc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009206:	f003 031f 	and.w	r3, r3, #31
 800920a:	2b02      	cmp	r3, #2
 800920c:	d014      	beq.n	8009238 <USBD_LL_DataOutStage+0x98>
 800920e:	2b02      	cmp	r3, #2
 8009210:	d81d      	bhi.n	800924e <USBD_LL_DataOutStage+0xae>
 8009212:	2b00      	cmp	r3, #0
 8009214:	d002      	beq.n	800921c <USBD_LL_DataOutStage+0x7c>
 8009216:	2b01      	cmp	r3, #1
 8009218:	d003      	beq.n	8009222 <USBD_LL_DataOutStage+0x82>
 800921a:	e018      	b.n	800924e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800921c:	2300      	movs	r3, #0
 800921e:	75bb      	strb	r3, [r7, #22]
            break;
 8009220:	e018      	b.n	8009254 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009228:	b2db      	uxtb	r3, r3
 800922a:	4619      	mov	r1, r3
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f000 fa64 	bl	80096fa <USBD_CoreFindIF>
 8009232:	4603      	mov	r3, r0
 8009234:	75bb      	strb	r3, [r7, #22]
            break;
 8009236:	e00d      	b.n	8009254 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800923e:	b2db      	uxtb	r3, r3
 8009240:	4619      	mov	r1, r3
 8009242:	68f8      	ldr	r0, [r7, #12]
 8009244:	f000 fa66 	bl	8009714 <USBD_CoreFindEP>
 8009248:	4603      	mov	r3, r0
 800924a:	75bb      	strb	r3, [r7, #22]
            break;
 800924c:	e002      	b.n	8009254 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800924e:	2300      	movs	r3, #0
 8009250:	75bb      	strb	r3, [r7, #22]
            break;
 8009252:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009254:	7dbb      	ldrb	r3, [r7, #22]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d119      	bne.n	800928e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009260:	b2db      	uxtb	r3, r3
 8009262:	2b03      	cmp	r3, #3
 8009264:	d113      	bne.n	800928e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009266:	7dba      	ldrb	r2, [r7, #22]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	32ae      	adds	r2, #174	@ 0xae
 800926c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00b      	beq.n	800928e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009276:	7dba      	ldrb	r2, [r7, #22]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800927e:	7dba      	ldrb	r2, [r7, #22]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	32ae      	adds	r2, #174	@ 0xae
 8009284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f001 f95a 	bl	800a548 <USBD_CtlSendStatus>
 8009294:	e032      	b.n	80092fc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009296:	7afb      	ldrb	r3, [r7, #11]
 8009298:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800929c:	b2db      	uxtb	r3, r3
 800929e:	4619      	mov	r1, r3
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f000 fa37 	bl	8009714 <USBD_CoreFindEP>
 80092a6:	4603      	mov	r3, r0
 80092a8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80092aa:	7dbb      	ldrb	r3, [r7, #22]
 80092ac:	2bff      	cmp	r3, #255	@ 0xff
 80092ae:	d025      	beq.n	80092fc <USBD_LL_DataOutStage+0x15c>
 80092b0:	7dbb      	ldrb	r3, [r7, #22]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d122      	bne.n	80092fc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b03      	cmp	r3, #3
 80092c0:	d117      	bne.n	80092f2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80092c2:	7dba      	ldrb	r2, [r7, #22]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	32ae      	adds	r2, #174	@ 0xae
 80092c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00f      	beq.n	80092f2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80092d2:	7dba      	ldrb	r2, [r7, #22]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80092da:	7dba      	ldrb	r2, [r7, #22]
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	32ae      	adds	r2, #174	@ 0xae
 80092e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	7afa      	ldrb	r2, [r7, #11]
 80092e8:	4611      	mov	r1, r2
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	4798      	blx	r3
 80092ee:	4603      	mov	r3, r0
 80092f0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80092f2:	7dfb      	ldrb	r3, [r7, #23]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d001      	beq.n	80092fc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80092f8:	7dfb      	ldrb	r3, [r7, #23]
 80092fa:	e000      	b.n	80092fe <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3718      	adds	r7, #24
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b086      	sub	sp, #24
 800930a:	af00      	add	r7, sp, #0
 800930c:	60f8      	str	r0, [r7, #12]
 800930e:	460b      	mov	r3, r1
 8009310:	607a      	str	r2, [r7, #4]
 8009312:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009314:	7afb      	ldrb	r3, [r7, #11]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d16f      	bne.n	80093fa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	3314      	adds	r3, #20
 800931e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009326:	2b02      	cmp	r3, #2
 8009328:	d15a      	bne.n	80093e0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	689a      	ldr	r2, [r3, #8]
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	429a      	cmp	r2, r3
 8009334:	d914      	bls.n	8009360 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	689a      	ldr	r2, [r3, #8]
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	1ad2      	subs	r2, r2, r3
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	461a      	mov	r2, r3
 800934a:	6879      	ldr	r1, [r7, #4]
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f001 f8bc 	bl	800a4ca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009352:	2300      	movs	r3, #0
 8009354:	2200      	movs	r2, #0
 8009356:	2100      	movs	r1, #0
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f001 fdbd 	bl	800aed8 <USBD_LL_PrepareReceive>
 800935e:	e03f      	b.n	80093e0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	68da      	ldr	r2, [r3, #12]
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	429a      	cmp	r2, r3
 800936a:	d11c      	bne.n	80093a6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	685a      	ldr	r2, [r3, #4]
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009374:	429a      	cmp	r2, r3
 8009376:	d316      	bcc.n	80093a6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	685a      	ldr	r2, [r3, #4]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009382:	429a      	cmp	r2, r3
 8009384:	d20f      	bcs.n	80093a6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009386:	2200      	movs	r2, #0
 8009388:	2100      	movs	r1, #0
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f001 f89d 	bl	800a4ca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2200      	movs	r2, #0
 8009394:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009398:	2300      	movs	r3, #0
 800939a:	2200      	movs	r2, #0
 800939c:	2100      	movs	r1, #0
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f001 fd9a 	bl	800aed8 <USBD_LL_PrepareReceive>
 80093a4:	e01c      	b.n	80093e0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b03      	cmp	r3, #3
 80093b0:	d10f      	bne.n	80093d2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d009      	beq.n	80093d2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2200      	movs	r2, #0
 80093c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80093d2:	2180      	movs	r1, #128	@ 0x80
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f001 fcd5 	bl	800ad84 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80093da:	68f8      	ldr	r0, [r7, #12]
 80093dc:	f001 f8c7 	bl	800a56e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d03a      	beq.n	8009460 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f7ff fe42 	bl	8009074 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80093f8:	e032      	b.n	8009460 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80093fa:	7afb      	ldrb	r3, [r7, #11]
 80093fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009400:	b2db      	uxtb	r3, r3
 8009402:	4619      	mov	r1, r3
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f000 f985 	bl	8009714 <USBD_CoreFindEP>
 800940a:	4603      	mov	r3, r0
 800940c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800940e:	7dfb      	ldrb	r3, [r7, #23]
 8009410:	2bff      	cmp	r3, #255	@ 0xff
 8009412:	d025      	beq.n	8009460 <USBD_LL_DataInStage+0x15a>
 8009414:	7dfb      	ldrb	r3, [r7, #23]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d122      	bne.n	8009460 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b03      	cmp	r3, #3
 8009424:	d11c      	bne.n	8009460 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009426:	7dfa      	ldrb	r2, [r7, #23]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	32ae      	adds	r2, #174	@ 0xae
 800942c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d014      	beq.n	8009460 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009436:	7dfa      	ldrb	r2, [r7, #23]
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800943e:	7dfa      	ldrb	r2, [r7, #23]
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	32ae      	adds	r2, #174	@ 0xae
 8009444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	7afa      	ldrb	r2, [r7, #11]
 800944c:	4611      	mov	r1, r2
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	4798      	blx	r3
 8009452:	4603      	mov	r3, r0
 8009454:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009456:	7dbb      	ldrb	r3, [r7, #22]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d001      	beq.n	8009460 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800945c:	7dbb      	ldrb	r3, [r7, #22]
 800945e:	e000      	b.n	8009462 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009460:	2300      	movs	r3, #0
}
 8009462:	4618      	mov	r0, r3
 8009464:	3718      	adds	r7, #24
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009472:	2300      	movs	r3, #0
 8009474:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2201      	movs	r2, #1
 800947a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2200      	movs	r2, #0
 800948a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d014      	beq.n	80094d0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00e      	beq.n	80094d0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	6852      	ldr	r2, [r2, #4]
 80094be:	b2d2      	uxtb	r2, r2
 80094c0:	4611      	mov	r1, r2
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	4798      	blx	r3
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d001      	beq.n	80094d0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80094cc:	2303      	movs	r3, #3
 80094ce:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094d0:	2340      	movs	r3, #64	@ 0x40
 80094d2:	2200      	movs	r2, #0
 80094d4:	2100      	movs	r1, #0
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f001 fc0f 	bl	800acfa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2240      	movs	r2, #64	@ 0x40
 80094e8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094ec:	2340      	movs	r3, #64	@ 0x40
 80094ee:	2200      	movs	r2, #0
 80094f0:	2180      	movs	r1, #128	@ 0x80
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f001 fc01 	bl	800acfa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2201      	movs	r2, #1
 80094fc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2240      	movs	r2, #64	@ 0x40
 8009502:	621a      	str	r2, [r3, #32]

  return ret;
 8009504:	7bfb      	ldrb	r3, [r7, #15]
}
 8009506:	4618      	mov	r0, r3
 8009508:	3710      	adds	r7, #16
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800950e:	b480      	push	{r7}
 8009510:	b083      	sub	sp, #12
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	460b      	mov	r3, r1
 8009518:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	78fa      	ldrb	r2, [r7, #3]
 800951e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009520:	2300      	movs	r3, #0
}
 8009522:	4618      	mov	r0, r3
 8009524:	370c      	adds	r7, #12
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr

0800952e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800952e:	b480      	push	{r7}
 8009530:	b083      	sub	sp, #12
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800953c:	b2db      	uxtb	r3, r3
 800953e:	2b04      	cmp	r3, #4
 8009540:	d006      	beq.n	8009550 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009548:	b2da      	uxtb	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2204      	movs	r2, #4
 8009554:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	370c      	adds	r7, #12
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr

08009566 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009566:	b480      	push	{r7}
 8009568:	b083      	sub	sp, #12
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b04      	cmp	r3, #4
 8009578:	d106      	bne.n	8009588 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009580:	b2da      	uxtb	r2, r3
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	370c      	adds	r7, #12
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009596:	b580      	push	{r7, lr}
 8009598:	b082      	sub	sp, #8
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d110      	bne.n	80095cc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d00b      	beq.n	80095cc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095ba:	69db      	ldr	r3, [r3, #28]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d005      	beq.n	80095cc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095c6:	69db      	ldr	r3, [r3, #28]
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3708      	adds	r7, #8
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b082      	sub	sp, #8
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
 80095de:	460b      	mov	r3, r1
 80095e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	32ae      	adds	r2, #174	@ 0xae
 80095ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d101      	bne.n	80095f8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80095f4:	2303      	movs	r3, #3
 80095f6:	e01c      	b.n	8009632 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b03      	cmp	r3, #3
 8009602:	d115      	bne.n	8009630 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	32ae      	adds	r2, #174	@ 0xae
 800960e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009612:	6a1b      	ldr	r3, [r3, #32]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00b      	beq.n	8009630 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	32ae      	adds	r2, #174	@ 0xae
 8009622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009626:	6a1b      	ldr	r3, [r3, #32]
 8009628:	78fa      	ldrb	r2, [r7, #3]
 800962a:	4611      	mov	r1, r2
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b082      	sub	sp, #8
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	460b      	mov	r3, r1
 8009644:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	32ae      	adds	r2, #174	@ 0xae
 8009650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d101      	bne.n	800965c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009658:	2303      	movs	r3, #3
 800965a:	e01c      	b.n	8009696 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009662:	b2db      	uxtb	r3, r3
 8009664:	2b03      	cmp	r3, #3
 8009666:	d115      	bne.n	8009694 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	32ae      	adds	r2, #174	@ 0xae
 8009672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00b      	beq.n	8009694 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	32ae      	adds	r2, #174	@ 0xae
 8009686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800968a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800968c:	78fa      	ldrb	r2, [r7, #3]
 800968e:	4611      	mov	r1, r2
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3708      	adds	r7, #8
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800969e:	b480      	push	{r7}
 80096a0:	b083      	sub	sp, #12
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80096a6:	2300      	movs	r3, #0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00e      	beq.n	80096f0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	6852      	ldr	r2, [r2, #4]
 80096de:	b2d2      	uxtb	r2, r2
 80096e0:	4611      	mov	r1, r2
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	4798      	blx	r3
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d001      	beq.n	80096f0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80096ec:	2303      	movs	r3, #3
 80096ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80096fa:	b480      	push	{r7}
 80096fc:	b083      	sub	sp, #12
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
 8009702:	460b      	mov	r3, r1
 8009704:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009706:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009708:	4618      	mov	r0, r3
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
 800971c:	460b      	mov	r3, r1
 800971e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009720:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009722:	4618      	mov	r0, r3
 8009724:	370c      	adds	r7, #12
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr

0800972e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b086      	sub	sp, #24
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	460b      	mov	r3, r1
 8009738:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009742:	2300      	movs	r3, #0
 8009744:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	885b      	ldrh	r3, [r3, #2]
 800974a:	b29b      	uxth	r3, r3
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	7812      	ldrb	r2, [r2, #0]
 8009750:	4293      	cmp	r3, r2
 8009752:	d91f      	bls.n	8009794 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800975a:	e013      	b.n	8009784 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800975c:	f107 030a 	add.w	r3, r7, #10
 8009760:	4619      	mov	r1, r3
 8009762:	6978      	ldr	r0, [r7, #20]
 8009764:	f000 f81b 	bl	800979e <USBD_GetNextDesc>
 8009768:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	785b      	ldrb	r3, [r3, #1]
 800976e:	2b05      	cmp	r3, #5
 8009770:	d108      	bne.n	8009784 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	789b      	ldrb	r3, [r3, #2]
 800977a:	78fa      	ldrb	r2, [r7, #3]
 800977c:	429a      	cmp	r2, r3
 800977e:	d008      	beq.n	8009792 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009780:	2300      	movs	r3, #0
 8009782:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	885b      	ldrh	r3, [r3, #2]
 8009788:	b29a      	uxth	r2, r3
 800978a:	897b      	ldrh	r3, [r7, #10]
 800978c:	429a      	cmp	r2, r3
 800978e:	d8e5      	bhi.n	800975c <USBD_GetEpDesc+0x2e>
 8009790:	e000      	b.n	8009794 <USBD_GetEpDesc+0x66>
          break;
 8009792:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009794:	693b      	ldr	r3, [r7, #16]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3718      	adds	r7, #24
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800979e:	b480      	push	{r7}
 80097a0:	b085      	sub	sp, #20
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
 80097a6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	7812      	ldrb	r2, [r2, #0]
 80097b4:	4413      	add	r3, r2
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	461a      	mov	r2, r3
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4413      	add	r3, r2
 80097c6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80097c8:	68fb      	ldr	r3, [r7, #12]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3714      	adds	r7, #20
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr

080097d6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b087      	sub	sp, #28
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	3301      	adds	r3, #1
 80097ec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	781b      	ldrb	r3, [r3, #0]
 80097f2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80097f4:	8a3b      	ldrh	r3, [r7, #16]
 80097f6:	021b      	lsls	r3, r3, #8
 80097f8:	b21a      	sxth	r2, r3
 80097fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80097fe:	4313      	orrs	r3, r2
 8009800:	b21b      	sxth	r3, r3
 8009802:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009804:	89fb      	ldrh	r3, [r7, #14]
}
 8009806:	4618      	mov	r0, r3
 8009808:	371c      	adds	r7, #28
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
	...

08009814 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800981e:	2300      	movs	r3, #0
 8009820:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	781b      	ldrb	r3, [r3, #0]
 8009826:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800982a:	2b40      	cmp	r3, #64	@ 0x40
 800982c:	d005      	beq.n	800983a <USBD_StdDevReq+0x26>
 800982e:	2b40      	cmp	r3, #64	@ 0x40
 8009830:	d857      	bhi.n	80098e2 <USBD_StdDevReq+0xce>
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00f      	beq.n	8009856 <USBD_StdDevReq+0x42>
 8009836:	2b20      	cmp	r3, #32
 8009838:	d153      	bne.n	80098e2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	32ae      	adds	r2, #174	@ 0xae
 8009844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	4798      	blx	r3
 8009850:	4603      	mov	r3, r0
 8009852:	73fb      	strb	r3, [r7, #15]
      break;
 8009854:	e04a      	b.n	80098ec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	785b      	ldrb	r3, [r3, #1]
 800985a:	2b09      	cmp	r3, #9
 800985c:	d83b      	bhi.n	80098d6 <USBD_StdDevReq+0xc2>
 800985e:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <USBD_StdDevReq+0x50>)
 8009860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009864:	080098b9 	.word	0x080098b9
 8009868:	080098cd 	.word	0x080098cd
 800986c:	080098d7 	.word	0x080098d7
 8009870:	080098c3 	.word	0x080098c3
 8009874:	080098d7 	.word	0x080098d7
 8009878:	08009897 	.word	0x08009897
 800987c:	0800988d 	.word	0x0800988d
 8009880:	080098d7 	.word	0x080098d7
 8009884:	080098af 	.word	0x080098af
 8009888:	080098a1 	.word	0x080098a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fa3c 	bl	8009d0c <USBD_GetDescriptor>
          break;
 8009894:	e024      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009896:	6839      	ldr	r1, [r7, #0]
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 fba1 	bl	8009fe0 <USBD_SetAddress>
          break;
 800989e:	e01f      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80098a0:	6839      	ldr	r1, [r7, #0]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 fbe0 	bl	800a068 <USBD_SetConfig>
 80098a8:	4603      	mov	r3, r0
 80098aa:	73fb      	strb	r3, [r7, #15]
          break;
 80098ac:	e018      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fc83 	bl	800a1bc <USBD_GetConfig>
          break;
 80098b6:	e013      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80098b8:	6839      	ldr	r1, [r7, #0]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fcb4 	bl	800a228 <USBD_GetStatus>
          break;
 80098c0:	e00e      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80098c2:	6839      	ldr	r1, [r7, #0]
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 fce3 	bl	800a290 <USBD_SetFeature>
          break;
 80098ca:	e009      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80098cc:	6839      	ldr	r1, [r7, #0]
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fd07 	bl	800a2e2 <USBD_ClrFeature>
          break;
 80098d4:	e004      	b.n	80098e0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80098d6:	6839      	ldr	r1, [r7, #0]
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 fd5e 	bl	800a39a <USBD_CtlError>
          break;
 80098de:	bf00      	nop
      }
      break;
 80098e0:	e004      	b.n	80098ec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80098e2:	6839      	ldr	r1, [r7, #0]
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f000 fd58 	bl	800a39a <USBD_CtlError>
      break;
 80098ea:	bf00      	nop
  }

  return ret;
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop

080098f8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800990e:	2b40      	cmp	r3, #64	@ 0x40
 8009910:	d005      	beq.n	800991e <USBD_StdItfReq+0x26>
 8009912:	2b40      	cmp	r3, #64	@ 0x40
 8009914:	d852      	bhi.n	80099bc <USBD_StdItfReq+0xc4>
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <USBD_StdItfReq+0x26>
 800991a:	2b20      	cmp	r3, #32
 800991c:	d14e      	bne.n	80099bc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009924:	b2db      	uxtb	r3, r3
 8009926:	3b01      	subs	r3, #1
 8009928:	2b02      	cmp	r3, #2
 800992a:	d840      	bhi.n	80099ae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	889b      	ldrh	r3, [r3, #4]
 8009930:	b2db      	uxtb	r3, r3
 8009932:	2b01      	cmp	r3, #1
 8009934:	d836      	bhi.n	80099a4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	889b      	ldrh	r3, [r3, #4]
 800993a:	b2db      	uxtb	r3, r3
 800993c:	4619      	mov	r1, r3
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f7ff fedb 	bl	80096fa <USBD_CoreFindIF>
 8009944:	4603      	mov	r3, r0
 8009946:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009948:	7bbb      	ldrb	r3, [r7, #14]
 800994a:	2bff      	cmp	r3, #255	@ 0xff
 800994c:	d01d      	beq.n	800998a <USBD_StdItfReq+0x92>
 800994e:	7bbb      	ldrb	r3, [r7, #14]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d11a      	bne.n	800998a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009954:	7bba      	ldrb	r2, [r7, #14]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	32ae      	adds	r2, #174	@ 0xae
 800995a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d00f      	beq.n	8009984 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009964:	7bba      	ldrb	r2, [r7, #14]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800996c:	7bba      	ldrb	r2, [r7, #14]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	32ae      	adds	r2, #174	@ 0xae
 8009972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	4798      	blx	r3
 800997e:	4603      	mov	r3, r0
 8009980:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009982:	e004      	b.n	800998e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009984:	2303      	movs	r3, #3
 8009986:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009988:	e001      	b.n	800998e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800998a:	2303      	movs	r3, #3
 800998c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	88db      	ldrh	r3, [r3, #6]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d110      	bne.n	80099b8 <USBD_StdItfReq+0xc0>
 8009996:	7bfb      	ldrb	r3, [r7, #15]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d10d      	bne.n	80099b8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 fdd3 	bl	800a548 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80099a2:	e009      	b.n	80099b8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80099a4:	6839      	ldr	r1, [r7, #0]
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fcf7 	bl	800a39a <USBD_CtlError>
          break;
 80099ac:	e004      	b.n	80099b8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80099ae:	6839      	ldr	r1, [r7, #0]
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fcf2 	bl	800a39a <USBD_CtlError>
          break;
 80099b6:	e000      	b.n	80099ba <USBD_StdItfReq+0xc2>
          break;
 80099b8:	bf00      	nop
      }
      break;
 80099ba:	e004      	b.n	80099c6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80099bc:	6839      	ldr	r1, [r7, #0]
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 fceb 	bl	800a39a <USBD_CtlError>
      break;
 80099c4:	bf00      	nop
  }

  return ret;
 80099c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3710      	adds	r7, #16
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80099da:	2300      	movs	r3, #0
 80099dc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	889b      	ldrh	r3, [r3, #4]
 80099e2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	781b      	ldrb	r3, [r3, #0]
 80099e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099ec:	2b40      	cmp	r3, #64	@ 0x40
 80099ee:	d007      	beq.n	8009a00 <USBD_StdEPReq+0x30>
 80099f0:	2b40      	cmp	r3, #64	@ 0x40
 80099f2:	f200 817f 	bhi.w	8009cf4 <USBD_StdEPReq+0x324>
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d02a      	beq.n	8009a50 <USBD_StdEPReq+0x80>
 80099fa:	2b20      	cmp	r3, #32
 80099fc:	f040 817a 	bne.w	8009cf4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009a00:	7bbb      	ldrb	r3, [r7, #14]
 8009a02:	4619      	mov	r1, r3
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f7ff fe85 	bl	8009714 <USBD_CoreFindEP>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a0e:	7b7b      	ldrb	r3, [r7, #13]
 8009a10:	2bff      	cmp	r3, #255	@ 0xff
 8009a12:	f000 8174 	beq.w	8009cfe <USBD_StdEPReq+0x32e>
 8009a16:	7b7b      	ldrb	r3, [r7, #13]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f040 8170 	bne.w	8009cfe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009a1e:	7b7a      	ldrb	r2, [r7, #13]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009a26:	7b7a      	ldrb	r2, [r7, #13]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	32ae      	adds	r2, #174	@ 0xae
 8009a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f000 8163 	beq.w	8009cfe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009a38:	7b7a      	ldrb	r2, [r7, #13]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	32ae      	adds	r2, #174	@ 0xae
 8009a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	4798      	blx	r3
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009a4e:	e156      	b.n	8009cfe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	785b      	ldrb	r3, [r3, #1]
 8009a54:	2b03      	cmp	r3, #3
 8009a56:	d008      	beq.n	8009a6a <USBD_StdEPReq+0x9a>
 8009a58:	2b03      	cmp	r3, #3
 8009a5a:	f300 8145 	bgt.w	8009ce8 <USBD_StdEPReq+0x318>
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f000 809b 	beq.w	8009b9a <USBD_StdEPReq+0x1ca>
 8009a64:	2b01      	cmp	r3, #1
 8009a66:	d03c      	beq.n	8009ae2 <USBD_StdEPReq+0x112>
 8009a68:	e13e      	b.n	8009ce8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d002      	beq.n	8009a7c <USBD_StdEPReq+0xac>
 8009a76:	2b03      	cmp	r3, #3
 8009a78:	d016      	beq.n	8009aa8 <USBD_StdEPReq+0xd8>
 8009a7a:	e02c      	b.n	8009ad6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a7c:	7bbb      	ldrb	r3, [r7, #14]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00d      	beq.n	8009a9e <USBD_StdEPReq+0xce>
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
 8009a84:	2b80      	cmp	r3, #128	@ 0x80
 8009a86:	d00a      	beq.n	8009a9e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009a88:	7bbb      	ldrb	r3, [r7, #14]
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f001 f979 	bl	800ad84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a92:	2180      	movs	r1, #128	@ 0x80
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f001 f975 	bl	800ad84 <USBD_LL_StallEP>
 8009a9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a9c:	e020      	b.n	8009ae0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009a9e:	6839      	ldr	r1, [r7, #0]
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f000 fc7a 	bl	800a39a <USBD_CtlError>
              break;
 8009aa6:	e01b      	b.n	8009ae0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	885b      	ldrh	r3, [r3, #2]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d10e      	bne.n	8009ace <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009ab0:	7bbb      	ldrb	r3, [r7, #14]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d00b      	beq.n	8009ace <USBD_StdEPReq+0xfe>
 8009ab6:	7bbb      	ldrb	r3, [r7, #14]
 8009ab8:	2b80      	cmp	r3, #128	@ 0x80
 8009aba:	d008      	beq.n	8009ace <USBD_StdEPReq+0xfe>
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	88db      	ldrh	r3, [r3, #6]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d104      	bne.n	8009ace <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ac4:	7bbb      	ldrb	r3, [r7, #14]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f001 f95b 	bl	800ad84 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 fd3a 	bl	800a548 <USBD_CtlSendStatus>

              break;
 8009ad4:	e004      	b.n	8009ae0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009ad6:	6839      	ldr	r1, [r7, #0]
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 fc5e 	bl	800a39a <USBD_CtlError>
              break;
 8009ade:	bf00      	nop
          }
          break;
 8009ae0:	e107      	b.n	8009cf2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d002      	beq.n	8009af4 <USBD_StdEPReq+0x124>
 8009aee:	2b03      	cmp	r3, #3
 8009af0:	d016      	beq.n	8009b20 <USBD_StdEPReq+0x150>
 8009af2:	e04b      	b.n	8009b8c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009af4:	7bbb      	ldrb	r3, [r7, #14]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00d      	beq.n	8009b16 <USBD_StdEPReq+0x146>
 8009afa:	7bbb      	ldrb	r3, [r7, #14]
 8009afc:	2b80      	cmp	r3, #128	@ 0x80
 8009afe:	d00a      	beq.n	8009b16 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b00:	7bbb      	ldrb	r3, [r7, #14]
 8009b02:	4619      	mov	r1, r3
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f001 f93d 	bl	800ad84 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b0a:	2180      	movs	r1, #128	@ 0x80
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f001 f939 	bl	800ad84 <USBD_LL_StallEP>
 8009b12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b14:	e040      	b.n	8009b98 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009b16:	6839      	ldr	r1, [r7, #0]
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 fc3e 	bl	800a39a <USBD_CtlError>
              break;
 8009b1e:	e03b      	b.n	8009b98 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	885b      	ldrh	r3, [r3, #2]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d136      	bne.n	8009b96 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d004      	beq.n	8009b3c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009b32:	7bbb      	ldrb	r3, [r7, #14]
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f001 f943 	bl	800adc2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f000 fd03 	bl	800a548 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009b42:	7bbb      	ldrb	r3, [r7, #14]
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7ff fde4 	bl	8009714 <USBD_CoreFindEP>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009b50:	7b7b      	ldrb	r3, [r7, #13]
 8009b52:	2bff      	cmp	r3, #255	@ 0xff
 8009b54:	d01f      	beq.n	8009b96 <USBD_StdEPReq+0x1c6>
 8009b56:	7b7b      	ldrb	r3, [r7, #13]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d11c      	bne.n	8009b96 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009b5c:	7b7a      	ldrb	r2, [r7, #13]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009b64:	7b7a      	ldrb	r2, [r7, #13]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	32ae      	adds	r2, #174	@ 0xae
 8009b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d010      	beq.n	8009b96 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009b74:	7b7a      	ldrb	r2, [r7, #13]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	32ae      	adds	r2, #174	@ 0xae
 8009b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	6839      	ldr	r1, [r7, #0]
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	4798      	blx	r3
 8009b86:	4603      	mov	r3, r0
 8009b88:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009b8a:	e004      	b.n	8009b96 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009b8c:	6839      	ldr	r1, [r7, #0]
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 fc03 	bl	800a39a <USBD_CtlError>
              break;
 8009b94:	e000      	b.n	8009b98 <USBD_StdEPReq+0x1c8>
              break;
 8009b96:	bf00      	nop
          }
          break;
 8009b98:	e0ab      	b.n	8009cf2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d002      	beq.n	8009bac <USBD_StdEPReq+0x1dc>
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	d032      	beq.n	8009c10 <USBD_StdEPReq+0x240>
 8009baa:	e097      	b.n	8009cdc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009bac:	7bbb      	ldrb	r3, [r7, #14]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d007      	beq.n	8009bc2 <USBD_StdEPReq+0x1f2>
 8009bb2:	7bbb      	ldrb	r3, [r7, #14]
 8009bb4:	2b80      	cmp	r3, #128	@ 0x80
 8009bb6:	d004      	beq.n	8009bc2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fbed 	bl	800a39a <USBD_CtlError>
                break;
 8009bc0:	e091      	b.n	8009ce6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	da0b      	bge.n	8009be2 <USBD_StdEPReq+0x212>
 8009bca:	7bbb      	ldrb	r3, [r7, #14]
 8009bcc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	3310      	adds	r3, #16
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	4413      	add	r3, r2
 8009bde:	3304      	adds	r3, #4
 8009be0:	e00b      	b.n	8009bfa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009be2:	7bbb      	ldrb	r3, [r7, #14]
 8009be4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009be8:	4613      	mov	r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	4413      	add	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	3304      	adds	r3, #4
 8009bfa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	2202      	movs	r2, #2
 8009c06:	4619      	mov	r1, r3
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 fc43 	bl	800a494 <USBD_CtlSendData>
              break;
 8009c0e:	e06a      	b.n	8009ce6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	da11      	bge.n	8009c3c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009c18:	7bbb      	ldrb	r3, [r7, #14]
 8009c1a:	f003 020f 	and.w	r2, r3, #15
 8009c1e:	6879      	ldr	r1, [r7, #4]
 8009c20:	4613      	mov	r3, r2
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	4413      	add	r3, r2
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	440b      	add	r3, r1
 8009c2a:	3324      	adds	r3, #36	@ 0x24
 8009c2c:	881b      	ldrh	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d117      	bne.n	8009c62 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fbb0 	bl	800a39a <USBD_CtlError>
                  break;
 8009c3a:	e054      	b.n	8009ce6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009c3c:	7bbb      	ldrb	r3, [r7, #14]
 8009c3e:	f003 020f 	and.w	r2, r3, #15
 8009c42:	6879      	ldr	r1, [r7, #4]
 8009c44:	4613      	mov	r3, r2
 8009c46:	009b      	lsls	r3, r3, #2
 8009c48:	4413      	add	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	440b      	add	r3, r1
 8009c4e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009c52:	881b      	ldrh	r3, [r3, #0]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d104      	bne.n	8009c62 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fb9d 	bl	800a39a <USBD_CtlError>
                  break;
 8009c60:	e041      	b.n	8009ce6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	da0b      	bge.n	8009c82 <USBD_StdEPReq+0x2b2>
 8009c6a:	7bbb      	ldrb	r3, [r7, #14]
 8009c6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c70:	4613      	mov	r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	4413      	add	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	3310      	adds	r3, #16
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	3304      	adds	r3, #4
 8009c80:	e00b      	b.n	8009c9a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c82:	7bbb      	ldrb	r3, [r7, #14]
 8009c84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c88:	4613      	mov	r3, r2
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	4413      	add	r3, r2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c94:	687a      	ldr	r2, [r7, #4]
 8009c96:	4413      	add	r3, r2
 8009c98:	3304      	adds	r3, #4
 8009c9a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009c9c:	7bbb      	ldrb	r3, [r7, #14]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <USBD_StdEPReq+0x2d8>
 8009ca2:	7bbb      	ldrb	r3, [r7, #14]
 8009ca4:	2b80      	cmp	r3, #128	@ 0x80
 8009ca6:	d103      	bne.n	8009cb0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	2200      	movs	r2, #0
 8009cac:	601a      	str	r2, [r3, #0]
 8009cae:	e00e      	b.n	8009cce <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009cb0:	7bbb      	ldrb	r3, [r7, #14]
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f001 f8a3 	bl	800ae00 <USBD_LL_IsStallEP>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d003      	beq.n	8009cc8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	601a      	str	r2, [r3, #0]
 8009cc6:	e002      	b.n	8009cce <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	2202      	movs	r2, #2
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 fbdd 	bl	800a494 <USBD_CtlSendData>
              break;
 8009cda:	e004      	b.n	8009ce6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009cdc:	6839      	ldr	r1, [r7, #0]
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fb5b 	bl	800a39a <USBD_CtlError>
              break;
 8009ce4:	bf00      	nop
          }
          break;
 8009ce6:	e004      	b.n	8009cf2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009ce8:	6839      	ldr	r1, [r7, #0]
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fb55 	bl	800a39a <USBD_CtlError>
          break;
 8009cf0:	bf00      	nop
      }
      break;
 8009cf2:	e005      	b.n	8009d00 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009cf4:	6839      	ldr	r1, [r7, #0]
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fb4f 	bl	800a39a <USBD_CtlError>
      break;
 8009cfc:	e000      	b.n	8009d00 <USBD_StdEPReq+0x330>
      break;
 8009cfe:	bf00      	nop
  }

  return ret;
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
	...

08009d0c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d16:	2300      	movs	r3, #0
 8009d18:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	885b      	ldrh	r3, [r3, #2]
 8009d26:	0a1b      	lsrs	r3, r3, #8
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	2b06      	cmp	r3, #6
 8009d2e:	f200 8128 	bhi.w	8009f82 <USBD_GetDescriptor+0x276>
 8009d32:	a201      	add	r2, pc, #4	@ (adr r2, 8009d38 <USBD_GetDescriptor+0x2c>)
 8009d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d38:	08009d55 	.word	0x08009d55
 8009d3c:	08009d6d 	.word	0x08009d6d
 8009d40:	08009dad 	.word	0x08009dad
 8009d44:	08009f83 	.word	0x08009f83
 8009d48:	08009f83 	.word	0x08009f83
 8009d4c:	08009f23 	.word	0x08009f23
 8009d50:	08009f4f 	.word	0x08009f4f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	7c12      	ldrb	r2, [r2, #16]
 8009d60:	f107 0108 	add.w	r1, r7, #8
 8009d64:	4610      	mov	r0, r2
 8009d66:	4798      	blx	r3
 8009d68:	60f8      	str	r0, [r7, #12]
      break;
 8009d6a:	e112      	b.n	8009f92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	7c1b      	ldrb	r3, [r3, #16]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d10d      	bne.n	8009d90 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d7c:	f107 0208 	add.w	r2, r7, #8
 8009d80:	4610      	mov	r0, r2
 8009d82:	4798      	blx	r3
 8009d84:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009d8e:	e100      	b.n	8009f92 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d98:	f107 0208 	add.w	r2, r7, #8
 8009d9c:	4610      	mov	r0, r2
 8009d9e:	4798      	blx	r3
 8009da0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	3301      	adds	r3, #1
 8009da6:	2202      	movs	r2, #2
 8009da8:	701a      	strb	r2, [r3, #0]
      break;
 8009daa:	e0f2      	b.n	8009f92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	885b      	ldrh	r3, [r3, #2]
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	2b05      	cmp	r3, #5
 8009db4:	f200 80ac 	bhi.w	8009f10 <USBD_GetDescriptor+0x204>
 8009db8:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <USBD_GetDescriptor+0xb4>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009dd9 	.word	0x08009dd9
 8009dc4:	08009e0d 	.word	0x08009e0d
 8009dc8:	08009e41 	.word	0x08009e41
 8009dcc:	08009e75 	.word	0x08009e75
 8009dd0:	08009ea9 	.word	0x08009ea9
 8009dd4:	08009edd 	.word	0x08009edd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00b      	beq.n	8009dfc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	7c12      	ldrb	r2, [r2, #16]
 8009df0:	f107 0108 	add.w	r1, r7, #8
 8009df4:	4610      	mov	r0, r2
 8009df6:	4798      	blx	r3
 8009df8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009dfa:	e091      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009dfc:	6839      	ldr	r1, [r7, #0]
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 facb 	bl	800a39a <USBD_CtlError>
            err++;
 8009e04:	7afb      	ldrb	r3, [r7, #11]
 8009e06:	3301      	adds	r3, #1
 8009e08:	72fb      	strb	r3, [r7, #11]
          break;
 8009e0a:	e089      	b.n	8009f20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d00b      	beq.n	8009e30 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	7c12      	ldrb	r2, [r2, #16]
 8009e24:	f107 0108 	add.w	r1, r7, #8
 8009e28:	4610      	mov	r0, r2
 8009e2a:	4798      	blx	r3
 8009e2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e2e:	e077      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e30:	6839      	ldr	r1, [r7, #0]
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fab1 	bl	800a39a <USBD_CtlError>
            err++;
 8009e38:	7afb      	ldrb	r3, [r7, #11]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e3e:	e06f      	b.n	8009f20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d00b      	beq.n	8009e64 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	687a      	ldr	r2, [r7, #4]
 8009e56:	7c12      	ldrb	r2, [r2, #16]
 8009e58:	f107 0108 	add.w	r1, r7, #8
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	4798      	blx	r3
 8009e60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e62:	e05d      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e64:	6839      	ldr	r1, [r7, #0]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fa97 	bl	800a39a <USBD_CtlError>
            err++;
 8009e6c:	7afb      	ldrb	r3, [r7, #11]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	72fb      	strb	r3, [r7, #11]
          break;
 8009e72:	e055      	b.n	8009f20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e7a:	691b      	ldr	r3, [r3, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d00b      	beq.n	8009e98 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	7c12      	ldrb	r2, [r2, #16]
 8009e8c:	f107 0108 	add.w	r1, r7, #8
 8009e90:	4610      	mov	r0, r2
 8009e92:	4798      	blx	r3
 8009e94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e96:	e043      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e98:	6839      	ldr	r1, [r7, #0]
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 fa7d 	bl	800a39a <USBD_CtlError>
            err++;
 8009ea0:	7afb      	ldrb	r3, [r7, #11]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ea6:	e03b      	b.n	8009f20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eae:	695b      	ldr	r3, [r3, #20]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d00b      	beq.n	8009ecc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eba:	695b      	ldr	r3, [r3, #20]
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	7c12      	ldrb	r2, [r2, #16]
 8009ec0:	f107 0108 	add.w	r1, r7, #8
 8009ec4:	4610      	mov	r0, r2
 8009ec6:	4798      	blx	r3
 8009ec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009eca:	e029      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ecc:	6839      	ldr	r1, [r7, #0]
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f000 fa63 	bl	800a39a <USBD_CtlError>
            err++;
 8009ed4:	7afb      	ldrb	r3, [r7, #11]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	72fb      	strb	r3, [r7, #11]
          break;
 8009eda:	e021      	b.n	8009f20 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ee2:	699b      	ldr	r3, [r3, #24]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00b      	beq.n	8009f00 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eee:	699b      	ldr	r3, [r3, #24]
 8009ef0:	687a      	ldr	r2, [r7, #4]
 8009ef2:	7c12      	ldrb	r2, [r2, #16]
 8009ef4:	f107 0108 	add.w	r1, r7, #8
 8009ef8:	4610      	mov	r0, r2
 8009efa:	4798      	blx	r3
 8009efc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009efe:	e00f      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f00:	6839      	ldr	r1, [r7, #0]
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 fa49 	bl	800a39a <USBD_CtlError>
            err++;
 8009f08:	7afb      	ldrb	r3, [r7, #11]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f0e:	e007      	b.n	8009f20 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009f10:	6839      	ldr	r1, [r7, #0]
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fa41 	bl	800a39a <USBD_CtlError>
          err++;
 8009f18:	7afb      	ldrb	r3, [r7, #11]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009f1e:	bf00      	nop
      }
      break;
 8009f20:	e037      	b.n	8009f92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	7c1b      	ldrb	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d109      	bne.n	8009f3e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f32:	f107 0208 	add.w	r2, r7, #8
 8009f36:	4610      	mov	r0, r2
 8009f38:	4798      	blx	r3
 8009f3a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f3c:	e029      	b.n	8009f92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fa2a 	bl	800a39a <USBD_CtlError>
        err++;
 8009f46:	7afb      	ldrb	r3, [r7, #11]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	72fb      	strb	r3, [r7, #11]
      break;
 8009f4c:	e021      	b.n	8009f92 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	7c1b      	ldrb	r3, [r3, #16]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d10d      	bne.n	8009f72 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f5e:	f107 0208 	add.w	r2, r7, #8
 8009f62:	4610      	mov	r0, r2
 8009f64:	4798      	blx	r3
 8009f66:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	2207      	movs	r2, #7
 8009f6e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f70:	e00f      	b.n	8009f92 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009f72:	6839      	ldr	r1, [r7, #0]
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fa10 	bl	800a39a <USBD_CtlError>
        err++;
 8009f7a:	7afb      	ldrb	r3, [r7, #11]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	72fb      	strb	r3, [r7, #11]
      break;
 8009f80:	e007      	b.n	8009f92 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fa08 	bl	800a39a <USBD_CtlError>
      err++;
 8009f8a:	7afb      	ldrb	r3, [r7, #11]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	72fb      	strb	r3, [r7, #11]
      break;
 8009f90:	bf00      	nop
  }

  if (err != 0U)
 8009f92:	7afb      	ldrb	r3, [r7, #11]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d11e      	bne.n	8009fd6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	88db      	ldrh	r3, [r3, #6]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d016      	beq.n	8009fce <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009fa0:	893b      	ldrh	r3, [r7, #8]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00e      	beq.n	8009fc4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	88da      	ldrh	r2, [r3, #6]
 8009faa:	893b      	ldrh	r3, [r7, #8]
 8009fac:	4293      	cmp	r3, r2
 8009fae:	bf28      	it	cs
 8009fb0:	4613      	movcs	r3, r2
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009fb6:	893b      	ldrh	r3, [r7, #8]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	68f9      	ldr	r1, [r7, #12]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 fa69 	bl	800a494 <USBD_CtlSendData>
 8009fc2:	e009      	b.n	8009fd8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 f9e7 	bl	800a39a <USBD_CtlError>
 8009fcc:	e004      	b.n	8009fd8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 faba 	bl	800a548 <USBD_CtlSendStatus>
 8009fd4:	e000      	b.n	8009fd8 <USBD_GetDescriptor+0x2cc>
    return;
 8009fd6:	bf00      	nop
  }
}
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}
 8009fde:	bf00      	nop

08009fe0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	889b      	ldrh	r3, [r3, #4]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d131      	bne.n	800a056 <USBD_SetAddress+0x76>
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	88db      	ldrh	r3, [r3, #6]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d12d      	bne.n	800a056 <USBD_SetAddress+0x76>
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	885b      	ldrh	r3, [r3, #2]
 8009ffe:	2b7f      	cmp	r3, #127	@ 0x7f
 800a000:	d829      	bhi.n	800a056 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	885b      	ldrh	r3, [r3, #2]
 800a006:	b2db      	uxtb	r3, r3
 800a008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a00c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a014:	b2db      	uxtb	r3, r3
 800a016:	2b03      	cmp	r3, #3
 800a018:	d104      	bne.n	800a024 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f9bc 	bl	800a39a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a022:	e01d      	b.n	800a060 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	7bfa      	ldrb	r2, [r7, #15]
 800a028:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a02c:	7bfb      	ldrb	r3, [r7, #15]
 800a02e:	4619      	mov	r1, r3
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 ff11 	bl	800ae58 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 fa86 	bl	800a548 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a03c:	7bfb      	ldrb	r3, [r7, #15]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d004      	beq.n	800a04c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2202      	movs	r2, #2
 800a046:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a04a:	e009      	b.n	800a060 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2201      	movs	r2, #1
 800a050:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a054:	e004      	b.n	800a060 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a056:	6839      	ldr	r1, [r7, #0]
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f99e 	bl	800a39a <USBD_CtlError>
  }
}
 800a05e:	bf00      	nop
 800a060:	bf00      	nop
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	885b      	ldrh	r3, [r3, #2]
 800a07a:	b2da      	uxtb	r2, r3
 800a07c:	4b4e      	ldr	r3, [pc, #312]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a07e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a080:	4b4d      	ldr	r3, [pc, #308]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a082:	781b      	ldrb	r3, [r3, #0]
 800a084:	2b01      	cmp	r3, #1
 800a086:	d905      	bls.n	800a094 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a088:	6839      	ldr	r1, [r7, #0]
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f985 	bl	800a39a <USBD_CtlError>
    return USBD_FAIL;
 800a090:	2303      	movs	r3, #3
 800a092:	e08c      	b.n	800a1ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d002      	beq.n	800a0a6 <USBD_SetConfig+0x3e>
 800a0a0:	2b03      	cmp	r3, #3
 800a0a2:	d029      	beq.n	800a0f8 <USBD_SetConfig+0x90>
 800a0a4:	e075      	b.n	800a192 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a0a6:	4b44      	ldr	r3, [pc, #272]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d020      	beq.n	800a0f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a0ae:	4b42      	ldr	r3, [pc, #264]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a0b8:	4b3f      	ldr	r3, [pc, #252]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a0ba:	781b      	ldrb	r3, [r3, #0]
 800a0bc:	4619      	mov	r1, r3
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f7fe ffe3 	bl	800908a <USBD_SetClassConfig>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d008      	beq.n	800a0e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a0ce:	6839      	ldr	r1, [r7, #0]
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f962 	bl	800a39a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2202      	movs	r2, #2
 800a0da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a0de:	e065      	b.n	800a1ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fa31 	bl	800a548 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2203      	movs	r2, #3
 800a0ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a0ee:	e05d      	b.n	800a1ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 fa29 	bl	800a548 <USBD_CtlSendStatus>
      break;
 800a0f6:	e059      	b.n	800a1ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a0f8:	4b2f      	ldr	r3, [pc, #188]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d112      	bne.n	800a126 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2202      	movs	r2, #2
 800a104:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a108:	4b2b      	ldr	r3, [pc, #172]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	461a      	mov	r2, r3
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a112:	4b29      	ldr	r3, [pc, #164]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	4619      	mov	r1, r3
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7fe ffd2 	bl	80090c2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f000 fa12 	bl	800a548 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a124:	e042      	b.n	800a1ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a126:	4b24      	ldr	r3, [pc, #144]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a128:	781b      	ldrb	r3, [r3, #0]
 800a12a:	461a      	mov	r2, r3
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	429a      	cmp	r2, r3
 800a132:	d02a      	beq.n	800a18a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	4619      	mov	r1, r3
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f7fe ffc0 	bl	80090c2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a142:	4b1d      	ldr	r3, [pc, #116]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a14c:	4b1a      	ldr	r3, [pc, #104]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	4619      	mov	r1, r3
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f7fe ff99 	bl	800908a <USBD_SetClassConfig>
 800a158:	4603      	mov	r3, r0
 800a15a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a15c:	7bfb      	ldrb	r3, [r7, #15]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00f      	beq.n	800a182 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a162:	6839      	ldr	r1, [r7, #0]
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f918 	bl	800a39a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f7fe ffa5 	bl	80090c2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2202      	movs	r2, #2
 800a17c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a180:	e014      	b.n	800a1ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f9e0 	bl	800a548 <USBD_CtlSendStatus>
      break;
 800a188:	e010      	b.n	800a1ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 f9dc 	bl	800a548 <USBD_CtlSendStatus>
      break;
 800a190:	e00c      	b.n	800a1ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a192:	6839      	ldr	r1, [r7, #0]
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f900 	bl	800a39a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a19a:	4b07      	ldr	r3, [pc, #28]	@ (800a1b8 <USBD_SetConfig+0x150>)
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7fe ff8e 	bl	80090c2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a1a6:	2303      	movs	r3, #3
 800a1a8:	73fb      	strb	r3, [r7, #15]
      break;
 800a1aa:	bf00      	nop
  }

  return ret;
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	20000540 	.word	0x20000540

0800a1bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b082      	sub	sp, #8
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	88db      	ldrh	r3, [r3, #6]
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d004      	beq.n	800a1d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f8e2 	bl	800a39a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a1d6:	e023      	b.n	800a220 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	2b02      	cmp	r3, #2
 800a1e2:	dc02      	bgt.n	800a1ea <USBD_GetConfig+0x2e>
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dc03      	bgt.n	800a1f0 <USBD_GetConfig+0x34>
 800a1e8:	e015      	b.n	800a216 <USBD_GetConfig+0x5a>
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d00b      	beq.n	800a206 <USBD_GetConfig+0x4a>
 800a1ee:	e012      	b.n	800a216 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	3308      	adds	r3, #8
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 f948 	bl	800a494 <USBD_CtlSendData>
        break;
 800a204:	e00c      	b.n	800a220 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	3304      	adds	r3, #4
 800a20a:	2201      	movs	r2, #1
 800a20c:	4619      	mov	r1, r3
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f940 	bl	800a494 <USBD_CtlSendData>
        break;
 800a214:	e004      	b.n	800a220 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 f8be 	bl	800a39a <USBD_CtlError>
        break;
 800a21e:	bf00      	nop
}
 800a220:	bf00      	nop
 800a222:	3708      	adds	r7, #8
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a238:	b2db      	uxtb	r3, r3
 800a23a:	3b01      	subs	r3, #1
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d81e      	bhi.n	800a27e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	88db      	ldrh	r3, [r3, #6]
 800a244:	2b02      	cmp	r3, #2
 800a246:	d004      	beq.n	800a252 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a248:	6839      	ldr	r1, [r7, #0]
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	f000 f8a5 	bl	800a39a <USBD_CtlError>
        break;
 800a250:	e01a      	b.n	800a288 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2201      	movs	r2, #1
 800a256:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d005      	beq.n	800a26e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	f043 0202 	orr.w	r2, r3, #2
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	330c      	adds	r3, #12
 800a272:	2202      	movs	r2, #2
 800a274:	4619      	mov	r1, r3
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 f90c 	bl	800a494 <USBD_CtlSendData>
      break;
 800a27c:	e004      	b.n	800a288 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a27e:	6839      	ldr	r1, [r7, #0]
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 f88a 	bl	800a39a <USBD_CtlError>
      break;
 800a286:	bf00      	nop
  }
}
 800a288:	bf00      	nop
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b082      	sub	sp, #8
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	885b      	ldrh	r3, [r3, #2]
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d107      	bne.n	800a2b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 f94c 	bl	800a548 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a2b0:	e013      	b.n	800a2da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	885b      	ldrh	r3, [r3, #2]
 800a2b6:	2b02      	cmp	r3, #2
 800a2b8:	d10b      	bne.n	800a2d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	889b      	ldrh	r3, [r3, #4]
 800a2be:	0a1b      	lsrs	r3, r3, #8
 800a2c0:	b29b      	uxth	r3, r3
 800a2c2:	b2da      	uxtb	r2, r3
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f93c 	bl	800a548 <USBD_CtlSendStatus>
}
 800a2d0:	e003      	b.n	800a2da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a2d2:	6839      	ldr	r1, [r7, #0]
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f000 f860 	bl	800a39a <USBD_CtlError>
}
 800a2da:	bf00      	nop
 800a2dc:	3708      	adds	r7, #8
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
 800a2ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	3b01      	subs	r3, #1
 800a2f6:	2b02      	cmp	r3, #2
 800a2f8:	d80b      	bhi.n	800a312 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	885b      	ldrh	r3, [r3, #2]
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	d10c      	bne.n	800a31c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2200      	movs	r2, #0
 800a306:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a30a:	6878      	ldr	r0, [r7, #4]
 800a30c:	f000 f91c 	bl	800a548 <USBD_CtlSendStatus>
      }
      break;
 800a310:	e004      	b.n	800a31c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a312:	6839      	ldr	r1, [r7, #0]
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f840 	bl	800a39a <USBD_CtlError>
      break;
 800a31a:	e000      	b.n	800a31e <USBD_ClrFeature+0x3c>
      break;
 800a31c:	bf00      	nop
  }
}
 800a31e:	bf00      	nop
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b084      	sub	sp, #16
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	781a      	ldrb	r2, [r3, #0]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	3301      	adds	r3, #1
 800a340:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	781a      	ldrb	r2, [r3, #0]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3301      	adds	r3, #1
 800a34e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7ff fa40 	bl	80097d6 <SWAPBYTE>
 800a356:	4603      	mov	r3, r0
 800a358:	461a      	mov	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	3301      	adds	r3, #1
 800a362:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	3301      	adds	r3, #1
 800a368:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a36a:	68f8      	ldr	r0, [r7, #12]
 800a36c:	f7ff fa33 	bl	80097d6 <SWAPBYTE>
 800a370:	4603      	mov	r3, r0
 800a372:	461a      	mov	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	3301      	adds	r3, #1
 800a37c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	3301      	adds	r3, #1
 800a382:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f7ff fa26 	bl	80097d6 <SWAPBYTE>
 800a38a:	4603      	mov	r3, r0
 800a38c:	461a      	mov	r2, r3
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	80da      	strh	r2, [r3, #6]
}
 800a392:	bf00      	nop
 800a394:	3710      	adds	r7, #16
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b082      	sub	sp, #8
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
 800a3a2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a3a4:	2180      	movs	r1, #128	@ 0x80
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 fcec 	bl	800ad84 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a3ac:	2100      	movs	r1, #0
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 fce8 	bl	800ad84 <USBD_LL_StallEP>
}
 800a3b4:	bf00      	nop
 800a3b6:	3708      	adds	r7, #8
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b086      	sub	sp, #24
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	60f8      	str	r0, [r7, #12]
 800a3c4:	60b9      	str	r1, [r7, #8]
 800a3c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d042      	beq.n	800a458 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a3d6:	6938      	ldr	r0, [r7, #16]
 800a3d8:	f000 f842 	bl	800a460 <USBD_GetLen>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	3301      	adds	r3, #1
 800a3e0:	005b      	lsls	r3, r3, #1
 800a3e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3e6:	d808      	bhi.n	800a3fa <USBD_GetString+0x3e>
 800a3e8:	6938      	ldr	r0, [r7, #16]
 800a3ea:	f000 f839 	bl	800a460 <USBD_GetLen>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	b29b      	uxth	r3, r3
 800a3f4:	005b      	lsls	r3, r3, #1
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	e001      	b.n	800a3fe <USBD_GetString+0x42>
 800a3fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a402:	7dfb      	ldrb	r3, [r7, #23]
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	4413      	add	r3, r2
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	7812      	ldrb	r2, [r2, #0]
 800a40c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a40e:	7dfb      	ldrb	r3, [r7, #23]
 800a410:	3301      	adds	r3, #1
 800a412:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a414:	7dfb      	ldrb	r3, [r7, #23]
 800a416:	68ba      	ldr	r2, [r7, #8]
 800a418:	4413      	add	r3, r2
 800a41a:	2203      	movs	r2, #3
 800a41c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a41e:	7dfb      	ldrb	r3, [r7, #23]
 800a420:	3301      	adds	r3, #1
 800a422:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a424:	e013      	b.n	800a44e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a426:	7dfb      	ldrb	r3, [r7, #23]
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	4413      	add	r3, r2
 800a42c:	693a      	ldr	r2, [r7, #16]
 800a42e:	7812      	ldrb	r2, [r2, #0]
 800a430:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	3301      	adds	r3, #1
 800a436:	613b      	str	r3, [r7, #16]
    idx++;
 800a438:	7dfb      	ldrb	r3, [r7, #23]
 800a43a:	3301      	adds	r3, #1
 800a43c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	4413      	add	r3, r2
 800a444:	2200      	movs	r2, #0
 800a446:	701a      	strb	r2, [r3, #0]
    idx++;
 800a448:	7dfb      	ldrb	r3, [r7, #23]
 800a44a:	3301      	adds	r3, #1
 800a44c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1e7      	bne.n	800a426 <USBD_GetString+0x6a>
 800a456:	e000      	b.n	800a45a <USBD_GetString+0x9e>
    return;
 800a458:	bf00      	nop
  }
}
 800a45a:	3718      	adds	r7, #24
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a460:	b480      	push	{r7}
 800a462:	b085      	sub	sp, #20
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a468:	2300      	movs	r3, #0
 800a46a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a470:	e005      	b.n	800a47e <USBD_GetLen+0x1e>
  {
    len++;
 800a472:	7bfb      	ldrb	r3, [r7, #15]
 800a474:	3301      	adds	r3, #1
 800a476:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	3301      	adds	r3, #1
 800a47c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	781b      	ldrb	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1f5      	bne.n	800a472 <USBD_GetLen+0x12>
  }

  return len;
 800a486:	7bfb      	ldrb	r3, [r7, #15]
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3714      	adds	r7, #20
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr

0800a494 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2202      	movs	r2, #2
 800a4a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	68ba      	ldr	r2, [r7, #8]
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	68f8      	ldr	r0, [r7, #12]
 800a4bc:	f000 fceb 	bl	800ae96 <USBD_LL_Transmit>

  return USBD_OK;
 800a4c0:	2300      	movs	r3, #0
}
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	3710      	adds	r7, #16
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bd80      	pop	{r7, pc}

0800a4ca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b084      	sub	sp, #16
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	60f8      	str	r0, [r7, #12]
 800a4d2:	60b9      	str	r1, [r7, #8]
 800a4d4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	68ba      	ldr	r2, [r7, #8]
 800a4da:	2100      	movs	r1, #0
 800a4dc:	68f8      	ldr	r0, [r7, #12]
 800a4de:	f000 fcda 	bl	800ae96 <USBD_LL_Transmit>

  return USBD_OK;
 800a4e2:	2300      	movs	r3, #0
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3710      	adds	r7, #16
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}

0800a4ec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b084      	sub	sp, #16
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	60b9      	str	r1, [r7, #8]
 800a4f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2203      	movs	r2, #3
 800a4fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	687a      	ldr	r2, [r7, #4]
 800a50c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	68ba      	ldr	r2, [r7, #8]
 800a514:	2100      	movs	r1, #0
 800a516:	68f8      	ldr	r0, [r7, #12]
 800a518:	f000 fcde 	bl	800aed8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3710      	adds	r7, #16
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	60f8      	str	r0, [r7, #12]
 800a52e:	60b9      	str	r1, [r7, #8]
 800a530:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	68ba      	ldr	r2, [r7, #8]
 800a536:	2100      	movs	r1, #0
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f000 fccd 	bl	800aed8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2204      	movs	r2, #4
 800a554:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a558:	2300      	movs	r3, #0
 800a55a:	2200      	movs	r2, #0
 800a55c:	2100      	movs	r1, #0
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 fc99 	bl	800ae96 <USBD_LL_Transmit>

  return USBD_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}

0800a56e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a56e:	b580      	push	{r7, lr}
 800a570:	b082      	sub	sp, #8
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2205      	movs	r2, #5
 800a57a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a57e:	2300      	movs	r3, #0
 800a580:	2200      	movs	r2, #0
 800a582:	2100      	movs	r1, #0
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	f000 fca7 	bl	800aed8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3708      	adds	r7, #8
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a598:	2200      	movs	r2, #0
 800a59a:	4912      	ldr	r1, [pc, #72]	@ (800a5e4 <MX_USB_DEVICE_Init+0x50>)
 800a59c:	4812      	ldr	r0, [pc, #72]	@ (800a5e8 <MX_USB_DEVICE_Init+0x54>)
 800a59e:	f7fe fcf7 	bl	8008f90 <USBD_Init>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a5a8:	f7f7 fffc 	bl	80025a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a5ac:	490f      	ldr	r1, [pc, #60]	@ (800a5ec <MX_USB_DEVICE_Init+0x58>)
 800a5ae:	480e      	ldr	r0, [pc, #56]	@ (800a5e8 <MX_USB_DEVICE_Init+0x54>)
 800a5b0:	f7fe fd1e 	bl	8008ff0 <USBD_RegisterClass>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d001      	beq.n	800a5be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a5ba:	f7f7 fff3 	bl	80025a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a5be:	490c      	ldr	r1, [pc, #48]	@ (800a5f0 <MX_USB_DEVICE_Init+0x5c>)
 800a5c0:	4809      	ldr	r0, [pc, #36]	@ (800a5e8 <MX_USB_DEVICE_Init+0x54>)
 800a5c2:	f7fe fc15 	bl	8008df0 <USBD_CDC_RegisterInterface>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d001      	beq.n	800a5d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a5cc:	f7f7 ffea 	bl	80025a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a5d0:	4805      	ldr	r0, [pc, #20]	@ (800a5e8 <MX_USB_DEVICE_Init+0x54>)
 800a5d2:	f7fe fd43 	bl	800905c <USBD_Start>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d001      	beq.n	800a5e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a5dc:	f7f7 ffe2 	bl	80025a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a5e0:	bf00      	nop
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	200000bc 	.word	0x200000bc
 800a5e8:	20000544 	.word	0x20000544
 800a5ec:	20000028 	.word	0x20000028
 800a5f0:	200000a8 	.word	0x200000a8

0800a5f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	4905      	ldr	r1, [pc, #20]	@ (800a610 <CDC_Init_FS+0x1c>)
 800a5fc:	4805      	ldr	r0, [pc, #20]	@ (800a614 <CDC_Init_FS+0x20>)
 800a5fe:	f7fe fc11 	bl	8008e24 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a602:	4905      	ldr	r1, [pc, #20]	@ (800a618 <CDC_Init_FS+0x24>)
 800a604:	4803      	ldr	r0, [pc, #12]	@ (800a614 <CDC_Init_FS+0x20>)
 800a606:	f7fe fc2f 	bl	8008e68 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a60a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	bd80      	pop	{r7, pc}
 800a610:	20001020 	.word	0x20001020
 800a614:	20000544 	.word	0x20000544
 800a618:	20000820 	.word	0x20000820

0800a61c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a61c:	b480      	push	{r7}
 800a61e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a620:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a622:	4618      	mov	r0, r3
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	4603      	mov	r3, r0
 800a634:	6039      	str	r1, [r7, #0]
 800a636:	71fb      	strb	r3, [r7, #7]
 800a638:	4613      	mov	r3, r2
 800a63a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a63c:	79fb      	ldrb	r3, [r7, #7]
 800a63e:	2b23      	cmp	r3, #35	@ 0x23
 800a640:	d84a      	bhi.n	800a6d8 <CDC_Control_FS+0xac>
 800a642:	a201      	add	r2, pc, #4	@ (adr r2, 800a648 <CDC_Control_FS+0x1c>)
 800a644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a648:	0800a6d9 	.word	0x0800a6d9
 800a64c:	0800a6d9 	.word	0x0800a6d9
 800a650:	0800a6d9 	.word	0x0800a6d9
 800a654:	0800a6d9 	.word	0x0800a6d9
 800a658:	0800a6d9 	.word	0x0800a6d9
 800a65c:	0800a6d9 	.word	0x0800a6d9
 800a660:	0800a6d9 	.word	0x0800a6d9
 800a664:	0800a6d9 	.word	0x0800a6d9
 800a668:	0800a6d9 	.word	0x0800a6d9
 800a66c:	0800a6d9 	.word	0x0800a6d9
 800a670:	0800a6d9 	.word	0x0800a6d9
 800a674:	0800a6d9 	.word	0x0800a6d9
 800a678:	0800a6d9 	.word	0x0800a6d9
 800a67c:	0800a6d9 	.word	0x0800a6d9
 800a680:	0800a6d9 	.word	0x0800a6d9
 800a684:	0800a6d9 	.word	0x0800a6d9
 800a688:	0800a6d9 	.word	0x0800a6d9
 800a68c:	0800a6d9 	.word	0x0800a6d9
 800a690:	0800a6d9 	.word	0x0800a6d9
 800a694:	0800a6d9 	.word	0x0800a6d9
 800a698:	0800a6d9 	.word	0x0800a6d9
 800a69c:	0800a6d9 	.word	0x0800a6d9
 800a6a0:	0800a6d9 	.word	0x0800a6d9
 800a6a4:	0800a6d9 	.word	0x0800a6d9
 800a6a8:	0800a6d9 	.word	0x0800a6d9
 800a6ac:	0800a6d9 	.word	0x0800a6d9
 800a6b0:	0800a6d9 	.word	0x0800a6d9
 800a6b4:	0800a6d9 	.word	0x0800a6d9
 800a6b8:	0800a6d9 	.word	0x0800a6d9
 800a6bc:	0800a6d9 	.word	0x0800a6d9
 800a6c0:	0800a6d9 	.word	0x0800a6d9
 800a6c4:	0800a6d9 	.word	0x0800a6d9
 800a6c8:	0800a6d9 	.word	0x0800a6d9
 800a6cc:	0800a6d9 	.word	0x0800a6d9
 800a6d0:	0800a6d9 	.word	0x0800a6d9
 800a6d4:	0800a6d9 	.word	0x0800a6d9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a6d8:	bf00      	nop
  }

  return (USBD_OK);
 800a6da:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a6f2:	6879      	ldr	r1, [r7, #4]
 800a6f4:	4805      	ldr	r0, [pc, #20]	@ (800a70c <CDC_Receive_FS+0x24>)
 800a6f6:	f7fe fbb7 	bl	8008e68 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a6fa:	4804      	ldr	r0, [pc, #16]	@ (800a70c <CDC_Receive_FS+0x24>)
 800a6fc:	f7fe fc12 	bl	8008f24 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a700:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a702:	4618      	mov	r0, r3
 800a704:	3708      	adds	r7, #8
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}
 800a70a:	bf00      	nop
 800a70c:	20000544 	.word	0x20000544

0800a710 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	460b      	mov	r3, r1
 800a71a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a71c:	2300      	movs	r3, #0
 800a71e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a720:	4b0d      	ldr	r3, [pc, #52]	@ (800a758 <CDC_Transmit_FS+0x48>)
 800a722:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a726:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a732:	2301      	movs	r3, #1
 800a734:	e00b      	b.n	800a74e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a736:	887b      	ldrh	r3, [r7, #2]
 800a738:	461a      	mov	r2, r3
 800a73a:	6879      	ldr	r1, [r7, #4]
 800a73c:	4806      	ldr	r0, [pc, #24]	@ (800a758 <CDC_Transmit_FS+0x48>)
 800a73e:	f7fe fb71 	bl	8008e24 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a742:	4805      	ldr	r0, [pc, #20]	@ (800a758 <CDC_Transmit_FS+0x48>)
 800a744:	f7fe fbae 	bl	8008ea4 <USBD_CDC_TransmitPacket>
 800a748:	4603      	mov	r3, r0
 800a74a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	20000544 	.word	0x20000544

0800a75c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b087      	sub	sp, #28
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	4613      	mov	r3, r2
 800a768:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a76a:	2300      	movs	r3, #0
 800a76c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a76e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a772:	4618      	mov	r0, r3
 800a774:	371c      	adds	r7, #28
 800a776:	46bd      	mov	sp, r7
 800a778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77c:	4770      	bx	lr
	...

0800a780 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a780:	b480      	push	{r7}
 800a782:	b083      	sub	sp, #12
 800a784:	af00      	add	r7, sp, #0
 800a786:	4603      	mov	r3, r0
 800a788:	6039      	str	r1, [r7, #0]
 800a78a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	2212      	movs	r2, #18
 800a790:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a792:	4b03      	ldr	r3, [pc, #12]	@ (800a7a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a794:	4618      	mov	r0, r3
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr
 800a7a0:	200000d8 	.word	0x200000d8

0800a7a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	6039      	str	r1, [r7, #0]
 800a7ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	2204      	movs	r2, #4
 800a7b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a7b6:	4b03      	ldr	r3, [pc, #12]	@ (800a7c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr
 800a7c4:	200000ec 	.word	0x200000ec

0800a7c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	6039      	str	r1, [r7, #0]
 800a7d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d105      	bne.n	800a7e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7da:	683a      	ldr	r2, [r7, #0]
 800a7dc:	4907      	ldr	r1, [pc, #28]	@ (800a7fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a7de:	4808      	ldr	r0, [pc, #32]	@ (800a800 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7e0:	f7ff fdec 	bl	800a3bc <USBD_GetString>
 800a7e4:	e004      	b.n	800a7f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7e6:	683a      	ldr	r2, [r7, #0]
 800a7e8:	4904      	ldr	r1, [pc, #16]	@ (800a7fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a7ea:	4805      	ldr	r0, [pc, #20]	@ (800a800 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7ec:	f7ff fde6 	bl	800a3bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7f0:	4b02      	ldr	r3, [pc, #8]	@ (800a7fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3708      	adds	r7, #8
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	20001820 	.word	0x20001820
 800a800:	0800f344 	.word	0x0800f344

0800a804 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b082      	sub	sp, #8
 800a808:	af00      	add	r7, sp, #0
 800a80a:	4603      	mov	r3, r0
 800a80c:	6039      	str	r1, [r7, #0]
 800a80e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a810:	683a      	ldr	r2, [r7, #0]
 800a812:	4904      	ldr	r1, [pc, #16]	@ (800a824 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a814:	4804      	ldr	r0, [pc, #16]	@ (800a828 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a816:	f7ff fdd1 	bl	800a3bc <USBD_GetString>
  return USBD_StrDesc;
 800a81a:	4b02      	ldr	r3, [pc, #8]	@ (800a824 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3708      	adds	r7, #8
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	20001820 	.word	0x20001820
 800a828:	0800f35c 	.word	0x0800f35c

0800a82c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	4603      	mov	r3, r0
 800a834:	6039      	str	r1, [r7, #0]
 800a836:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	221a      	movs	r2, #26
 800a83c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a83e:	f000 f843 	bl	800a8c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a842:	4b02      	ldr	r3, [pc, #8]	@ (800a84c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a844:	4618      	mov	r0, r3
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	200000f0 	.word	0x200000f0

0800a850 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b082      	sub	sp, #8
 800a854:	af00      	add	r7, sp, #0
 800a856:	4603      	mov	r3, r0
 800a858:	6039      	str	r1, [r7, #0]
 800a85a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d105      	bne.n	800a86e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	4907      	ldr	r1, [pc, #28]	@ (800a884 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a866:	4808      	ldr	r0, [pc, #32]	@ (800a888 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a868:	f7ff fda8 	bl	800a3bc <USBD_GetString>
 800a86c:	e004      	b.n	800a878 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	4904      	ldr	r1, [pc, #16]	@ (800a884 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a872:	4805      	ldr	r0, [pc, #20]	@ (800a888 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a874:	f7ff fda2 	bl	800a3bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a878:	4b02      	ldr	r3, [pc, #8]	@ (800a884 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3708      	adds	r7, #8
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	20001820 	.word	0x20001820
 800a888:	0800f370 	.word	0x0800f370

0800a88c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	4603      	mov	r3, r0
 800a894:	6039      	str	r1, [r7, #0]
 800a896:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a898:	79fb      	ldrb	r3, [r7, #7]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d105      	bne.n	800a8aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	4907      	ldr	r1, [pc, #28]	@ (800a8c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8a2:	4808      	ldr	r0, [pc, #32]	@ (800a8c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8a4:	f7ff fd8a 	bl	800a3bc <USBD_GetString>
 800a8a8:	e004      	b.n	800a8b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a8aa:	683a      	ldr	r2, [r7, #0]
 800a8ac:	4904      	ldr	r1, [pc, #16]	@ (800a8c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8ae:	4805      	ldr	r0, [pc, #20]	@ (800a8c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8b0:	f7ff fd84 	bl	800a3bc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8b4:	4b02      	ldr	r3, [pc, #8]	@ (800a8c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3708      	adds	r7, #8
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}
 800a8be:	bf00      	nop
 800a8c0:	20001820 	.word	0x20001820
 800a8c4:	0800f37c 	.word	0x0800f37c

0800a8c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8ce:	4b0f      	ldr	r3, [pc, #60]	@ (800a90c <Get_SerialNum+0x44>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8d4:	4b0e      	ldr	r3, [pc, #56]	@ (800a910 <Get_SerialNum+0x48>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a8da:	4b0e      	ldr	r3, [pc, #56]	@ (800a914 <Get_SerialNum+0x4c>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a8e0:	68fa      	ldr	r2, [r7, #12]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d009      	beq.n	800a902 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a8ee:	2208      	movs	r2, #8
 800a8f0:	4909      	ldr	r1, [pc, #36]	@ (800a918 <Get_SerialNum+0x50>)
 800a8f2:	68f8      	ldr	r0, [r7, #12]
 800a8f4:	f000 f814 	bl	800a920 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a8f8:	2204      	movs	r2, #4
 800a8fa:	4908      	ldr	r1, [pc, #32]	@ (800a91c <Get_SerialNum+0x54>)
 800a8fc:	68b8      	ldr	r0, [r7, #8]
 800a8fe:	f000 f80f 	bl	800a920 <IntToUnicode>
  }
}
 800a902:	bf00      	nop
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	1fff7a10 	.word	0x1fff7a10
 800a910:	1fff7a14 	.word	0x1fff7a14
 800a914:	1fff7a18 	.word	0x1fff7a18
 800a918:	200000f2 	.word	0x200000f2
 800a91c:	20000102 	.word	0x20000102

0800a920 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a920:	b480      	push	{r7}
 800a922:	b087      	sub	sp, #28
 800a924:	af00      	add	r7, sp, #0
 800a926:	60f8      	str	r0, [r7, #12]
 800a928:	60b9      	str	r1, [r7, #8]
 800a92a:	4613      	mov	r3, r2
 800a92c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a92e:	2300      	movs	r3, #0
 800a930:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a932:	2300      	movs	r3, #0
 800a934:	75fb      	strb	r3, [r7, #23]
 800a936:	e027      	b.n	800a988 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	0f1b      	lsrs	r3, r3, #28
 800a93c:	2b09      	cmp	r3, #9
 800a93e:	d80b      	bhi.n	800a958 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	0f1b      	lsrs	r3, r3, #28
 800a944:	b2da      	uxtb	r2, r3
 800a946:	7dfb      	ldrb	r3, [r7, #23]
 800a948:	005b      	lsls	r3, r3, #1
 800a94a:	4619      	mov	r1, r3
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	440b      	add	r3, r1
 800a950:	3230      	adds	r2, #48	@ 0x30
 800a952:	b2d2      	uxtb	r2, r2
 800a954:	701a      	strb	r2, [r3, #0]
 800a956:	e00a      	b.n	800a96e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	0f1b      	lsrs	r3, r3, #28
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	7dfb      	ldrb	r3, [r7, #23]
 800a960:	005b      	lsls	r3, r3, #1
 800a962:	4619      	mov	r1, r3
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	440b      	add	r3, r1
 800a968:	3237      	adds	r2, #55	@ 0x37
 800a96a:	b2d2      	uxtb	r2, r2
 800a96c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	011b      	lsls	r3, r3, #4
 800a972:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a974:	7dfb      	ldrb	r3, [r7, #23]
 800a976:	005b      	lsls	r3, r3, #1
 800a978:	3301      	adds	r3, #1
 800a97a:	68ba      	ldr	r2, [r7, #8]
 800a97c:	4413      	add	r3, r2
 800a97e:	2200      	movs	r2, #0
 800a980:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a982:	7dfb      	ldrb	r3, [r7, #23]
 800a984:	3301      	adds	r3, #1
 800a986:	75fb      	strb	r3, [r7, #23]
 800a988:	7dfa      	ldrb	r2, [r7, #23]
 800a98a:	79fb      	ldrb	r3, [r7, #7]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d3d3      	bcc.n	800a938 <IntToUnicode+0x18>
  }
}
 800a990:	bf00      	nop
 800a992:	bf00      	nop
 800a994:	371c      	adds	r7, #28
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
	...

0800a9a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b08a      	sub	sp, #40	@ 0x28
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9a8:	f107 0314 	add.w	r3, r7, #20
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	601a      	str	r2, [r3, #0]
 800a9b0:	605a      	str	r2, [r3, #4]
 800a9b2:	609a      	str	r2, [r3, #8]
 800a9b4:	60da      	str	r2, [r3, #12]
 800a9b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9c0:	d13a      	bne.n	800aa38 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	613b      	str	r3, [r7, #16]
 800a9c6:	4b1e      	ldr	r3, [pc, #120]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800a9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ca:	4a1d      	ldr	r2, [pc, #116]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800a9cc:	f043 0301 	orr.w	r3, r3, #1
 800a9d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9d2:	4b1b      	ldr	r3, [pc, #108]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800a9d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9d6:	f003 0301 	and.w	r3, r3, #1
 800a9da:	613b      	str	r3, [r7, #16]
 800a9dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a9de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a9e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9e4:	2302      	movs	r3, #2
 800a9e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a9f0:	230a      	movs	r3, #10
 800a9f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9f4:	f107 0314 	add.w	r3, r7, #20
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	4812      	ldr	r0, [pc, #72]	@ (800aa44 <HAL_PCD_MspInit+0xa4>)
 800a9fc:	f7f8 fdc8 	bl	8003590 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aa00:	4b0f      	ldr	r3, [pc, #60]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800aa02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa04:	4a0e      	ldr	r2, [pc, #56]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800aa06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa0a:	6353      	str	r3, [r2, #52]	@ 0x34
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60fb      	str	r3, [r7, #12]
 800aa10:	4b0b      	ldr	r3, [pc, #44]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800aa12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa14:	4a0a      	ldr	r2, [pc, #40]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800aa16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa1a:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa1c:	4b08      	ldr	r3, [pc, #32]	@ (800aa40 <HAL_PCD_MspInit+0xa0>)
 800aa1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa24:	60fb      	str	r3, [r7, #12]
 800aa26:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aa28:	2200      	movs	r2, #0
 800aa2a:	2100      	movs	r1, #0
 800aa2c:	2043      	movs	r0, #67	@ 0x43
 800aa2e:	f7f8 f9e6 	bl	8002dfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa32:	2043      	movs	r0, #67	@ 0x43
 800aa34:	f7f8 f9ff 	bl	8002e36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa38:	bf00      	nop
 800aa3a:	3728      	adds	r7, #40	@ 0x28
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	40023800 	.word	0x40023800
 800aa44:	40020000 	.word	0x40020000

0800aa48 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b082      	sub	sp, #8
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	4610      	mov	r0, r2
 800aa60:	f7fe fb49 	bl	80090f6 <USBD_LL_SetupStage>
}
 800aa64:	bf00      	nop
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	460b      	mov	r3, r1
 800aa76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800aa7e:	78fa      	ldrb	r2, [r7, #3]
 800aa80:	6879      	ldr	r1, [r7, #4]
 800aa82:	4613      	mov	r3, r2
 800aa84:	00db      	lsls	r3, r3, #3
 800aa86:	4413      	add	r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	440b      	add	r3, r1
 800aa8c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	78fb      	ldrb	r3, [r7, #3]
 800aa94:	4619      	mov	r1, r3
 800aa96:	f7fe fb83 	bl	80091a0 <USBD_LL_DataOutStage>
}
 800aa9a:	bf00      	nop
 800aa9c:	3708      	adds	r7, #8
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b082      	sub	sp, #8
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
 800aaaa:	460b      	mov	r3, r1
 800aaac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800aab4:	78fa      	ldrb	r2, [r7, #3]
 800aab6:	6879      	ldr	r1, [r7, #4]
 800aab8:	4613      	mov	r3, r2
 800aaba:	00db      	lsls	r3, r3, #3
 800aabc:	4413      	add	r3, r2
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	440b      	add	r3, r1
 800aac2:	3320      	adds	r3, #32
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	78fb      	ldrb	r3, [r7, #3]
 800aac8:	4619      	mov	r1, r3
 800aaca:	f7fe fc1c 	bl	8009306 <USBD_LL_DataInStage>
}
 800aace:	bf00      	nop
 800aad0:	3708      	adds	r7, #8
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b082      	sub	sp, #8
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aae4:	4618      	mov	r0, r3
 800aae6:	f7fe fd56 	bl	8009596 <USBD_LL_SOF>
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b084      	sub	sp, #16
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aafa:	2301      	movs	r3, #1
 800aafc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	79db      	ldrb	r3, [r3, #7]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d102      	bne.n	800ab0c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ab06:	2300      	movs	r3, #0
 800ab08:	73fb      	strb	r3, [r7, #15]
 800ab0a:	e008      	b.n	800ab1e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	79db      	ldrb	r3, [r3, #7]
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d102      	bne.n	800ab1a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab14:	2301      	movs	r3, #1
 800ab16:	73fb      	strb	r3, [r7, #15]
 800ab18:	e001      	b.n	800ab1e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab1a:	f7f7 fd43 	bl	80025a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab24:	7bfa      	ldrb	r2, [r7, #15]
 800ab26:	4611      	mov	r1, r2
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7fe fcf0 	bl	800950e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fe fc98 	bl	800946a <USBD_LL_Reset>
}
 800ab3a:	bf00      	nop
 800ab3c:	3710      	adds	r7, #16
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}
	...

0800ab44 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7fe fceb 	bl	800952e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	6812      	ldr	r2, [r2, #0]
 800ab66:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ab6a:	f043 0301 	orr.w	r3, r3, #1
 800ab6e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	7adb      	ldrb	r3, [r3, #11]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d005      	beq.n	800ab84 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab78:	4b04      	ldr	r3, [pc, #16]	@ (800ab8c <HAL_PCD_SuspendCallback+0x48>)
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	4a03      	ldr	r2, [pc, #12]	@ (800ab8c <HAL_PCD_SuspendCallback+0x48>)
 800ab7e:	f043 0306 	orr.w	r3, r3, #6
 800ab82:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab84:	bf00      	nop
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}
 800ab8c:	e000ed00 	.word	0xe000ed00

0800ab90 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f7fe fce1 	bl	8009566 <USBD_LL_Resume>
}
 800aba4:	bf00      	nop
 800aba6:	3708      	adds	r7, #8
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b082      	sub	sp, #8
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	460b      	mov	r3, r1
 800abb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abbe:	78fa      	ldrb	r2, [r7, #3]
 800abc0:	4611      	mov	r1, r2
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7fe fd39 	bl	800963a <USBD_LL_IsoOUTIncomplete>
}
 800abc8:	bf00      	nop
 800abca:	3708      	adds	r7, #8
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abe2:	78fa      	ldrb	r2, [r7, #3]
 800abe4:	4611      	mov	r1, r2
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe fcf5 	bl	80095d6 <USBD_LL_IsoINIncomplete>
}
 800abec:	bf00      	nop
 800abee:	3708      	adds	r7, #8
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fe fd4b 	bl	800969e <USBD_LL_DevConnected>
}
 800ac08:	bf00      	nop
 800ac0a:	3708      	adds	r7, #8
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7fe fd48 	bl	80096b4 <USBD_LL_DevDisconnected>
}
 800ac24:	bf00      	nop
 800ac26:	3708      	adds	r7, #8
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d13c      	bne.n	800acb6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ac3c:	4a20      	ldr	r2, [pc, #128]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	4a1e      	ldr	r2, [pc, #120]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac48:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ac4c:	4b1c      	ldr	r3, [pc, #112]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ac52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ac54:	4b1a      	ldr	r3, [pc, #104]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac56:	2204      	movs	r2, #4
 800ac58:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ac5a:	4b19      	ldr	r3, [pc, #100]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac5c:	2202      	movs	r2, #2
 800ac5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ac60:	4b17      	ldr	r3, [pc, #92]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ac66:	4b16      	ldr	r3, [pc, #88]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac68:	2202      	movs	r2, #2
 800ac6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ac6c:	4b14      	ldr	r3, [pc, #80]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ac72:	4b13      	ldr	r3, [pc, #76]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac74:	2200      	movs	r2, #0
 800ac76:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ac78:	4b11      	ldr	r3, [pc, #68]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ac7e:	4b10      	ldr	r3, [pc, #64]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac80:	2200      	movs	r2, #0
 800ac82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ac84:	4b0e      	ldr	r3, [pc, #56]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ac8a:	480d      	ldr	r0, [pc, #52]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac8c:	f7f8 fe68 	bl	8003960 <HAL_PCD_Init>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d001      	beq.n	800ac9a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ac96:	f7f7 fc85 	bl	80025a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ac9a:	2180      	movs	r1, #128	@ 0x80
 800ac9c:	4808      	ldr	r0, [pc, #32]	@ (800acc0 <USBD_LL_Init+0x94>)
 800ac9e:	f7fa f894 	bl	8004dca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800aca2:	2240      	movs	r2, #64	@ 0x40
 800aca4:	2100      	movs	r1, #0
 800aca6:	4806      	ldr	r0, [pc, #24]	@ (800acc0 <USBD_LL_Init+0x94>)
 800aca8:	f7fa f848 	bl	8004d3c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800acac:	2280      	movs	r2, #128	@ 0x80
 800acae:	2101      	movs	r1, #1
 800acb0:	4803      	ldr	r0, [pc, #12]	@ (800acc0 <USBD_LL_Init+0x94>)
 800acb2:	f7fa f843 	bl	8004d3c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3708      	adds	r7, #8
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	20001a20 	.word	0x20001a20

0800acc4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800accc:	2300      	movs	r3, #0
 800acce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acd0:	2300      	movs	r3, #0
 800acd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800acda:	4618      	mov	r0, r3
 800acdc:	f7f8 ff4f 	bl	8003b7e <HAL_PCD_Start>
 800ace0:	4603      	mov	r3, r0
 800ace2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ace4:	7bfb      	ldrb	r3, [r7, #15]
 800ace6:	4618      	mov	r0, r3
 800ace8:	f000 f942 	bl	800af70 <USBD_Get_USB_Status>
 800acec:	4603      	mov	r3, r0
 800acee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800acf0:	7bbb      	ldrb	r3, [r7, #14]
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b084      	sub	sp, #16
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
 800ad02:	4608      	mov	r0, r1
 800ad04:	4611      	mov	r1, r2
 800ad06:	461a      	mov	r2, r3
 800ad08:	4603      	mov	r3, r0
 800ad0a:	70fb      	strb	r3, [r7, #3]
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	70bb      	strb	r3, [r7, #2]
 800ad10:	4613      	mov	r3, r2
 800ad12:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad14:	2300      	movs	r3, #0
 800ad16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ad22:	78bb      	ldrb	r3, [r7, #2]
 800ad24:	883a      	ldrh	r2, [r7, #0]
 800ad26:	78f9      	ldrb	r1, [r7, #3]
 800ad28:	f7f9 fc23 	bl	8004572 <HAL_PCD_EP_Open>
 800ad2c:	4603      	mov	r3, r0
 800ad2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad30:	7bfb      	ldrb	r3, [r7, #15]
 800ad32:	4618      	mov	r0, r3
 800ad34:	f000 f91c 	bl	800af70 <USBD_Get_USB_Status>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3710      	adds	r7, #16
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}

0800ad46 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad46:	b580      	push	{r7, lr}
 800ad48:	b084      	sub	sp, #16
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	6078      	str	r0, [r7, #4]
 800ad4e:	460b      	mov	r3, r1
 800ad50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad56:	2300      	movs	r3, #0
 800ad58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad60:	78fa      	ldrb	r2, [r7, #3]
 800ad62:	4611      	mov	r1, r2
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7f9 fc6e 	bl	8004646 <HAL_PCD_EP_Close>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad6e:	7bfb      	ldrb	r3, [r7, #15]
 800ad70:	4618      	mov	r0, r3
 800ad72:	f000 f8fd 	bl	800af70 <USBD_Get_USB_Status>
 800ad76:	4603      	mov	r3, r0
 800ad78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad90:	2300      	movs	r3, #0
 800ad92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad94:	2300      	movs	r3, #0
 800ad96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad9e:	78fa      	ldrb	r2, [r7, #3]
 800ada0:	4611      	mov	r1, r2
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7f9 fd26 	bl	80047f4 <HAL_PCD_EP_SetStall>
 800ada8:	4603      	mov	r3, r0
 800adaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adac:	7bfb      	ldrb	r3, [r7, #15]
 800adae:	4618      	mov	r0, r3
 800adb0:	f000 f8de 	bl	800af70 <USBD_Get_USB_Status>
 800adb4:	4603      	mov	r3, r0
 800adb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3710      	adds	r7, #16
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}

0800adc2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adc2:	b580      	push	{r7, lr}
 800adc4:	b084      	sub	sp, #16
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
 800adca:	460b      	mov	r3, r1
 800adcc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adce:	2300      	movs	r3, #0
 800add0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800addc:	78fa      	ldrb	r2, [r7, #3]
 800adde:	4611      	mov	r1, r2
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7f9 fd6a 	bl	80048ba <HAL_PCD_EP_ClrStall>
 800ade6:	4603      	mov	r3, r0
 800ade8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adea:	7bfb      	ldrb	r3, [r7, #15]
 800adec:	4618      	mov	r0, r3
 800adee:	f000 f8bf 	bl	800af70 <USBD_Get_USB_Status>
 800adf2:	4603      	mov	r3, r0
 800adf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800adf8:	4618      	mov	r0, r3
 800adfa:	3710      	adds	r7, #16
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae00:	b480      	push	{r7}
 800ae02:	b085      	sub	sp, #20
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
 800ae08:	460b      	mov	r3, r1
 800ae0a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae12:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	da0b      	bge.n	800ae34 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae1c:	78fb      	ldrb	r3, [r7, #3]
 800ae1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae22:	68f9      	ldr	r1, [r7, #12]
 800ae24:	4613      	mov	r3, r2
 800ae26:	00db      	lsls	r3, r3, #3
 800ae28:	4413      	add	r3, r2
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	440b      	add	r3, r1
 800ae2e:	3316      	adds	r3, #22
 800ae30:	781b      	ldrb	r3, [r3, #0]
 800ae32:	e00b      	b.n	800ae4c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ae34:	78fb      	ldrb	r3, [r7, #3]
 800ae36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae3a:	68f9      	ldr	r1, [r7, #12]
 800ae3c:	4613      	mov	r3, r2
 800ae3e:	00db      	lsls	r3, r3, #3
 800ae40:	4413      	add	r3, r2
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	440b      	add	r3, r1
 800ae46:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ae4a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3714      	adds	r7, #20
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr

0800ae58 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b084      	sub	sp, #16
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	460b      	mov	r3, r1
 800ae62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae64:	2300      	movs	r3, #0
 800ae66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae72:	78fa      	ldrb	r2, [r7, #3]
 800ae74:	4611      	mov	r1, r2
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7f9 fb57 	bl	800452a <HAL_PCD_SetAddress>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae80:	7bfb      	ldrb	r3, [r7, #15]
 800ae82:	4618      	mov	r0, r3
 800ae84:	f000 f874 	bl	800af70 <USBD_Get_USB_Status>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b086      	sub	sp, #24
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	60f8      	str	r0, [r7, #12]
 800ae9e:	607a      	str	r2, [r7, #4]
 800aea0:	603b      	str	r3, [r7, #0]
 800aea2:	460b      	mov	r3, r1
 800aea4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aea6:	2300      	movs	r3, #0
 800aea8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aeb4:	7af9      	ldrb	r1, [r7, #11]
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	687a      	ldr	r2, [r7, #4]
 800aeba:	f7f9 fc61 	bl	8004780 <HAL_PCD_EP_Transmit>
 800aebe:	4603      	mov	r3, r0
 800aec0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aec2:	7dfb      	ldrb	r3, [r7, #23]
 800aec4:	4618      	mov	r0, r3
 800aec6:	f000 f853 	bl	800af70 <USBD_Get_USB_Status>
 800aeca:	4603      	mov	r3, r0
 800aecc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aece:	7dbb      	ldrb	r3, [r7, #22]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3718      	adds	r7, #24
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}

0800aed8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b086      	sub	sp, #24
 800aedc:	af00      	add	r7, sp, #0
 800aede:	60f8      	str	r0, [r7, #12]
 800aee0:	607a      	str	r2, [r7, #4]
 800aee2:	603b      	str	r3, [r7, #0]
 800aee4:	460b      	mov	r3, r1
 800aee6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aee8:	2300      	movs	r3, #0
 800aeea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aeec:	2300      	movs	r3, #0
 800aeee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aef6:	7af9      	ldrb	r1, [r7, #11]
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	687a      	ldr	r2, [r7, #4]
 800aefc:	f7f9 fbed 	bl	80046da <HAL_PCD_EP_Receive>
 800af00:	4603      	mov	r3, r0
 800af02:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af04:	7dfb      	ldrb	r3, [r7, #23]
 800af06:	4618      	mov	r0, r3
 800af08:	f000 f832 	bl	800af70 <USBD_Get_USB_Status>
 800af0c:	4603      	mov	r3, r0
 800af0e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af10:	7dbb      	ldrb	r3, [r7, #22]
}
 800af12:	4618      	mov	r0, r3
 800af14:	3718      	adds	r7, #24
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}

0800af1a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b082      	sub	sp, #8
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
 800af22:	460b      	mov	r3, r1
 800af24:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af2c:	78fa      	ldrb	r2, [r7, #3]
 800af2e:	4611      	mov	r1, r2
 800af30:	4618      	mov	r0, r3
 800af32:	f7f9 fc0d 	bl	8004750 <HAL_PCD_EP_GetRxCount>
 800af36:	4603      	mov	r3, r0
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800af48:	4b03      	ldr	r3, [pc, #12]	@ (800af58 <USBD_static_malloc+0x18>)
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	370c      	adds	r7, #12
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr
 800af56:	bf00      	nop
 800af58:	20001f04 	.word	0x20001f04

0800af5c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b083      	sub	sp, #12
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]

}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr

0800af70 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800af70:	b480      	push	{r7}
 800af72:	b085      	sub	sp, #20
 800af74:	af00      	add	r7, sp, #0
 800af76:	4603      	mov	r3, r0
 800af78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af7a:	2300      	movs	r3, #0
 800af7c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800af7e:	79fb      	ldrb	r3, [r7, #7]
 800af80:	2b03      	cmp	r3, #3
 800af82:	d817      	bhi.n	800afb4 <USBD_Get_USB_Status+0x44>
 800af84:	a201      	add	r2, pc, #4	@ (adr r2, 800af8c <USBD_Get_USB_Status+0x1c>)
 800af86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af8a:	bf00      	nop
 800af8c:	0800af9d 	.word	0x0800af9d
 800af90:	0800afa3 	.word	0x0800afa3
 800af94:	0800afa9 	.word	0x0800afa9
 800af98:	0800afaf 	.word	0x0800afaf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	73fb      	strb	r3, [r7, #15]
    break;
 800afa0:	e00b      	b.n	800afba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800afa2:	2303      	movs	r3, #3
 800afa4:	73fb      	strb	r3, [r7, #15]
    break;
 800afa6:	e008      	b.n	800afba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800afa8:	2301      	movs	r3, #1
 800afaa:	73fb      	strb	r3, [r7, #15]
    break;
 800afac:	e005      	b.n	800afba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800afae:	2303      	movs	r3, #3
 800afb0:	73fb      	strb	r3, [r7, #15]
    break;
 800afb2:	e002      	b.n	800afba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800afb4:	2303      	movs	r3, #3
 800afb6:	73fb      	strb	r3, [r7, #15]
    break;
 800afb8:	bf00      	nop
  }
  return usb_status;
 800afba:	7bfb      	ldrb	r3, [r7, #15]
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3714      	adds	r7, #20
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <__cvt>:
 800afc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afcc:	ec57 6b10 	vmov	r6, r7, d0
 800afd0:	2f00      	cmp	r7, #0
 800afd2:	460c      	mov	r4, r1
 800afd4:	4619      	mov	r1, r3
 800afd6:	463b      	mov	r3, r7
 800afd8:	bfbb      	ittet	lt
 800afda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800afde:	461f      	movlt	r7, r3
 800afe0:	2300      	movge	r3, #0
 800afe2:	232d      	movlt	r3, #45	@ 0x2d
 800afe4:	700b      	strb	r3, [r1, #0]
 800afe6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afe8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800afec:	4691      	mov	r9, r2
 800afee:	f023 0820 	bic.w	r8, r3, #32
 800aff2:	bfbc      	itt	lt
 800aff4:	4632      	movlt	r2, r6
 800aff6:	4616      	movlt	r6, r2
 800aff8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800affc:	d005      	beq.n	800b00a <__cvt+0x42>
 800affe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b002:	d100      	bne.n	800b006 <__cvt+0x3e>
 800b004:	3401      	adds	r4, #1
 800b006:	2102      	movs	r1, #2
 800b008:	e000      	b.n	800b00c <__cvt+0x44>
 800b00a:	2103      	movs	r1, #3
 800b00c:	ab03      	add	r3, sp, #12
 800b00e:	9301      	str	r3, [sp, #4]
 800b010:	ab02      	add	r3, sp, #8
 800b012:	9300      	str	r3, [sp, #0]
 800b014:	ec47 6b10 	vmov	d0, r6, r7
 800b018:	4653      	mov	r3, sl
 800b01a:	4622      	mov	r2, r4
 800b01c:	f000 fe78 	bl	800bd10 <_dtoa_r>
 800b020:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b024:	4605      	mov	r5, r0
 800b026:	d119      	bne.n	800b05c <__cvt+0x94>
 800b028:	f019 0f01 	tst.w	r9, #1
 800b02c:	d00e      	beq.n	800b04c <__cvt+0x84>
 800b02e:	eb00 0904 	add.w	r9, r0, r4
 800b032:	2200      	movs	r2, #0
 800b034:	2300      	movs	r3, #0
 800b036:	4630      	mov	r0, r6
 800b038:	4639      	mov	r1, r7
 800b03a:	f7f5 fd45 	bl	8000ac8 <__aeabi_dcmpeq>
 800b03e:	b108      	cbz	r0, 800b044 <__cvt+0x7c>
 800b040:	f8cd 900c 	str.w	r9, [sp, #12]
 800b044:	2230      	movs	r2, #48	@ 0x30
 800b046:	9b03      	ldr	r3, [sp, #12]
 800b048:	454b      	cmp	r3, r9
 800b04a:	d31e      	bcc.n	800b08a <__cvt+0xc2>
 800b04c:	9b03      	ldr	r3, [sp, #12]
 800b04e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b050:	1b5b      	subs	r3, r3, r5
 800b052:	4628      	mov	r0, r5
 800b054:	6013      	str	r3, [r2, #0]
 800b056:	b004      	add	sp, #16
 800b058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b05c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b060:	eb00 0904 	add.w	r9, r0, r4
 800b064:	d1e5      	bne.n	800b032 <__cvt+0x6a>
 800b066:	7803      	ldrb	r3, [r0, #0]
 800b068:	2b30      	cmp	r3, #48	@ 0x30
 800b06a:	d10a      	bne.n	800b082 <__cvt+0xba>
 800b06c:	2200      	movs	r2, #0
 800b06e:	2300      	movs	r3, #0
 800b070:	4630      	mov	r0, r6
 800b072:	4639      	mov	r1, r7
 800b074:	f7f5 fd28 	bl	8000ac8 <__aeabi_dcmpeq>
 800b078:	b918      	cbnz	r0, 800b082 <__cvt+0xba>
 800b07a:	f1c4 0401 	rsb	r4, r4, #1
 800b07e:	f8ca 4000 	str.w	r4, [sl]
 800b082:	f8da 3000 	ldr.w	r3, [sl]
 800b086:	4499      	add	r9, r3
 800b088:	e7d3      	b.n	800b032 <__cvt+0x6a>
 800b08a:	1c59      	adds	r1, r3, #1
 800b08c:	9103      	str	r1, [sp, #12]
 800b08e:	701a      	strb	r2, [r3, #0]
 800b090:	e7d9      	b.n	800b046 <__cvt+0x7e>

0800b092 <__exponent>:
 800b092:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b094:	2900      	cmp	r1, #0
 800b096:	bfba      	itte	lt
 800b098:	4249      	neglt	r1, r1
 800b09a:	232d      	movlt	r3, #45	@ 0x2d
 800b09c:	232b      	movge	r3, #43	@ 0x2b
 800b09e:	2909      	cmp	r1, #9
 800b0a0:	7002      	strb	r2, [r0, #0]
 800b0a2:	7043      	strb	r3, [r0, #1]
 800b0a4:	dd29      	ble.n	800b0fa <__exponent+0x68>
 800b0a6:	f10d 0307 	add.w	r3, sp, #7
 800b0aa:	461d      	mov	r5, r3
 800b0ac:	270a      	movs	r7, #10
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b0b4:	fb07 1416 	mls	r4, r7, r6, r1
 800b0b8:	3430      	adds	r4, #48	@ 0x30
 800b0ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b0be:	460c      	mov	r4, r1
 800b0c0:	2c63      	cmp	r4, #99	@ 0x63
 800b0c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b0c6:	4631      	mov	r1, r6
 800b0c8:	dcf1      	bgt.n	800b0ae <__exponent+0x1c>
 800b0ca:	3130      	adds	r1, #48	@ 0x30
 800b0cc:	1e94      	subs	r4, r2, #2
 800b0ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b0d2:	1c41      	adds	r1, r0, #1
 800b0d4:	4623      	mov	r3, r4
 800b0d6:	42ab      	cmp	r3, r5
 800b0d8:	d30a      	bcc.n	800b0f0 <__exponent+0x5e>
 800b0da:	f10d 0309 	add.w	r3, sp, #9
 800b0de:	1a9b      	subs	r3, r3, r2
 800b0e0:	42ac      	cmp	r4, r5
 800b0e2:	bf88      	it	hi
 800b0e4:	2300      	movhi	r3, #0
 800b0e6:	3302      	adds	r3, #2
 800b0e8:	4403      	add	r3, r0
 800b0ea:	1a18      	subs	r0, r3, r0
 800b0ec:	b003      	add	sp, #12
 800b0ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b0f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b0f8:	e7ed      	b.n	800b0d6 <__exponent+0x44>
 800b0fa:	2330      	movs	r3, #48	@ 0x30
 800b0fc:	3130      	adds	r1, #48	@ 0x30
 800b0fe:	7083      	strb	r3, [r0, #2]
 800b100:	70c1      	strb	r1, [r0, #3]
 800b102:	1d03      	adds	r3, r0, #4
 800b104:	e7f1      	b.n	800b0ea <__exponent+0x58>
	...

0800b108 <_printf_float>:
 800b108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b10c:	b08d      	sub	sp, #52	@ 0x34
 800b10e:	460c      	mov	r4, r1
 800b110:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b114:	4616      	mov	r6, r2
 800b116:	461f      	mov	r7, r3
 800b118:	4605      	mov	r5, r0
 800b11a:	f000 fcdb 	bl	800bad4 <_localeconv_r>
 800b11e:	6803      	ldr	r3, [r0, #0]
 800b120:	9304      	str	r3, [sp, #16]
 800b122:	4618      	mov	r0, r3
 800b124:	f7f5 f8a4 	bl	8000270 <strlen>
 800b128:	2300      	movs	r3, #0
 800b12a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b12c:	f8d8 3000 	ldr.w	r3, [r8]
 800b130:	9005      	str	r0, [sp, #20]
 800b132:	3307      	adds	r3, #7
 800b134:	f023 0307 	bic.w	r3, r3, #7
 800b138:	f103 0208 	add.w	r2, r3, #8
 800b13c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b140:	f8d4 b000 	ldr.w	fp, [r4]
 800b144:	f8c8 2000 	str.w	r2, [r8]
 800b148:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b14c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b150:	9307      	str	r3, [sp, #28]
 800b152:	f8cd 8018 	str.w	r8, [sp, #24]
 800b156:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b15a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b15e:	4b9c      	ldr	r3, [pc, #624]	@ (800b3d0 <_printf_float+0x2c8>)
 800b160:	f04f 32ff 	mov.w	r2, #4294967295
 800b164:	f7f5 fce2 	bl	8000b2c <__aeabi_dcmpun>
 800b168:	bb70      	cbnz	r0, 800b1c8 <_printf_float+0xc0>
 800b16a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b16e:	4b98      	ldr	r3, [pc, #608]	@ (800b3d0 <_printf_float+0x2c8>)
 800b170:	f04f 32ff 	mov.w	r2, #4294967295
 800b174:	f7f5 fcbc 	bl	8000af0 <__aeabi_dcmple>
 800b178:	bb30      	cbnz	r0, 800b1c8 <_printf_float+0xc0>
 800b17a:	2200      	movs	r2, #0
 800b17c:	2300      	movs	r3, #0
 800b17e:	4640      	mov	r0, r8
 800b180:	4649      	mov	r1, r9
 800b182:	f7f5 fcab 	bl	8000adc <__aeabi_dcmplt>
 800b186:	b110      	cbz	r0, 800b18e <_printf_float+0x86>
 800b188:	232d      	movs	r3, #45	@ 0x2d
 800b18a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b18e:	4a91      	ldr	r2, [pc, #580]	@ (800b3d4 <_printf_float+0x2cc>)
 800b190:	4b91      	ldr	r3, [pc, #580]	@ (800b3d8 <_printf_float+0x2d0>)
 800b192:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b196:	bf94      	ite	ls
 800b198:	4690      	movls	r8, r2
 800b19a:	4698      	movhi	r8, r3
 800b19c:	2303      	movs	r3, #3
 800b19e:	6123      	str	r3, [r4, #16]
 800b1a0:	f02b 0304 	bic.w	r3, fp, #4
 800b1a4:	6023      	str	r3, [r4, #0]
 800b1a6:	f04f 0900 	mov.w	r9, #0
 800b1aa:	9700      	str	r7, [sp, #0]
 800b1ac:	4633      	mov	r3, r6
 800b1ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b1b0:	4621      	mov	r1, r4
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	f000 f9d2 	bl	800b55c <_printf_common>
 800b1b8:	3001      	adds	r0, #1
 800b1ba:	f040 808d 	bne.w	800b2d8 <_printf_float+0x1d0>
 800b1be:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c2:	b00d      	add	sp, #52	@ 0x34
 800b1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c8:	4642      	mov	r2, r8
 800b1ca:	464b      	mov	r3, r9
 800b1cc:	4640      	mov	r0, r8
 800b1ce:	4649      	mov	r1, r9
 800b1d0:	f7f5 fcac 	bl	8000b2c <__aeabi_dcmpun>
 800b1d4:	b140      	cbz	r0, 800b1e8 <_printf_float+0xe0>
 800b1d6:	464b      	mov	r3, r9
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	bfbc      	itt	lt
 800b1dc:	232d      	movlt	r3, #45	@ 0x2d
 800b1de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b1e2:	4a7e      	ldr	r2, [pc, #504]	@ (800b3dc <_printf_float+0x2d4>)
 800b1e4:	4b7e      	ldr	r3, [pc, #504]	@ (800b3e0 <_printf_float+0x2d8>)
 800b1e6:	e7d4      	b.n	800b192 <_printf_float+0x8a>
 800b1e8:	6863      	ldr	r3, [r4, #4]
 800b1ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b1ee:	9206      	str	r2, [sp, #24]
 800b1f0:	1c5a      	adds	r2, r3, #1
 800b1f2:	d13b      	bne.n	800b26c <_printf_float+0x164>
 800b1f4:	2306      	movs	r3, #6
 800b1f6:	6063      	str	r3, [r4, #4]
 800b1f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	6022      	str	r2, [r4, #0]
 800b200:	9303      	str	r3, [sp, #12]
 800b202:	ab0a      	add	r3, sp, #40	@ 0x28
 800b204:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b208:	ab09      	add	r3, sp, #36	@ 0x24
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	6861      	ldr	r1, [r4, #4]
 800b20e:	ec49 8b10 	vmov	d0, r8, r9
 800b212:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b216:	4628      	mov	r0, r5
 800b218:	f7ff fed6 	bl	800afc8 <__cvt>
 800b21c:	9b06      	ldr	r3, [sp, #24]
 800b21e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b220:	2b47      	cmp	r3, #71	@ 0x47
 800b222:	4680      	mov	r8, r0
 800b224:	d129      	bne.n	800b27a <_printf_float+0x172>
 800b226:	1cc8      	adds	r0, r1, #3
 800b228:	db02      	blt.n	800b230 <_printf_float+0x128>
 800b22a:	6863      	ldr	r3, [r4, #4]
 800b22c:	4299      	cmp	r1, r3
 800b22e:	dd41      	ble.n	800b2b4 <_printf_float+0x1ac>
 800b230:	f1aa 0a02 	sub.w	sl, sl, #2
 800b234:	fa5f fa8a 	uxtb.w	sl, sl
 800b238:	3901      	subs	r1, #1
 800b23a:	4652      	mov	r2, sl
 800b23c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b240:	9109      	str	r1, [sp, #36]	@ 0x24
 800b242:	f7ff ff26 	bl	800b092 <__exponent>
 800b246:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b248:	1813      	adds	r3, r2, r0
 800b24a:	2a01      	cmp	r2, #1
 800b24c:	4681      	mov	r9, r0
 800b24e:	6123      	str	r3, [r4, #16]
 800b250:	dc02      	bgt.n	800b258 <_printf_float+0x150>
 800b252:	6822      	ldr	r2, [r4, #0]
 800b254:	07d2      	lsls	r2, r2, #31
 800b256:	d501      	bpl.n	800b25c <_printf_float+0x154>
 800b258:	3301      	adds	r3, #1
 800b25a:	6123      	str	r3, [r4, #16]
 800b25c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b260:	2b00      	cmp	r3, #0
 800b262:	d0a2      	beq.n	800b1aa <_printf_float+0xa2>
 800b264:	232d      	movs	r3, #45	@ 0x2d
 800b266:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b26a:	e79e      	b.n	800b1aa <_printf_float+0xa2>
 800b26c:	9a06      	ldr	r2, [sp, #24]
 800b26e:	2a47      	cmp	r2, #71	@ 0x47
 800b270:	d1c2      	bne.n	800b1f8 <_printf_float+0xf0>
 800b272:	2b00      	cmp	r3, #0
 800b274:	d1c0      	bne.n	800b1f8 <_printf_float+0xf0>
 800b276:	2301      	movs	r3, #1
 800b278:	e7bd      	b.n	800b1f6 <_printf_float+0xee>
 800b27a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b27e:	d9db      	bls.n	800b238 <_printf_float+0x130>
 800b280:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b284:	d118      	bne.n	800b2b8 <_printf_float+0x1b0>
 800b286:	2900      	cmp	r1, #0
 800b288:	6863      	ldr	r3, [r4, #4]
 800b28a:	dd0b      	ble.n	800b2a4 <_printf_float+0x19c>
 800b28c:	6121      	str	r1, [r4, #16]
 800b28e:	b913      	cbnz	r3, 800b296 <_printf_float+0x18e>
 800b290:	6822      	ldr	r2, [r4, #0]
 800b292:	07d0      	lsls	r0, r2, #31
 800b294:	d502      	bpl.n	800b29c <_printf_float+0x194>
 800b296:	3301      	adds	r3, #1
 800b298:	440b      	add	r3, r1
 800b29a:	6123      	str	r3, [r4, #16]
 800b29c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b29e:	f04f 0900 	mov.w	r9, #0
 800b2a2:	e7db      	b.n	800b25c <_printf_float+0x154>
 800b2a4:	b913      	cbnz	r3, 800b2ac <_printf_float+0x1a4>
 800b2a6:	6822      	ldr	r2, [r4, #0]
 800b2a8:	07d2      	lsls	r2, r2, #31
 800b2aa:	d501      	bpl.n	800b2b0 <_printf_float+0x1a8>
 800b2ac:	3302      	adds	r3, #2
 800b2ae:	e7f4      	b.n	800b29a <_printf_float+0x192>
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	e7f2      	b.n	800b29a <_printf_float+0x192>
 800b2b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b2b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2ba:	4299      	cmp	r1, r3
 800b2bc:	db05      	blt.n	800b2ca <_printf_float+0x1c2>
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	6121      	str	r1, [r4, #16]
 800b2c2:	07d8      	lsls	r0, r3, #31
 800b2c4:	d5ea      	bpl.n	800b29c <_printf_float+0x194>
 800b2c6:	1c4b      	adds	r3, r1, #1
 800b2c8:	e7e7      	b.n	800b29a <_printf_float+0x192>
 800b2ca:	2900      	cmp	r1, #0
 800b2cc:	bfd4      	ite	le
 800b2ce:	f1c1 0202 	rsble	r2, r1, #2
 800b2d2:	2201      	movgt	r2, #1
 800b2d4:	4413      	add	r3, r2
 800b2d6:	e7e0      	b.n	800b29a <_printf_float+0x192>
 800b2d8:	6823      	ldr	r3, [r4, #0]
 800b2da:	055a      	lsls	r2, r3, #21
 800b2dc:	d407      	bmi.n	800b2ee <_printf_float+0x1e6>
 800b2de:	6923      	ldr	r3, [r4, #16]
 800b2e0:	4642      	mov	r2, r8
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	4628      	mov	r0, r5
 800b2e6:	47b8      	blx	r7
 800b2e8:	3001      	adds	r0, #1
 800b2ea:	d12b      	bne.n	800b344 <_printf_float+0x23c>
 800b2ec:	e767      	b.n	800b1be <_printf_float+0xb6>
 800b2ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b2f2:	f240 80dd 	bls.w	800b4b0 <_printf_float+0x3a8>
 800b2f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	f7f5 fbe3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b302:	2800      	cmp	r0, #0
 800b304:	d033      	beq.n	800b36e <_printf_float+0x266>
 800b306:	4a37      	ldr	r2, [pc, #220]	@ (800b3e4 <_printf_float+0x2dc>)
 800b308:	2301      	movs	r3, #1
 800b30a:	4631      	mov	r1, r6
 800b30c:	4628      	mov	r0, r5
 800b30e:	47b8      	blx	r7
 800b310:	3001      	adds	r0, #1
 800b312:	f43f af54 	beq.w	800b1be <_printf_float+0xb6>
 800b316:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b31a:	4543      	cmp	r3, r8
 800b31c:	db02      	blt.n	800b324 <_printf_float+0x21c>
 800b31e:	6823      	ldr	r3, [r4, #0]
 800b320:	07d8      	lsls	r0, r3, #31
 800b322:	d50f      	bpl.n	800b344 <_printf_float+0x23c>
 800b324:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b328:	4631      	mov	r1, r6
 800b32a:	4628      	mov	r0, r5
 800b32c:	47b8      	blx	r7
 800b32e:	3001      	adds	r0, #1
 800b330:	f43f af45 	beq.w	800b1be <_printf_float+0xb6>
 800b334:	f04f 0900 	mov.w	r9, #0
 800b338:	f108 38ff 	add.w	r8, r8, #4294967295
 800b33c:	f104 0a1a 	add.w	sl, r4, #26
 800b340:	45c8      	cmp	r8, r9
 800b342:	dc09      	bgt.n	800b358 <_printf_float+0x250>
 800b344:	6823      	ldr	r3, [r4, #0]
 800b346:	079b      	lsls	r3, r3, #30
 800b348:	f100 8103 	bmi.w	800b552 <_printf_float+0x44a>
 800b34c:	68e0      	ldr	r0, [r4, #12]
 800b34e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b350:	4298      	cmp	r0, r3
 800b352:	bfb8      	it	lt
 800b354:	4618      	movlt	r0, r3
 800b356:	e734      	b.n	800b1c2 <_printf_float+0xba>
 800b358:	2301      	movs	r3, #1
 800b35a:	4652      	mov	r2, sl
 800b35c:	4631      	mov	r1, r6
 800b35e:	4628      	mov	r0, r5
 800b360:	47b8      	blx	r7
 800b362:	3001      	adds	r0, #1
 800b364:	f43f af2b 	beq.w	800b1be <_printf_float+0xb6>
 800b368:	f109 0901 	add.w	r9, r9, #1
 800b36c:	e7e8      	b.n	800b340 <_printf_float+0x238>
 800b36e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b370:	2b00      	cmp	r3, #0
 800b372:	dc39      	bgt.n	800b3e8 <_printf_float+0x2e0>
 800b374:	4a1b      	ldr	r2, [pc, #108]	@ (800b3e4 <_printf_float+0x2dc>)
 800b376:	2301      	movs	r3, #1
 800b378:	4631      	mov	r1, r6
 800b37a:	4628      	mov	r0, r5
 800b37c:	47b8      	blx	r7
 800b37e:	3001      	adds	r0, #1
 800b380:	f43f af1d 	beq.w	800b1be <_printf_float+0xb6>
 800b384:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b388:	ea59 0303 	orrs.w	r3, r9, r3
 800b38c:	d102      	bne.n	800b394 <_printf_float+0x28c>
 800b38e:	6823      	ldr	r3, [r4, #0]
 800b390:	07d9      	lsls	r1, r3, #31
 800b392:	d5d7      	bpl.n	800b344 <_printf_float+0x23c>
 800b394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b398:	4631      	mov	r1, r6
 800b39a:	4628      	mov	r0, r5
 800b39c:	47b8      	blx	r7
 800b39e:	3001      	adds	r0, #1
 800b3a0:	f43f af0d 	beq.w	800b1be <_printf_float+0xb6>
 800b3a4:	f04f 0a00 	mov.w	sl, #0
 800b3a8:	f104 0b1a 	add.w	fp, r4, #26
 800b3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3ae:	425b      	negs	r3, r3
 800b3b0:	4553      	cmp	r3, sl
 800b3b2:	dc01      	bgt.n	800b3b8 <_printf_float+0x2b0>
 800b3b4:	464b      	mov	r3, r9
 800b3b6:	e793      	b.n	800b2e0 <_printf_float+0x1d8>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	465a      	mov	r2, fp
 800b3bc:	4631      	mov	r1, r6
 800b3be:	4628      	mov	r0, r5
 800b3c0:	47b8      	blx	r7
 800b3c2:	3001      	adds	r0, #1
 800b3c4:	f43f aefb 	beq.w	800b1be <_printf_float+0xb6>
 800b3c8:	f10a 0a01 	add.w	sl, sl, #1
 800b3cc:	e7ee      	b.n	800b3ac <_printf_float+0x2a4>
 800b3ce:	bf00      	nop
 800b3d0:	7fefffff 	.word	0x7fefffff
 800b3d4:	0800f3a4 	.word	0x0800f3a4
 800b3d8:	0800f3a8 	.word	0x0800f3a8
 800b3dc:	0800f3ac 	.word	0x0800f3ac
 800b3e0:	0800f3b0 	.word	0x0800f3b0
 800b3e4:	0800f3b4 	.word	0x0800f3b4
 800b3e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b3ee:	4553      	cmp	r3, sl
 800b3f0:	bfa8      	it	ge
 800b3f2:	4653      	movge	r3, sl
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	4699      	mov	r9, r3
 800b3f8:	dc36      	bgt.n	800b468 <_printf_float+0x360>
 800b3fa:	f04f 0b00 	mov.w	fp, #0
 800b3fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b402:	f104 021a 	add.w	r2, r4, #26
 800b406:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b408:	9306      	str	r3, [sp, #24]
 800b40a:	eba3 0309 	sub.w	r3, r3, r9
 800b40e:	455b      	cmp	r3, fp
 800b410:	dc31      	bgt.n	800b476 <_printf_float+0x36e>
 800b412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b414:	459a      	cmp	sl, r3
 800b416:	dc3a      	bgt.n	800b48e <_printf_float+0x386>
 800b418:	6823      	ldr	r3, [r4, #0]
 800b41a:	07da      	lsls	r2, r3, #31
 800b41c:	d437      	bmi.n	800b48e <_printf_float+0x386>
 800b41e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b420:	ebaa 0903 	sub.w	r9, sl, r3
 800b424:	9b06      	ldr	r3, [sp, #24]
 800b426:	ebaa 0303 	sub.w	r3, sl, r3
 800b42a:	4599      	cmp	r9, r3
 800b42c:	bfa8      	it	ge
 800b42e:	4699      	movge	r9, r3
 800b430:	f1b9 0f00 	cmp.w	r9, #0
 800b434:	dc33      	bgt.n	800b49e <_printf_float+0x396>
 800b436:	f04f 0800 	mov.w	r8, #0
 800b43a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b43e:	f104 0b1a 	add.w	fp, r4, #26
 800b442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b444:	ebaa 0303 	sub.w	r3, sl, r3
 800b448:	eba3 0309 	sub.w	r3, r3, r9
 800b44c:	4543      	cmp	r3, r8
 800b44e:	f77f af79 	ble.w	800b344 <_printf_float+0x23c>
 800b452:	2301      	movs	r3, #1
 800b454:	465a      	mov	r2, fp
 800b456:	4631      	mov	r1, r6
 800b458:	4628      	mov	r0, r5
 800b45a:	47b8      	blx	r7
 800b45c:	3001      	adds	r0, #1
 800b45e:	f43f aeae 	beq.w	800b1be <_printf_float+0xb6>
 800b462:	f108 0801 	add.w	r8, r8, #1
 800b466:	e7ec      	b.n	800b442 <_printf_float+0x33a>
 800b468:	4642      	mov	r2, r8
 800b46a:	4631      	mov	r1, r6
 800b46c:	4628      	mov	r0, r5
 800b46e:	47b8      	blx	r7
 800b470:	3001      	adds	r0, #1
 800b472:	d1c2      	bne.n	800b3fa <_printf_float+0x2f2>
 800b474:	e6a3      	b.n	800b1be <_printf_float+0xb6>
 800b476:	2301      	movs	r3, #1
 800b478:	4631      	mov	r1, r6
 800b47a:	4628      	mov	r0, r5
 800b47c:	9206      	str	r2, [sp, #24]
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	f43f ae9c 	beq.w	800b1be <_printf_float+0xb6>
 800b486:	9a06      	ldr	r2, [sp, #24]
 800b488:	f10b 0b01 	add.w	fp, fp, #1
 800b48c:	e7bb      	b.n	800b406 <_printf_float+0x2fe>
 800b48e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b492:	4631      	mov	r1, r6
 800b494:	4628      	mov	r0, r5
 800b496:	47b8      	blx	r7
 800b498:	3001      	adds	r0, #1
 800b49a:	d1c0      	bne.n	800b41e <_printf_float+0x316>
 800b49c:	e68f      	b.n	800b1be <_printf_float+0xb6>
 800b49e:	9a06      	ldr	r2, [sp, #24]
 800b4a0:	464b      	mov	r3, r9
 800b4a2:	4442      	add	r2, r8
 800b4a4:	4631      	mov	r1, r6
 800b4a6:	4628      	mov	r0, r5
 800b4a8:	47b8      	blx	r7
 800b4aa:	3001      	adds	r0, #1
 800b4ac:	d1c3      	bne.n	800b436 <_printf_float+0x32e>
 800b4ae:	e686      	b.n	800b1be <_printf_float+0xb6>
 800b4b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b4b4:	f1ba 0f01 	cmp.w	sl, #1
 800b4b8:	dc01      	bgt.n	800b4be <_printf_float+0x3b6>
 800b4ba:	07db      	lsls	r3, r3, #31
 800b4bc:	d536      	bpl.n	800b52c <_printf_float+0x424>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	4642      	mov	r2, r8
 800b4c2:	4631      	mov	r1, r6
 800b4c4:	4628      	mov	r0, r5
 800b4c6:	47b8      	blx	r7
 800b4c8:	3001      	adds	r0, #1
 800b4ca:	f43f ae78 	beq.w	800b1be <_printf_float+0xb6>
 800b4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4d2:	4631      	mov	r1, r6
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	47b8      	blx	r7
 800b4d8:	3001      	adds	r0, #1
 800b4da:	f43f ae70 	beq.w	800b1be <_printf_float+0xb6>
 800b4de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b4ea:	f7f5 faed 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4ee:	b9c0      	cbnz	r0, 800b522 <_printf_float+0x41a>
 800b4f0:	4653      	mov	r3, sl
 800b4f2:	f108 0201 	add.w	r2, r8, #1
 800b4f6:	4631      	mov	r1, r6
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	47b8      	blx	r7
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	d10c      	bne.n	800b51a <_printf_float+0x412>
 800b500:	e65d      	b.n	800b1be <_printf_float+0xb6>
 800b502:	2301      	movs	r3, #1
 800b504:	465a      	mov	r2, fp
 800b506:	4631      	mov	r1, r6
 800b508:	4628      	mov	r0, r5
 800b50a:	47b8      	blx	r7
 800b50c:	3001      	adds	r0, #1
 800b50e:	f43f ae56 	beq.w	800b1be <_printf_float+0xb6>
 800b512:	f108 0801 	add.w	r8, r8, #1
 800b516:	45d0      	cmp	r8, sl
 800b518:	dbf3      	blt.n	800b502 <_printf_float+0x3fa>
 800b51a:	464b      	mov	r3, r9
 800b51c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b520:	e6df      	b.n	800b2e2 <_printf_float+0x1da>
 800b522:	f04f 0800 	mov.w	r8, #0
 800b526:	f104 0b1a 	add.w	fp, r4, #26
 800b52a:	e7f4      	b.n	800b516 <_printf_float+0x40e>
 800b52c:	2301      	movs	r3, #1
 800b52e:	4642      	mov	r2, r8
 800b530:	e7e1      	b.n	800b4f6 <_printf_float+0x3ee>
 800b532:	2301      	movs	r3, #1
 800b534:	464a      	mov	r2, r9
 800b536:	4631      	mov	r1, r6
 800b538:	4628      	mov	r0, r5
 800b53a:	47b8      	blx	r7
 800b53c:	3001      	adds	r0, #1
 800b53e:	f43f ae3e 	beq.w	800b1be <_printf_float+0xb6>
 800b542:	f108 0801 	add.w	r8, r8, #1
 800b546:	68e3      	ldr	r3, [r4, #12]
 800b548:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b54a:	1a5b      	subs	r3, r3, r1
 800b54c:	4543      	cmp	r3, r8
 800b54e:	dcf0      	bgt.n	800b532 <_printf_float+0x42a>
 800b550:	e6fc      	b.n	800b34c <_printf_float+0x244>
 800b552:	f04f 0800 	mov.w	r8, #0
 800b556:	f104 0919 	add.w	r9, r4, #25
 800b55a:	e7f4      	b.n	800b546 <_printf_float+0x43e>

0800b55c <_printf_common>:
 800b55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b560:	4616      	mov	r6, r2
 800b562:	4698      	mov	r8, r3
 800b564:	688a      	ldr	r2, [r1, #8]
 800b566:	690b      	ldr	r3, [r1, #16]
 800b568:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b56c:	4293      	cmp	r3, r2
 800b56e:	bfb8      	it	lt
 800b570:	4613      	movlt	r3, r2
 800b572:	6033      	str	r3, [r6, #0]
 800b574:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b578:	4607      	mov	r7, r0
 800b57a:	460c      	mov	r4, r1
 800b57c:	b10a      	cbz	r2, 800b582 <_printf_common+0x26>
 800b57e:	3301      	adds	r3, #1
 800b580:	6033      	str	r3, [r6, #0]
 800b582:	6823      	ldr	r3, [r4, #0]
 800b584:	0699      	lsls	r1, r3, #26
 800b586:	bf42      	ittt	mi
 800b588:	6833      	ldrmi	r3, [r6, #0]
 800b58a:	3302      	addmi	r3, #2
 800b58c:	6033      	strmi	r3, [r6, #0]
 800b58e:	6825      	ldr	r5, [r4, #0]
 800b590:	f015 0506 	ands.w	r5, r5, #6
 800b594:	d106      	bne.n	800b5a4 <_printf_common+0x48>
 800b596:	f104 0a19 	add.w	sl, r4, #25
 800b59a:	68e3      	ldr	r3, [r4, #12]
 800b59c:	6832      	ldr	r2, [r6, #0]
 800b59e:	1a9b      	subs	r3, r3, r2
 800b5a0:	42ab      	cmp	r3, r5
 800b5a2:	dc26      	bgt.n	800b5f2 <_printf_common+0x96>
 800b5a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b5a8:	6822      	ldr	r2, [r4, #0]
 800b5aa:	3b00      	subs	r3, #0
 800b5ac:	bf18      	it	ne
 800b5ae:	2301      	movne	r3, #1
 800b5b0:	0692      	lsls	r2, r2, #26
 800b5b2:	d42b      	bmi.n	800b60c <_printf_common+0xb0>
 800b5b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b5b8:	4641      	mov	r1, r8
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	47c8      	blx	r9
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d01e      	beq.n	800b600 <_printf_common+0xa4>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	6922      	ldr	r2, [r4, #16]
 800b5c6:	f003 0306 	and.w	r3, r3, #6
 800b5ca:	2b04      	cmp	r3, #4
 800b5cc:	bf02      	ittt	eq
 800b5ce:	68e5      	ldreq	r5, [r4, #12]
 800b5d0:	6833      	ldreq	r3, [r6, #0]
 800b5d2:	1aed      	subeq	r5, r5, r3
 800b5d4:	68a3      	ldr	r3, [r4, #8]
 800b5d6:	bf0c      	ite	eq
 800b5d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5dc:	2500      	movne	r5, #0
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	bfc4      	itt	gt
 800b5e2:	1a9b      	subgt	r3, r3, r2
 800b5e4:	18ed      	addgt	r5, r5, r3
 800b5e6:	2600      	movs	r6, #0
 800b5e8:	341a      	adds	r4, #26
 800b5ea:	42b5      	cmp	r5, r6
 800b5ec:	d11a      	bne.n	800b624 <_printf_common+0xc8>
 800b5ee:	2000      	movs	r0, #0
 800b5f0:	e008      	b.n	800b604 <_printf_common+0xa8>
 800b5f2:	2301      	movs	r3, #1
 800b5f4:	4652      	mov	r2, sl
 800b5f6:	4641      	mov	r1, r8
 800b5f8:	4638      	mov	r0, r7
 800b5fa:	47c8      	blx	r9
 800b5fc:	3001      	adds	r0, #1
 800b5fe:	d103      	bne.n	800b608 <_printf_common+0xac>
 800b600:	f04f 30ff 	mov.w	r0, #4294967295
 800b604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b608:	3501      	adds	r5, #1
 800b60a:	e7c6      	b.n	800b59a <_printf_common+0x3e>
 800b60c:	18e1      	adds	r1, r4, r3
 800b60e:	1c5a      	adds	r2, r3, #1
 800b610:	2030      	movs	r0, #48	@ 0x30
 800b612:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b616:	4422      	add	r2, r4
 800b618:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b61c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b620:	3302      	adds	r3, #2
 800b622:	e7c7      	b.n	800b5b4 <_printf_common+0x58>
 800b624:	2301      	movs	r3, #1
 800b626:	4622      	mov	r2, r4
 800b628:	4641      	mov	r1, r8
 800b62a:	4638      	mov	r0, r7
 800b62c:	47c8      	blx	r9
 800b62e:	3001      	adds	r0, #1
 800b630:	d0e6      	beq.n	800b600 <_printf_common+0xa4>
 800b632:	3601      	adds	r6, #1
 800b634:	e7d9      	b.n	800b5ea <_printf_common+0x8e>
	...

0800b638 <_printf_i>:
 800b638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b63c:	7e0f      	ldrb	r7, [r1, #24]
 800b63e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b640:	2f78      	cmp	r7, #120	@ 0x78
 800b642:	4691      	mov	r9, r2
 800b644:	4680      	mov	r8, r0
 800b646:	460c      	mov	r4, r1
 800b648:	469a      	mov	sl, r3
 800b64a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b64e:	d807      	bhi.n	800b660 <_printf_i+0x28>
 800b650:	2f62      	cmp	r7, #98	@ 0x62
 800b652:	d80a      	bhi.n	800b66a <_printf_i+0x32>
 800b654:	2f00      	cmp	r7, #0
 800b656:	f000 80d2 	beq.w	800b7fe <_printf_i+0x1c6>
 800b65a:	2f58      	cmp	r7, #88	@ 0x58
 800b65c:	f000 80b9 	beq.w	800b7d2 <_printf_i+0x19a>
 800b660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b664:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b668:	e03a      	b.n	800b6e0 <_printf_i+0xa8>
 800b66a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b66e:	2b15      	cmp	r3, #21
 800b670:	d8f6      	bhi.n	800b660 <_printf_i+0x28>
 800b672:	a101      	add	r1, pc, #4	@ (adr r1, 800b678 <_printf_i+0x40>)
 800b674:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b678:	0800b6d1 	.word	0x0800b6d1
 800b67c:	0800b6e5 	.word	0x0800b6e5
 800b680:	0800b661 	.word	0x0800b661
 800b684:	0800b661 	.word	0x0800b661
 800b688:	0800b661 	.word	0x0800b661
 800b68c:	0800b661 	.word	0x0800b661
 800b690:	0800b6e5 	.word	0x0800b6e5
 800b694:	0800b661 	.word	0x0800b661
 800b698:	0800b661 	.word	0x0800b661
 800b69c:	0800b661 	.word	0x0800b661
 800b6a0:	0800b661 	.word	0x0800b661
 800b6a4:	0800b7e5 	.word	0x0800b7e5
 800b6a8:	0800b70f 	.word	0x0800b70f
 800b6ac:	0800b79f 	.word	0x0800b79f
 800b6b0:	0800b661 	.word	0x0800b661
 800b6b4:	0800b661 	.word	0x0800b661
 800b6b8:	0800b807 	.word	0x0800b807
 800b6bc:	0800b661 	.word	0x0800b661
 800b6c0:	0800b70f 	.word	0x0800b70f
 800b6c4:	0800b661 	.word	0x0800b661
 800b6c8:	0800b661 	.word	0x0800b661
 800b6cc:	0800b7a7 	.word	0x0800b7a7
 800b6d0:	6833      	ldr	r3, [r6, #0]
 800b6d2:	1d1a      	adds	r2, r3, #4
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	6032      	str	r2, [r6, #0]
 800b6d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e09d      	b.n	800b820 <_printf_i+0x1e8>
 800b6e4:	6833      	ldr	r3, [r6, #0]
 800b6e6:	6820      	ldr	r0, [r4, #0]
 800b6e8:	1d19      	adds	r1, r3, #4
 800b6ea:	6031      	str	r1, [r6, #0]
 800b6ec:	0606      	lsls	r6, r0, #24
 800b6ee:	d501      	bpl.n	800b6f4 <_printf_i+0xbc>
 800b6f0:	681d      	ldr	r5, [r3, #0]
 800b6f2:	e003      	b.n	800b6fc <_printf_i+0xc4>
 800b6f4:	0645      	lsls	r5, r0, #25
 800b6f6:	d5fb      	bpl.n	800b6f0 <_printf_i+0xb8>
 800b6f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6fc:	2d00      	cmp	r5, #0
 800b6fe:	da03      	bge.n	800b708 <_printf_i+0xd0>
 800b700:	232d      	movs	r3, #45	@ 0x2d
 800b702:	426d      	negs	r5, r5
 800b704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b708:	4859      	ldr	r0, [pc, #356]	@ (800b870 <_printf_i+0x238>)
 800b70a:	230a      	movs	r3, #10
 800b70c:	e011      	b.n	800b732 <_printf_i+0xfa>
 800b70e:	6821      	ldr	r1, [r4, #0]
 800b710:	6833      	ldr	r3, [r6, #0]
 800b712:	0608      	lsls	r0, r1, #24
 800b714:	f853 5b04 	ldr.w	r5, [r3], #4
 800b718:	d402      	bmi.n	800b720 <_printf_i+0xe8>
 800b71a:	0649      	lsls	r1, r1, #25
 800b71c:	bf48      	it	mi
 800b71e:	b2ad      	uxthmi	r5, r5
 800b720:	2f6f      	cmp	r7, #111	@ 0x6f
 800b722:	4853      	ldr	r0, [pc, #332]	@ (800b870 <_printf_i+0x238>)
 800b724:	6033      	str	r3, [r6, #0]
 800b726:	bf14      	ite	ne
 800b728:	230a      	movne	r3, #10
 800b72a:	2308      	moveq	r3, #8
 800b72c:	2100      	movs	r1, #0
 800b72e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b732:	6866      	ldr	r6, [r4, #4]
 800b734:	60a6      	str	r6, [r4, #8]
 800b736:	2e00      	cmp	r6, #0
 800b738:	bfa2      	ittt	ge
 800b73a:	6821      	ldrge	r1, [r4, #0]
 800b73c:	f021 0104 	bicge.w	r1, r1, #4
 800b740:	6021      	strge	r1, [r4, #0]
 800b742:	b90d      	cbnz	r5, 800b748 <_printf_i+0x110>
 800b744:	2e00      	cmp	r6, #0
 800b746:	d04b      	beq.n	800b7e0 <_printf_i+0x1a8>
 800b748:	4616      	mov	r6, r2
 800b74a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b74e:	fb03 5711 	mls	r7, r3, r1, r5
 800b752:	5dc7      	ldrb	r7, [r0, r7]
 800b754:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b758:	462f      	mov	r7, r5
 800b75a:	42bb      	cmp	r3, r7
 800b75c:	460d      	mov	r5, r1
 800b75e:	d9f4      	bls.n	800b74a <_printf_i+0x112>
 800b760:	2b08      	cmp	r3, #8
 800b762:	d10b      	bne.n	800b77c <_printf_i+0x144>
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	07df      	lsls	r7, r3, #31
 800b768:	d508      	bpl.n	800b77c <_printf_i+0x144>
 800b76a:	6923      	ldr	r3, [r4, #16]
 800b76c:	6861      	ldr	r1, [r4, #4]
 800b76e:	4299      	cmp	r1, r3
 800b770:	bfde      	ittt	le
 800b772:	2330      	movle	r3, #48	@ 0x30
 800b774:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b778:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b77c:	1b92      	subs	r2, r2, r6
 800b77e:	6122      	str	r2, [r4, #16]
 800b780:	f8cd a000 	str.w	sl, [sp]
 800b784:	464b      	mov	r3, r9
 800b786:	aa03      	add	r2, sp, #12
 800b788:	4621      	mov	r1, r4
 800b78a:	4640      	mov	r0, r8
 800b78c:	f7ff fee6 	bl	800b55c <_printf_common>
 800b790:	3001      	adds	r0, #1
 800b792:	d14a      	bne.n	800b82a <_printf_i+0x1f2>
 800b794:	f04f 30ff 	mov.w	r0, #4294967295
 800b798:	b004      	add	sp, #16
 800b79a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b79e:	6823      	ldr	r3, [r4, #0]
 800b7a0:	f043 0320 	orr.w	r3, r3, #32
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	4833      	ldr	r0, [pc, #204]	@ (800b874 <_printf_i+0x23c>)
 800b7a8:	2778      	movs	r7, #120	@ 0x78
 800b7aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	6831      	ldr	r1, [r6, #0]
 800b7b2:	061f      	lsls	r7, r3, #24
 800b7b4:	f851 5b04 	ldr.w	r5, [r1], #4
 800b7b8:	d402      	bmi.n	800b7c0 <_printf_i+0x188>
 800b7ba:	065f      	lsls	r7, r3, #25
 800b7bc:	bf48      	it	mi
 800b7be:	b2ad      	uxthmi	r5, r5
 800b7c0:	6031      	str	r1, [r6, #0]
 800b7c2:	07d9      	lsls	r1, r3, #31
 800b7c4:	bf44      	itt	mi
 800b7c6:	f043 0320 	orrmi.w	r3, r3, #32
 800b7ca:	6023      	strmi	r3, [r4, #0]
 800b7cc:	b11d      	cbz	r5, 800b7d6 <_printf_i+0x19e>
 800b7ce:	2310      	movs	r3, #16
 800b7d0:	e7ac      	b.n	800b72c <_printf_i+0xf4>
 800b7d2:	4827      	ldr	r0, [pc, #156]	@ (800b870 <_printf_i+0x238>)
 800b7d4:	e7e9      	b.n	800b7aa <_printf_i+0x172>
 800b7d6:	6823      	ldr	r3, [r4, #0]
 800b7d8:	f023 0320 	bic.w	r3, r3, #32
 800b7dc:	6023      	str	r3, [r4, #0]
 800b7de:	e7f6      	b.n	800b7ce <_printf_i+0x196>
 800b7e0:	4616      	mov	r6, r2
 800b7e2:	e7bd      	b.n	800b760 <_printf_i+0x128>
 800b7e4:	6833      	ldr	r3, [r6, #0]
 800b7e6:	6825      	ldr	r5, [r4, #0]
 800b7e8:	6961      	ldr	r1, [r4, #20]
 800b7ea:	1d18      	adds	r0, r3, #4
 800b7ec:	6030      	str	r0, [r6, #0]
 800b7ee:	062e      	lsls	r6, r5, #24
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	d501      	bpl.n	800b7f8 <_printf_i+0x1c0>
 800b7f4:	6019      	str	r1, [r3, #0]
 800b7f6:	e002      	b.n	800b7fe <_printf_i+0x1c6>
 800b7f8:	0668      	lsls	r0, r5, #25
 800b7fa:	d5fb      	bpl.n	800b7f4 <_printf_i+0x1bc>
 800b7fc:	8019      	strh	r1, [r3, #0]
 800b7fe:	2300      	movs	r3, #0
 800b800:	6123      	str	r3, [r4, #16]
 800b802:	4616      	mov	r6, r2
 800b804:	e7bc      	b.n	800b780 <_printf_i+0x148>
 800b806:	6833      	ldr	r3, [r6, #0]
 800b808:	1d1a      	adds	r2, r3, #4
 800b80a:	6032      	str	r2, [r6, #0]
 800b80c:	681e      	ldr	r6, [r3, #0]
 800b80e:	6862      	ldr	r2, [r4, #4]
 800b810:	2100      	movs	r1, #0
 800b812:	4630      	mov	r0, r6
 800b814:	f7f4 fcdc 	bl	80001d0 <memchr>
 800b818:	b108      	cbz	r0, 800b81e <_printf_i+0x1e6>
 800b81a:	1b80      	subs	r0, r0, r6
 800b81c:	6060      	str	r0, [r4, #4]
 800b81e:	6863      	ldr	r3, [r4, #4]
 800b820:	6123      	str	r3, [r4, #16]
 800b822:	2300      	movs	r3, #0
 800b824:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b828:	e7aa      	b.n	800b780 <_printf_i+0x148>
 800b82a:	6923      	ldr	r3, [r4, #16]
 800b82c:	4632      	mov	r2, r6
 800b82e:	4649      	mov	r1, r9
 800b830:	4640      	mov	r0, r8
 800b832:	47d0      	blx	sl
 800b834:	3001      	adds	r0, #1
 800b836:	d0ad      	beq.n	800b794 <_printf_i+0x15c>
 800b838:	6823      	ldr	r3, [r4, #0]
 800b83a:	079b      	lsls	r3, r3, #30
 800b83c:	d413      	bmi.n	800b866 <_printf_i+0x22e>
 800b83e:	68e0      	ldr	r0, [r4, #12]
 800b840:	9b03      	ldr	r3, [sp, #12]
 800b842:	4298      	cmp	r0, r3
 800b844:	bfb8      	it	lt
 800b846:	4618      	movlt	r0, r3
 800b848:	e7a6      	b.n	800b798 <_printf_i+0x160>
 800b84a:	2301      	movs	r3, #1
 800b84c:	4632      	mov	r2, r6
 800b84e:	4649      	mov	r1, r9
 800b850:	4640      	mov	r0, r8
 800b852:	47d0      	blx	sl
 800b854:	3001      	adds	r0, #1
 800b856:	d09d      	beq.n	800b794 <_printf_i+0x15c>
 800b858:	3501      	adds	r5, #1
 800b85a:	68e3      	ldr	r3, [r4, #12]
 800b85c:	9903      	ldr	r1, [sp, #12]
 800b85e:	1a5b      	subs	r3, r3, r1
 800b860:	42ab      	cmp	r3, r5
 800b862:	dcf2      	bgt.n	800b84a <_printf_i+0x212>
 800b864:	e7eb      	b.n	800b83e <_printf_i+0x206>
 800b866:	2500      	movs	r5, #0
 800b868:	f104 0619 	add.w	r6, r4, #25
 800b86c:	e7f5      	b.n	800b85a <_printf_i+0x222>
 800b86e:	bf00      	nop
 800b870:	0800f3b6 	.word	0x0800f3b6
 800b874:	0800f3c7 	.word	0x0800f3c7

0800b878 <std>:
 800b878:	2300      	movs	r3, #0
 800b87a:	b510      	push	{r4, lr}
 800b87c:	4604      	mov	r4, r0
 800b87e:	e9c0 3300 	strd	r3, r3, [r0]
 800b882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b886:	6083      	str	r3, [r0, #8]
 800b888:	8181      	strh	r1, [r0, #12]
 800b88a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b88c:	81c2      	strh	r2, [r0, #14]
 800b88e:	6183      	str	r3, [r0, #24]
 800b890:	4619      	mov	r1, r3
 800b892:	2208      	movs	r2, #8
 800b894:	305c      	adds	r0, #92	@ 0x5c
 800b896:	f000 f914 	bl	800bac2 <memset>
 800b89a:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d0 <std+0x58>)
 800b89c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b89e:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d4 <std+0x5c>)
 800b8a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800b8d8 <std+0x60>)
 800b8a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b8dc <std+0x64>)
 800b8a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b8e0 <std+0x68>)
 800b8ac:	6224      	str	r4, [r4, #32]
 800b8ae:	429c      	cmp	r4, r3
 800b8b0:	d006      	beq.n	800b8c0 <std+0x48>
 800b8b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8b6:	4294      	cmp	r4, r2
 800b8b8:	d002      	beq.n	800b8c0 <std+0x48>
 800b8ba:	33d0      	adds	r3, #208	@ 0xd0
 800b8bc:	429c      	cmp	r4, r3
 800b8be:	d105      	bne.n	800b8cc <std+0x54>
 800b8c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8c8:	f000 b978 	b.w	800bbbc <__retarget_lock_init_recursive>
 800b8cc:	bd10      	pop	{r4, pc}
 800b8ce:	bf00      	nop
 800b8d0:	0800ba3d 	.word	0x0800ba3d
 800b8d4:	0800ba5f 	.word	0x0800ba5f
 800b8d8:	0800ba97 	.word	0x0800ba97
 800b8dc:	0800babb 	.word	0x0800babb
 800b8e0:	20002124 	.word	0x20002124

0800b8e4 <stdio_exit_handler>:
 800b8e4:	4a02      	ldr	r2, [pc, #8]	@ (800b8f0 <stdio_exit_handler+0xc>)
 800b8e6:	4903      	ldr	r1, [pc, #12]	@ (800b8f4 <stdio_exit_handler+0x10>)
 800b8e8:	4803      	ldr	r0, [pc, #12]	@ (800b8f8 <stdio_exit_handler+0x14>)
 800b8ea:	f000 b869 	b.w	800b9c0 <_fwalk_sglue>
 800b8ee:	bf00      	nop
 800b8f0:	2000010c 	.word	0x2000010c
 800b8f4:	0800d555 	.word	0x0800d555
 800b8f8:	2000011c 	.word	0x2000011c

0800b8fc <cleanup_stdio>:
 800b8fc:	6841      	ldr	r1, [r0, #4]
 800b8fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b930 <cleanup_stdio+0x34>)
 800b900:	4299      	cmp	r1, r3
 800b902:	b510      	push	{r4, lr}
 800b904:	4604      	mov	r4, r0
 800b906:	d001      	beq.n	800b90c <cleanup_stdio+0x10>
 800b908:	f001 fe24 	bl	800d554 <_fflush_r>
 800b90c:	68a1      	ldr	r1, [r4, #8]
 800b90e:	4b09      	ldr	r3, [pc, #36]	@ (800b934 <cleanup_stdio+0x38>)
 800b910:	4299      	cmp	r1, r3
 800b912:	d002      	beq.n	800b91a <cleanup_stdio+0x1e>
 800b914:	4620      	mov	r0, r4
 800b916:	f001 fe1d 	bl	800d554 <_fflush_r>
 800b91a:	68e1      	ldr	r1, [r4, #12]
 800b91c:	4b06      	ldr	r3, [pc, #24]	@ (800b938 <cleanup_stdio+0x3c>)
 800b91e:	4299      	cmp	r1, r3
 800b920:	d004      	beq.n	800b92c <cleanup_stdio+0x30>
 800b922:	4620      	mov	r0, r4
 800b924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b928:	f001 be14 	b.w	800d554 <_fflush_r>
 800b92c:	bd10      	pop	{r4, pc}
 800b92e:	bf00      	nop
 800b930:	20002124 	.word	0x20002124
 800b934:	2000218c 	.word	0x2000218c
 800b938:	200021f4 	.word	0x200021f4

0800b93c <global_stdio_init.part.0>:
 800b93c:	b510      	push	{r4, lr}
 800b93e:	4b0b      	ldr	r3, [pc, #44]	@ (800b96c <global_stdio_init.part.0+0x30>)
 800b940:	4c0b      	ldr	r4, [pc, #44]	@ (800b970 <global_stdio_init.part.0+0x34>)
 800b942:	4a0c      	ldr	r2, [pc, #48]	@ (800b974 <global_stdio_init.part.0+0x38>)
 800b944:	601a      	str	r2, [r3, #0]
 800b946:	4620      	mov	r0, r4
 800b948:	2200      	movs	r2, #0
 800b94a:	2104      	movs	r1, #4
 800b94c:	f7ff ff94 	bl	800b878 <std>
 800b950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b954:	2201      	movs	r2, #1
 800b956:	2109      	movs	r1, #9
 800b958:	f7ff ff8e 	bl	800b878 <std>
 800b95c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b960:	2202      	movs	r2, #2
 800b962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b966:	2112      	movs	r1, #18
 800b968:	f7ff bf86 	b.w	800b878 <std>
 800b96c:	2000225c 	.word	0x2000225c
 800b970:	20002124 	.word	0x20002124
 800b974:	0800b8e5 	.word	0x0800b8e5

0800b978 <__sfp_lock_acquire>:
 800b978:	4801      	ldr	r0, [pc, #4]	@ (800b980 <__sfp_lock_acquire+0x8>)
 800b97a:	f000 b920 	b.w	800bbbe <__retarget_lock_acquire_recursive>
 800b97e:	bf00      	nop
 800b980:	20002265 	.word	0x20002265

0800b984 <__sfp_lock_release>:
 800b984:	4801      	ldr	r0, [pc, #4]	@ (800b98c <__sfp_lock_release+0x8>)
 800b986:	f000 b91b 	b.w	800bbc0 <__retarget_lock_release_recursive>
 800b98a:	bf00      	nop
 800b98c:	20002265 	.word	0x20002265

0800b990 <__sinit>:
 800b990:	b510      	push	{r4, lr}
 800b992:	4604      	mov	r4, r0
 800b994:	f7ff fff0 	bl	800b978 <__sfp_lock_acquire>
 800b998:	6a23      	ldr	r3, [r4, #32]
 800b99a:	b11b      	cbz	r3, 800b9a4 <__sinit+0x14>
 800b99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a0:	f7ff bff0 	b.w	800b984 <__sfp_lock_release>
 800b9a4:	4b04      	ldr	r3, [pc, #16]	@ (800b9b8 <__sinit+0x28>)
 800b9a6:	6223      	str	r3, [r4, #32]
 800b9a8:	4b04      	ldr	r3, [pc, #16]	@ (800b9bc <__sinit+0x2c>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d1f5      	bne.n	800b99c <__sinit+0xc>
 800b9b0:	f7ff ffc4 	bl	800b93c <global_stdio_init.part.0>
 800b9b4:	e7f2      	b.n	800b99c <__sinit+0xc>
 800b9b6:	bf00      	nop
 800b9b8:	0800b8fd 	.word	0x0800b8fd
 800b9bc:	2000225c 	.word	0x2000225c

0800b9c0 <_fwalk_sglue>:
 800b9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9c4:	4607      	mov	r7, r0
 800b9c6:	4688      	mov	r8, r1
 800b9c8:	4614      	mov	r4, r2
 800b9ca:	2600      	movs	r6, #0
 800b9cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9d0:	f1b9 0901 	subs.w	r9, r9, #1
 800b9d4:	d505      	bpl.n	800b9e2 <_fwalk_sglue+0x22>
 800b9d6:	6824      	ldr	r4, [r4, #0]
 800b9d8:	2c00      	cmp	r4, #0
 800b9da:	d1f7      	bne.n	800b9cc <_fwalk_sglue+0xc>
 800b9dc:	4630      	mov	r0, r6
 800b9de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9e2:	89ab      	ldrh	r3, [r5, #12]
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d907      	bls.n	800b9f8 <_fwalk_sglue+0x38>
 800b9e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	d003      	beq.n	800b9f8 <_fwalk_sglue+0x38>
 800b9f0:	4629      	mov	r1, r5
 800b9f2:	4638      	mov	r0, r7
 800b9f4:	47c0      	blx	r8
 800b9f6:	4306      	orrs	r6, r0
 800b9f8:	3568      	adds	r5, #104	@ 0x68
 800b9fa:	e7e9      	b.n	800b9d0 <_fwalk_sglue+0x10>

0800b9fc <siprintf>:
 800b9fc:	b40e      	push	{r1, r2, r3}
 800b9fe:	b500      	push	{lr}
 800ba00:	b09c      	sub	sp, #112	@ 0x70
 800ba02:	ab1d      	add	r3, sp, #116	@ 0x74
 800ba04:	9002      	str	r0, [sp, #8]
 800ba06:	9006      	str	r0, [sp, #24]
 800ba08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba0c:	4809      	ldr	r0, [pc, #36]	@ (800ba34 <siprintf+0x38>)
 800ba0e:	9107      	str	r1, [sp, #28]
 800ba10:	9104      	str	r1, [sp, #16]
 800ba12:	4909      	ldr	r1, [pc, #36]	@ (800ba38 <siprintf+0x3c>)
 800ba14:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba18:	9105      	str	r1, [sp, #20]
 800ba1a:	6800      	ldr	r0, [r0, #0]
 800ba1c:	9301      	str	r3, [sp, #4]
 800ba1e:	a902      	add	r1, sp, #8
 800ba20:	f001 fc18 	bl	800d254 <_svfiprintf_r>
 800ba24:	9b02      	ldr	r3, [sp, #8]
 800ba26:	2200      	movs	r2, #0
 800ba28:	701a      	strb	r2, [r3, #0]
 800ba2a:	b01c      	add	sp, #112	@ 0x70
 800ba2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba30:	b003      	add	sp, #12
 800ba32:	4770      	bx	lr
 800ba34:	20000118 	.word	0x20000118
 800ba38:	ffff0208 	.word	0xffff0208

0800ba3c <__sread>:
 800ba3c:	b510      	push	{r4, lr}
 800ba3e:	460c      	mov	r4, r1
 800ba40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba44:	f000 f86c 	bl	800bb20 <_read_r>
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	bfab      	itete	ge
 800ba4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba4e:	89a3      	ldrhlt	r3, [r4, #12]
 800ba50:	181b      	addge	r3, r3, r0
 800ba52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba56:	bfac      	ite	ge
 800ba58:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba5a:	81a3      	strhlt	r3, [r4, #12]
 800ba5c:	bd10      	pop	{r4, pc}

0800ba5e <__swrite>:
 800ba5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba62:	461f      	mov	r7, r3
 800ba64:	898b      	ldrh	r3, [r1, #12]
 800ba66:	05db      	lsls	r3, r3, #23
 800ba68:	4605      	mov	r5, r0
 800ba6a:	460c      	mov	r4, r1
 800ba6c:	4616      	mov	r6, r2
 800ba6e:	d505      	bpl.n	800ba7c <__swrite+0x1e>
 800ba70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba74:	2302      	movs	r3, #2
 800ba76:	2200      	movs	r2, #0
 800ba78:	f000 f840 	bl	800bafc <_lseek_r>
 800ba7c:	89a3      	ldrh	r3, [r4, #12]
 800ba7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba86:	81a3      	strh	r3, [r4, #12]
 800ba88:	4632      	mov	r2, r6
 800ba8a:	463b      	mov	r3, r7
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba92:	f000 b857 	b.w	800bb44 <_write_r>

0800ba96 <__sseek>:
 800ba96:	b510      	push	{r4, lr}
 800ba98:	460c      	mov	r4, r1
 800ba9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba9e:	f000 f82d 	bl	800bafc <_lseek_r>
 800baa2:	1c43      	adds	r3, r0, #1
 800baa4:	89a3      	ldrh	r3, [r4, #12]
 800baa6:	bf15      	itete	ne
 800baa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800baaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800baae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bab2:	81a3      	strheq	r3, [r4, #12]
 800bab4:	bf18      	it	ne
 800bab6:	81a3      	strhne	r3, [r4, #12]
 800bab8:	bd10      	pop	{r4, pc}

0800baba <__sclose>:
 800baba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800babe:	f000 b80d 	b.w	800badc <_close_r>

0800bac2 <memset>:
 800bac2:	4402      	add	r2, r0
 800bac4:	4603      	mov	r3, r0
 800bac6:	4293      	cmp	r3, r2
 800bac8:	d100      	bne.n	800bacc <memset+0xa>
 800baca:	4770      	bx	lr
 800bacc:	f803 1b01 	strb.w	r1, [r3], #1
 800bad0:	e7f9      	b.n	800bac6 <memset+0x4>
	...

0800bad4 <_localeconv_r>:
 800bad4:	4800      	ldr	r0, [pc, #0]	@ (800bad8 <_localeconv_r+0x4>)
 800bad6:	4770      	bx	lr
 800bad8:	20000258 	.word	0x20000258

0800badc <_close_r>:
 800badc:	b538      	push	{r3, r4, r5, lr}
 800bade:	4d06      	ldr	r5, [pc, #24]	@ (800baf8 <_close_r+0x1c>)
 800bae0:	2300      	movs	r3, #0
 800bae2:	4604      	mov	r4, r0
 800bae4:	4608      	mov	r0, r1
 800bae6:	602b      	str	r3, [r5, #0]
 800bae8:	f7f6 ff72 	bl	80029d0 <_close>
 800baec:	1c43      	adds	r3, r0, #1
 800baee:	d102      	bne.n	800baf6 <_close_r+0x1a>
 800baf0:	682b      	ldr	r3, [r5, #0]
 800baf2:	b103      	cbz	r3, 800baf6 <_close_r+0x1a>
 800baf4:	6023      	str	r3, [r4, #0]
 800baf6:	bd38      	pop	{r3, r4, r5, pc}
 800baf8:	20002260 	.word	0x20002260

0800bafc <_lseek_r>:
 800bafc:	b538      	push	{r3, r4, r5, lr}
 800bafe:	4d07      	ldr	r5, [pc, #28]	@ (800bb1c <_lseek_r+0x20>)
 800bb00:	4604      	mov	r4, r0
 800bb02:	4608      	mov	r0, r1
 800bb04:	4611      	mov	r1, r2
 800bb06:	2200      	movs	r2, #0
 800bb08:	602a      	str	r2, [r5, #0]
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	f7f6 ff87 	bl	8002a1e <_lseek>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	d102      	bne.n	800bb1a <_lseek_r+0x1e>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	b103      	cbz	r3, 800bb1a <_lseek_r+0x1e>
 800bb18:	6023      	str	r3, [r4, #0]
 800bb1a:	bd38      	pop	{r3, r4, r5, pc}
 800bb1c:	20002260 	.word	0x20002260

0800bb20 <_read_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d07      	ldr	r5, [pc, #28]	@ (800bb40 <_read_r+0x20>)
 800bb24:	4604      	mov	r4, r0
 800bb26:	4608      	mov	r0, r1
 800bb28:	4611      	mov	r1, r2
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	602a      	str	r2, [r5, #0]
 800bb2e:	461a      	mov	r2, r3
 800bb30:	f7f6 ff15 	bl	800295e <_read>
 800bb34:	1c43      	adds	r3, r0, #1
 800bb36:	d102      	bne.n	800bb3e <_read_r+0x1e>
 800bb38:	682b      	ldr	r3, [r5, #0]
 800bb3a:	b103      	cbz	r3, 800bb3e <_read_r+0x1e>
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	bd38      	pop	{r3, r4, r5, pc}
 800bb40:	20002260 	.word	0x20002260

0800bb44 <_write_r>:
 800bb44:	b538      	push	{r3, r4, r5, lr}
 800bb46:	4d07      	ldr	r5, [pc, #28]	@ (800bb64 <_write_r+0x20>)
 800bb48:	4604      	mov	r4, r0
 800bb4a:	4608      	mov	r0, r1
 800bb4c:	4611      	mov	r1, r2
 800bb4e:	2200      	movs	r2, #0
 800bb50:	602a      	str	r2, [r5, #0]
 800bb52:	461a      	mov	r2, r3
 800bb54:	f7f6 ff20 	bl	8002998 <_write>
 800bb58:	1c43      	adds	r3, r0, #1
 800bb5a:	d102      	bne.n	800bb62 <_write_r+0x1e>
 800bb5c:	682b      	ldr	r3, [r5, #0]
 800bb5e:	b103      	cbz	r3, 800bb62 <_write_r+0x1e>
 800bb60:	6023      	str	r3, [r4, #0]
 800bb62:	bd38      	pop	{r3, r4, r5, pc}
 800bb64:	20002260 	.word	0x20002260

0800bb68 <__errno>:
 800bb68:	4b01      	ldr	r3, [pc, #4]	@ (800bb70 <__errno+0x8>)
 800bb6a:	6818      	ldr	r0, [r3, #0]
 800bb6c:	4770      	bx	lr
 800bb6e:	bf00      	nop
 800bb70:	20000118 	.word	0x20000118

0800bb74 <__libc_init_array>:
 800bb74:	b570      	push	{r4, r5, r6, lr}
 800bb76:	4d0d      	ldr	r5, [pc, #52]	@ (800bbac <__libc_init_array+0x38>)
 800bb78:	4c0d      	ldr	r4, [pc, #52]	@ (800bbb0 <__libc_init_array+0x3c>)
 800bb7a:	1b64      	subs	r4, r4, r5
 800bb7c:	10a4      	asrs	r4, r4, #2
 800bb7e:	2600      	movs	r6, #0
 800bb80:	42a6      	cmp	r6, r4
 800bb82:	d109      	bne.n	800bb98 <__libc_init_array+0x24>
 800bb84:	4d0b      	ldr	r5, [pc, #44]	@ (800bbb4 <__libc_init_array+0x40>)
 800bb86:	4c0c      	ldr	r4, [pc, #48]	@ (800bbb8 <__libc_init_array+0x44>)
 800bb88:	f003 fba6 	bl	800f2d8 <_init>
 800bb8c:	1b64      	subs	r4, r4, r5
 800bb8e:	10a4      	asrs	r4, r4, #2
 800bb90:	2600      	movs	r6, #0
 800bb92:	42a6      	cmp	r6, r4
 800bb94:	d105      	bne.n	800bba2 <__libc_init_array+0x2e>
 800bb96:	bd70      	pop	{r4, r5, r6, pc}
 800bb98:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb9c:	4798      	blx	r3
 800bb9e:	3601      	adds	r6, #1
 800bba0:	e7ee      	b.n	800bb80 <__libc_init_array+0xc>
 800bba2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bba6:	4798      	blx	r3
 800bba8:	3601      	adds	r6, #1
 800bbaa:	e7f2      	b.n	800bb92 <__libc_init_array+0x1e>
 800bbac:	0800fb60 	.word	0x0800fb60
 800bbb0:	0800fb60 	.word	0x0800fb60
 800bbb4:	0800fb60 	.word	0x0800fb60
 800bbb8:	0800fb64 	.word	0x0800fb64

0800bbbc <__retarget_lock_init_recursive>:
 800bbbc:	4770      	bx	lr

0800bbbe <__retarget_lock_acquire_recursive>:
 800bbbe:	4770      	bx	lr

0800bbc0 <__retarget_lock_release_recursive>:
 800bbc0:	4770      	bx	lr

0800bbc2 <memcpy>:
 800bbc2:	440a      	add	r2, r1
 800bbc4:	4291      	cmp	r1, r2
 800bbc6:	f100 33ff 	add.w	r3, r0, #4294967295
 800bbca:	d100      	bne.n	800bbce <memcpy+0xc>
 800bbcc:	4770      	bx	lr
 800bbce:	b510      	push	{r4, lr}
 800bbd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bbd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbd8:	4291      	cmp	r1, r2
 800bbda:	d1f9      	bne.n	800bbd0 <memcpy+0xe>
 800bbdc:	bd10      	pop	{r4, pc}

0800bbde <copysign>:
 800bbde:	b082      	sub	sp, #8
 800bbe0:	ec51 0b10 	vmov	r0, r1, d0
 800bbe4:	ed8d 1b00 	vstr	d1, [sp]
 800bbe8:	4602      	mov	r2, r0
 800bbea:	f021 4000 	bic.w	r0, r1, #2147483648	@ 0x80000000
 800bbee:	9901      	ldr	r1, [sp, #4]
 800bbf0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800bbf4:	ea40 0301 	orr.w	r3, r0, r1
 800bbf8:	ec43 2b10 	vmov	d0, r2, r3
 800bbfc:	b002      	add	sp, #8
 800bbfe:	4770      	bx	lr

0800bc00 <quorem>:
 800bc00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	6903      	ldr	r3, [r0, #16]
 800bc06:	690c      	ldr	r4, [r1, #16]
 800bc08:	42a3      	cmp	r3, r4
 800bc0a:	4607      	mov	r7, r0
 800bc0c:	db7e      	blt.n	800bd0c <quorem+0x10c>
 800bc0e:	3c01      	subs	r4, #1
 800bc10:	f101 0814 	add.w	r8, r1, #20
 800bc14:	00a3      	lsls	r3, r4, #2
 800bc16:	f100 0514 	add.w	r5, r0, #20
 800bc1a:	9300      	str	r3, [sp, #0]
 800bc1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc20:	9301      	str	r3, [sp, #4]
 800bc22:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc32:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc36:	d32e      	bcc.n	800bc96 <quorem+0x96>
 800bc38:	f04f 0a00 	mov.w	sl, #0
 800bc3c:	46c4      	mov	ip, r8
 800bc3e:	46ae      	mov	lr, r5
 800bc40:	46d3      	mov	fp, sl
 800bc42:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bc46:	b298      	uxth	r0, r3
 800bc48:	fb06 a000 	mla	r0, r6, r0, sl
 800bc4c:	0c02      	lsrs	r2, r0, #16
 800bc4e:	0c1b      	lsrs	r3, r3, #16
 800bc50:	fb06 2303 	mla	r3, r6, r3, r2
 800bc54:	f8de 2000 	ldr.w	r2, [lr]
 800bc58:	b280      	uxth	r0, r0
 800bc5a:	b292      	uxth	r2, r2
 800bc5c:	1a12      	subs	r2, r2, r0
 800bc5e:	445a      	add	r2, fp
 800bc60:	f8de 0000 	ldr.w	r0, [lr]
 800bc64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc68:	b29b      	uxth	r3, r3
 800bc6a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bc6e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bc72:	b292      	uxth	r2, r2
 800bc74:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bc78:	45e1      	cmp	r9, ip
 800bc7a:	f84e 2b04 	str.w	r2, [lr], #4
 800bc7e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bc82:	d2de      	bcs.n	800bc42 <quorem+0x42>
 800bc84:	9b00      	ldr	r3, [sp, #0]
 800bc86:	58eb      	ldr	r3, [r5, r3]
 800bc88:	b92b      	cbnz	r3, 800bc96 <quorem+0x96>
 800bc8a:	9b01      	ldr	r3, [sp, #4]
 800bc8c:	3b04      	subs	r3, #4
 800bc8e:	429d      	cmp	r5, r3
 800bc90:	461a      	mov	r2, r3
 800bc92:	d32f      	bcc.n	800bcf4 <quorem+0xf4>
 800bc94:	613c      	str	r4, [r7, #16]
 800bc96:	4638      	mov	r0, r7
 800bc98:	f001 f978 	bl	800cf8c <__mcmp>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	db25      	blt.n	800bcec <quorem+0xec>
 800bca0:	4629      	mov	r1, r5
 800bca2:	2000      	movs	r0, #0
 800bca4:	f858 2b04 	ldr.w	r2, [r8], #4
 800bca8:	f8d1 c000 	ldr.w	ip, [r1]
 800bcac:	fa1f fe82 	uxth.w	lr, r2
 800bcb0:	fa1f f38c 	uxth.w	r3, ip
 800bcb4:	eba3 030e 	sub.w	r3, r3, lr
 800bcb8:	4403      	add	r3, r0
 800bcba:	0c12      	lsrs	r2, r2, #16
 800bcbc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bcc0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bcc4:	b29b      	uxth	r3, r3
 800bcc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcca:	45c1      	cmp	r9, r8
 800bccc:	f841 3b04 	str.w	r3, [r1], #4
 800bcd0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bcd4:	d2e6      	bcs.n	800bca4 <quorem+0xa4>
 800bcd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcde:	b922      	cbnz	r2, 800bcea <quorem+0xea>
 800bce0:	3b04      	subs	r3, #4
 800bce2:	429d      	cmp	r5, r3
 800bce4:	461a      	mov	r2, r3
 800bce6:	d30b      	bcc.n	800bd00 <quorem+0x100>
 800bce8:	613c      	str	r4, [r7, #16]
 800bcea:	3601      	adds	r6, #1
 800bcec:	4630      	mov	r0, r6
 800bcee:	b003      	add	sp, #12
 800bcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf4:	6812      	ldr	r2, [r2, #0]
 800bcf6:	3b04      	subs	r3, #4
 800bcf8:	2a00      	cmp	r2, #0
 800bcfa:	d1cb      	bne.n	800bc94 <quorem+0x94>
 800bcfc:	3c01      	subs	r4, #1
 800bcfe:	e7c6      	b.n	800bc8e <quorem+0x8e>
 800bd00:	6812      	ldr	r2, [r2, #0]
 800bd02:	3b04      	subs	r3, #4
 800bd04:	2a00      	cmp	r2, #0
 800bd06:	d1ef      	bne.n	800bce8 <quorem+0xe8>
 800bd08:	3c01      	subs	r4, #1
 800bd0a:	e7ea      	b.n	800bce2 <quorem+0xe2>
 800bd0c:	2000      	movs	r0, #0
 800bd0e:	e7ee      	b.n	800bcee <quorem+0xee>

0800bd10 <_dtoa_r>:
 800bd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd14:	69c7      	ldr	r7, [r0, #28]
 800bd16:	b099      	sub	sp, #100	@ 0x64
 800bd18:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bd1c:	ec55 4b10 	vmov	r4, r5, d0
 800bd20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800bd22:	9109      	str	r1, [sp, #36]	@ 0x24
 800bd24:	4683      	mov	fp, r0
 800bd26:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd28:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd2a:	b97f      	cbnz	r7, 800bd4c <_dtoa_r+0x3c>
 800bd2c:	2010      	movs	r0, #16
 800bd2e:	f000 fdfd 	bl	800c92c <malloc>
 800bd32:	4602      	mov	r2, r0
 800bd34:	f8cb 001c 	str.w	r0, [fp, #28]
 800bd38:	b920      	cbnz	r0, 800bd44 <_dtoa_r+0x34>
 800bd3a:	4ba7      	ldr	r3, [pc, #668]	@ (800bfd8 <_dtoa_r+0x2c8>)
 800bd3c:	21ef      	movs	r1, #239	@ 0xef
 800bd3e:	48a7      	ldr	r0, [pc, #668]	@ (800bfdc <_dtoa_r+0x2cc>)
 800bd40:	f001 fc5a 	bl	800d5f8 <__assert_func>
 800bd44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bd48:	6007      	str	r7, [r0, #0]
 800bd4a:	60c7      	str	r7, [r0, #12]
 800bd4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bd50:	6819      	ldr	r1, [r3, #0]
 800bd52:	b159      	cbz	r1, 800bd6c <_dtoa_r+0x5c>
 800bd54:	685a      	ldr	r2, [r3, #4]
 800bd56:	604a      	str	r2, [r1, #4]
 800bd58:	2301      	movs	r3, #1
 800bd5a:	4093      	lsls	r3, r2
 800bd5c:	608b      	str	r3, [r1, #8]
 800bd5e:	4658      	mov	r0, fp
 800bd60:	f000 feda 	bl	800cb18 <_Bfree>
 800bd64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	601a      	str	r2, [r3, #0]
 800bd6c:	1e2b      	subs	r3, r5, #0
 800bd6e:	bfb9      	ittee	lt
 800bd70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bd74:	9303      	strlt	r3, [sp, #12]
 800bd76:	2300      	movge	r3, #0
 800bd78:	6033      	strge	r3, [r6, #0]
 800bd7a:	9f03      	ldr	r7, [sp, #12]
 800bd7c:	4b98      	ldr	r3, [pc, #608]	@ (800bfe0 <_dtoa_r+0x2d0>)
 800bd7e:	bfbc      	itt	lt
 800bd80:	2201      	movlt	r2, #1
 800bd82:	6032      	strlt	r2, [r6, #0]
 800bd84:	43bb      	bics	r3, r7
 800bd86:	d112      	bne.n	800bdae <_dtoa_r+0x9e>
 800bd88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bd8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bd8e:	6013      	str	r3, [r2, #0]
 800bd90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd94:	4323      	orrs	r3, r4
 800bd96:	f000 854d 	beq.w	800c834 <_dtoa_r+0xb24>
 800bd9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bd9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800bff4 <_dtoa_r+0x2e4>
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 854f 	beq.w	800c844 <_dtoa_r+0xb34>
 800bda6:	f10a 0303 	add.w	r3, sl, #3
 800bdaa:	f000 bd49 	b.w	800c840 <_dtoa_r+0xb30>
 800bdae:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	ec51 0b17 	vmov	r0, r1, d7
 800bdb8:	2300      	movs	r3, #0
 800bdba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800bdbe:	f7f4 fe83 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdc2:	4680      	mov	r8, r0
 800bdc4:	b158      	cbz	r0, 800bdde <_dtoa_r+0xce>
 800bdc6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bdc8:	2301      	movs	r3, #1
 800bdca:	6013      	str	r3, [r2, #0]
 800bdcc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bdce:	b113      	cbz	r3, 800bdd6 <_dtoa_r+0xc6>
 800bdd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800bdd2:	4b84      	ldr	r3, [pc, #528]	@ (800bfe4 <_dtoa_r+0x2d4>)
 800bdd4:	6013      	str	r3, [r2, #0]
 800bdd6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800bff8 <_dtoa_r+0x2e8>
 800bdda:	f000 bd33 	b.w	800c844 <_dtoa_r+0xb34>
 800bdde:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bde2:	aa16      	add	r2, sp, #88	@ 0x58
 800bde4:	a917      	add	r1, sp, #92	@ 0x5c
 800bde6:	4658      	mov	r0, fp
 800bde8:	f001 f980 	bl	800d0ec <__d2b>
 800bdec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bdf0:	4681      	mov	r9, r0
 800bdf2:	2e00      	cmp	r6, #0
 800bdf4:	d077      	beq.n	800bee6 <_dtoa_r+0x1d6>
 800bdf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdf8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800bdfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800be08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800be0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800be10:	4619      	mov	r1, r3
 800be12:	2200      	movs	r2, #0
 800be14:	4b74      	ldr	r3, [pc, #464]	@ (800bfe8 <_dtoa_r+0x2d8>)
 800be16:	f7f4 fa37 	bl	8000288 <__aeabi_dsub>
 800be1a:	a369      	add	r3, pc, #420	@ (adr r3, 800bfc0 <_dtoa_r+0x2b0>)
 800be1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be20:	f7f4 fbea 	bl	80005f8 <__aeabi_dmul>
 800be24:	a368      	add	r3, pc, #416	@ (adr r3, 800bfc8 <_dtoa_r+0x2b8>)
 800be26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2a:	f7f4 fa2f 	bl	800028c <__adddf3>
 800be2e:	4604      	mov	r4, r0
 800be30:	4630      	mov	r0, r6
 800be32:	460d      	mov	r5, r1
 800be34:	f7f4 fb76 	bl	8000524 <__aeabi_i2d>
 800be38:	a365      	add	r3, pc, #404	@ (adr r3, 800bfd0 <_dtoa_r+0x2c0>)
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	f7f4 fbdb 	bl	80005f8 <__aeabi_dmul>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	4620      	mov	r0, r4
 800be48:	4629      	mov	r1, r5
 800be4a:	f7f4 fa1f 	bl	800028c <__adddf3>
 800be4e:	4604      	mov	r4, r0
 800be50:	460d      	mov	r5, r1
 800be52:	f7f4 fe81 	bl	8000b58 <__aeabi_d2iz>
 800be56:	2200      	movs	r2, #0
 800be58:	4607      	mov	r7, r0
 800be5a:	2300      	movs	r3, #0
 800be5c:	4620      	mov	r0, r4
 800be5e:	4629      	mov	r1, r5
 800be60:	f7f4 fe3c 	bl	8000adc <__aeabi_dcmplt>
 800be64:	b140      	cbz	r0, 800be78 <_dtoa_r+0x168>
 800be66:	4638      	mov	r0, r7
 800be68:	f7f4 fb5c 	bl	8000524 <__aeabi_i2d>
 800be6c:	4622      	mov	r2, r4
 800be6e:	462b      	mov	r3, r5
 800be70:	f7f4 fe2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800be74:	b900      	cbnz	r0, 800be78 <_dtoa_r+0x168>
 800be76:	3f01      	subs	r7, #1
 800be78:	2f16      	cmp	r7, #22
 800be7a:	d851      	bhi.n	800bf20 <_dtoa_r+0x210>
 800be7c:	4b5b      	ldr	r3, [pc, #364]	@ (800bfec <_dtoa_r+0x2dc>)
 800be7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800be82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be8a:	f7f4 fe27 	bl	8000adc <__aeabi_dcmplt>
 800be8e:	2800      	cmp	r0, #0
 800be90:	d048      	beq.n	800bf24 <_dtoa_r+0x214>
 800be92:	3f01      	subs	r7, #1
 800be94:	2300      	movs	r3, #0
 800be96:	9312      	str	r3, [sp, #72]	@ 0x48
 800be98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800be9a:	1b9b      	subs	r3, r3, r6
 800be9c:	1e5a      	subs	r2, r3, #1
 800be9e:	bf44      	itt	mi
 800bea0:	f1c3 0801 	rsbmi	r8, r3, #1
 800bea4:	2300      	movmi	r3, #0
 800bea6:	9208      	str	r2, [sp, #32]
 800bea8:	bf54      	ite	pl
 800beaa:	f04f 0800 	movpl.w	r8, #0
 800beae:	9308      	strmi	r3, [sp, #32]
 800beb0:	2f00      	cmp	r7, #0
 800beb2:	db39      	blt.n	800bf28 <_dtoa_r+0x218>
 800beb4:	9b08      	ldr	r3, [sp, #32]
 800beb6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800beb8:	443b      	add	r3, r7
 800beba:	9308      	str	r3, [sp, #32]
 800bebc:	2300      	movs	r3, #0
 800bebe:	930a      	str	r3, [sp, #40]	@ 0x28
 800bec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bec2:	2b09      	cmp	r3, #9
 800bec4:	d864      	bhi.n	800bf90 <_dtoa_r+0x280>
 800bec6:	2b05      	cmp	r3, #5
 800bec8:	bfc4      	itt	gt
 800beca:	3b04      	subgt	r3, #4
 800becc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800bece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bed0:	f1a3 0302 	sub.w	r3, r3, #2
 800bed4:	bfcc      	ite	gt
 800bed6:	2400      	movgt	r4, #0
 800bed8:	2401      	movle	r4, #1
 800beda:	2b03      	cmp	r3, #3
 800bedc:	d863      	bhi.n	800bfa6 <_dtoa_r+0x296>
 800bede:	e8df f003 	tbb	[pc, r3]
 800bee2:	372a      	.short	0x372a
 800bee4:	5535      	.short	0x5535
 800bee6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800beea:	441e      	add	r6, r3
 800beec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bef0:	2b20      	cmp	r3, #32
 800bef2:	bfc1      	itttt	gt
 800bef4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bef8:	409f      	lslgt	r7, r3
 800befa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800befe:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bf02:	bfd6      	itet	le
 800bf04:	f1c3 0320 	rsble	r3, r3, #32
 800bf08:	ea47 0003 	orrgt.w	r0, r7, r3
 800bf0c:	fa04 f003 	lslle.w	r0, r4, r3
 800bf10:	f7f4 faf8 	bl	8000504 <__aeabi_ui2d>
 800bf14:	2201      	movs	r2, #1
 800bf16:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bf1a:	3e01      	subs	r6, #1
 800bf1c:	9214      	str	r2, [sp, #80]	@ 0x50
 800bf1e:	e777      	b.n	800be10 <_dtoa_r+0x100>
 800bf20:	2301      	movs	r3, #1
 800bf22:	e7b8      	b.n	800be96 <_dtoa_r+0x186>
 800bf24:	9012      	str	r0, [sp, #72]	@ 0x48
 800bf26:	e7b7      	b.n	800be98 <_dtoa_r+0x188>
 800bf28:	427b      	negs	r3, r7
 800bf2a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	eba8 0807 	sub.w	r8, r8, r7
 800bf32:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf34:	e7c4      	b.n	800bec0 <_dtoa_r+0x1b0>
 800bf36:	2300      	movs	r3, #0
 800bf38:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	dc35      	bgt.n	800bfac <_dtoa_r+0x29c>
 800bf40:	2301      	movs	r3, #1
 800bf42:	9300      	str	r3, [sp, #0]
 800bf44:	9307      	str	r3, [sp, #28]
 800bf46:	461a      	mov	r2, r3
 800bf48:	920e      	str	r2, [sp, #56]	@ 0x38
 800bf4a:	e00b      	b.n	800bf64 <_dtoa_r+0x254>
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	e7f3      	b.n	800bf38 <_dtoa_r+0x228>
 800bf50:	2300      	movs	r3, #0
 800bf52:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf56:	18fb      	adds	r3, r7, r3
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	2b01      	cmp	r3, #1
 800bf5e:	9307      	str	r3, [sp, #28]
 800bf60:	bfb8      	it	lt
 800bf62:	2301      	movlt	r3, #1
 800bf64:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bf68:	2100      	movs	r1, #0
 800bf6a:	2204      	movs	r2, #4
 800bf6c:	f102 0514 	add.w	r5, r2, #20
 800bf70:	429d      	cmp	r5, r3
 800bf72:	d91f      	bls.n	800bfb4 <_dtoa_r+0x2a4>
 800bf74:	6041      	str	r1, [r0, #4]
 800bf76:	4658      	mov	r0, fp
 800bf78:	f000 fd8e 	bl	800ca98 <_Balloc>
 800bf7c:	4682      	mov	sl, r0
 800bf7e:	2800      	cmp	r0, #0
 800bf80:	d13c      	bne.n	800bffc <_dtoa_r+0x2ec>
 800bf82:	4b1b      	ldr	r3, [pc, #108]	@ (800bff0 <_dtoa_r+0x2e0>)
 800bf84:	4602      	mov	r2, r0
 800bf86:	f240 11af 	movw	r1, #431	@ 0x1af
 800bf8a:	e6d8      	b.n	800bd3e <_dtoa_r+0x2e>
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e7e0      	b.n	800bf52 <_dtoa_r+0x242>
 800bf90:	2401      	movs	r4, #1
 800bf92:	2300      	movs	r3, #0
 800bf94:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf96:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bf98:	f04f 33ff 	mov.w	r3, #4294967295
 800bf9c:	9300      	str	r3, [sp, #0]
 800bf9e:	9307      	str	r3, [sp, #28]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	2312      	movs	r3, #18
 800bfa4:	e7d0      	b.n	800bf48 <_dtoa_r+0x238>
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bfaa:	e7f5      	b.n	800bf98 <_dtoa_r+0x288>
 800bfac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfae:	9300      	str	r3, [sp, #0]
 800bfb0:	9307      	str	r3, [sp, #28]
 800bfb2:	e7d7      	b.n	800bf64 <_dtoa_r+0x254>
 800bfb4:	3101      	adds	r1, #1
 800bfb6:	0052      	lsls	r2, r2, #1
 800bfb8:	e7d8      	b.n	800bf6c <_dtoa_r+0x25c>
 800bfba:	bf00      	nop
 800bfbc:	f3af 8000 	nop.w
 800bfc0:	636f4361 	.word	0x636f4361
 800bfc4:	3fd287a7 	.word	0x3fd287a7
 800bfc8:	8b60c8b3 	.word	0x8b60c8b3
 800bfcc:	3fc68a28 	.word	0x3fc68a28
 800bfd0:	509f79fb 	.word	0x509f79fb
 800bfd4:	3fd34413 	.word	0x3fd34413
 800bfd8:	0800f3e5 	.word	0x0800f3e5
 800bfdc:	0800f3fc 	.word	0x0800f3fc
 800bfe0:	7ff00000 	.word	0x7ff00000
 800bfe4:	0800f3b5 	.word	0x0800f3b5
 800bfe8:	3ff80000 	.word	0x3ff80000
 800bfec:	0800f4f8 	.word	0x0800f4f8
 800bff0:	0800f454 	.word	0x0800f454
 800bff4:	0800f3e1 	.word	0x0800f3e1
 800bff8:	0800f3b4 	.word	0x0800f3b4
 800bffc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c000:	6018      	str	r0, [r3, #0]
 800c002:	9b07      	ldr	r3, [sp, #28]
 800c004:	2b0e      	cmp	r3, #14
 800c006:	f200 80a4 	bhi.w	800c152 <_dtoa_r+0x442>
 800c00a:	2c00      	cmp	r4, #0
 800c00c:	f000 80a1 	beq.w	800c152 <_dtoa_r+0x442>
 800c010:	2f00      	cmp	r7, #0
 800c012:	dd33      	ble.n	800c07c <_dtoa_r+0x36c>
 800c014:	4bad      	ldr	r3, [pc, #692]	@ (800c2cc <_dtoa_r+0x5bc>)
 800c016:	f007 020f 	and.w	r2, r7, #15
 800c01a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c01e:	ed93 7b00 	vldr	d7, [r3]
 800c022:	05f8      	lsls	r0, r7, #23
 800c024:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c028:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c02c:	d516      	bpl.n	800c05c <_dtoa_r+0x34c>
 800c02e:	4ba8      	ldr	r3, [pc, #672]	@ (800c2d0 <_dtoa_r+0x5c0>)
 800c030:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c034:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c038:	f7f4 fc08 	bl	800084c <__aeabi_ddiv>
 800c03c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c040:	f004 040f 	and.w	r4, r4, #15
 800c044:	2603      	movs	r6, #3
 800c046:	4da2      	ldr	r5, [pc, #648]	@ (800c2d0 <_dtoa_r+0x5c0>)
 800c048:	b954      	cbnz	r4, 800c060 <_dtoa_r+0x350>
 800c04a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c04e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c052:	f7f4 fbfb 	bl	800084c <__aeabi_ddiv>
 800c056:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c05a:	e028      	b.n	800c0ae <_dtoa_r+0x39e>
 800c05c:	2602      	movs	r6, #2
 800c05e:	e7f2      	b.n	800c046 <_dtoa_r+0x336>
 800c060:	07e1      	lsls	r1, r4, #31
 800c062:	d508      	bpl.n	800c076 <_dtoa_r+0x366>
 800c064:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c068:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c06c:	f7f4 fac4 	bl	80005f8 <__aeabi_dmul>
 800c070:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c074:	3601      	adds	r6, #1
 800c076:	1064      	asrs	r4, r4, #1
 800c078:	3508      	adds	r5, #8
 800c07a:	e7e5      	b.n	800c048 <_dtoa_r+0x338>
 800c07c:	f000 80d2 	beq.w	800c224 <_dtoa_r+0x514>
 800c080:	427c      	negs	r4, r7
 800c082:	4b92      	ldr	r3, [pc, #584]	@ (800c2cc <_dtoa_r+0x5bc>)
 800c084:	4d92      	ldr	r5, [pc, #584]	@ (800c2d0 <_dtoa_r+0x5c0>)
 800c086:	f004 020f 	and.w	r2, r4, #15
 800c08a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c092:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c096:	f7f4 faaf 	bl	80005f8 <__aeabi_dmul>
 800c09a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c09e:	1124      	asrs	r4, r4, #4
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	2602      	movs	r6, #2
 800c0a4:	2c00      	cmp	r4, #0
 800c0a6:	f040 80b2 	bne.w	800c20e <_dtoa_r+0x4fe>
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d1d3      	bne.n	800c056 <_dtoa_r+0x346>
 800c0ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c0b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f000 80b7 	beq.w	800c228 <_dtoa_r+0x518>
 800c0ba:	4b86      	ldr	r3, [pc, #536]	@ (800c2d4 <_dtoa_r+0x5c4>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	4620      	mov	r0, r4
 800c0c0:	4629      	mov	r1, r5
 800c0c2:	f7f4 fd0b 	bl	8000adc <__aeabi_dcmplt>
 800c0c6:	2800      	cmp	r0, #0
 800c0c8:	f000 80ae 	beq.w	800c228 <_dtoa_r+0x518>
 800c0cc:	9b07      	ldr	r3, [sp, #28]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f000 80aa 	beq.w	800c228 <_dtoa_r+0x518>
 800c0d4:	9b00      	ldr	r3, [sp, #0]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	dd37      	ble.n	800c14a <_dtoa_r+0x43a>
 800c0da:	1e7b      	subs	r3, r7, #1
 800c0dc:	9304      	str	r3, [sp, #16]
 800c0de:	4620      	mov	r0, r4
 800c0e0:	4b7d      	ldr	r3, [pc, #500]	@ (800c2d8 <_dtoa_r+0x5c8>)
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7f4 fa87 	bl	80005f8 <__aeabi_dmul>
 800c0ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0ee:	9c00      	ldr	r4, [sp, #0]
 800c0f0:	3601      	adds	r6, #1
 800c0f2:	4630      	mov	r0, r6
 800c0f4:	f7f4 fa16 	bl	8000524 <__aeabi_i2d>
 800c0f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0fc:	f7f4 fa7c 	bl	80005f8 <__aeabi_dmul>
 800c100:	4b76      	ldr	r3, [pc, #472]	@ (800c2dc <_dtoa_r+0x5cc>)
 800c102:	2200      	movs	r2, #0
 800c104:	f7f4 f8c2 	bl	800028c <__adddf3>
 800c108:	4605      	mov	r5, r0
 800c10a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c10e:	2c00      	cmp	r4, #0
 800c110:	f040 808d 	bne.w	800c22e <_dtoa_r+0x51e>
 800c114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c118:	4b71      	ldr	r3, [pc, #452]	@ (800c2e0 <_dtoa_r+0x5d0>)
 800c11a:	2200      	movs	r2, #0
 800c11c:	f7f4 f8b4 	bl	8000288 <__aeabi_dsub>
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c128:	462a      	mov	r2, r5
 800c12a:	4633      	mov	r3, r6
 800c12c:	f7f4 fcf4 	bl	8000b18 <__aeabi_dcmpgt>
 800c130:	2800      	cmp	r0, #0
 800c132:	f040 828b 	bne.w	800c64c <_dtoa_r+0x93c>
 800c136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c13a:	462a      	mov	r2, r5
 800c13c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c140:	f7f4 fccc 	bl	8000adc <__aeabi_dcmplt>
 800c144:	2800      	cmp	r0, #0
 800c146:	f040 8128 	bne.w	800c39a <_dtoa_r+0x68a>
 800c14a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c14e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c152:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c154:	2b00      	cmp	r3, #0
 800c156:	f2c0 815a 	blt.w	800c40e <_dtoa_r+0x6fe>
 800c15a:	2f0e      	cmp	r7, #14
 800c15c:	f300 8157 	bgt.w	800c40e <_dtoa_r+0x6fe>
 800c160:	4b5a      	ldr	r3, [pc, #360]	@ (800c2cc <_dtoa_r+0x5bc>)
 800c162:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c166:	ed93 7b00 	vldr	d7, [r3]
 800c16a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	ed8d 7b00 	vstr	d7, [sp]
 800c172:	da03      	bge.n	800c17c <_dtoa_r+0x46c>
 800c174:	9b07      	ldr	r3, [sp, #28]
 800c176:	2b00      	cmp	r3, #0
 800c178:	f340 8101 	ble.w	800c37e <_dtoa_r+0x66e>
 800c17c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c180:	4656      	mov	r6, sl
 800c182:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c186:	4620      	mov	r0, r4
 800c188:	4629      	mov	r1, r5
 800c18a:	f7f4 fb5f 	bl	800084c <__aeabi_ddiv>
 800c18e:	f7f4 fce3 	bl	8000b58 <__aeabi_d2iz>
 800c192:	4680      	mov	r8, r0
 800c194:	f7f4 f9c6 	bl	8000524 <__aeabi_i2d>
 800c198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c19c:	f7f4 fa2c 	bl	80005f8 <__aeabi_dmul>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	460b      	mov	r3, r1
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c1ac:	f7f4 f86c 	bl	8000288 <__aeabi_dsub>
 800c1b0:	f806 4b01 	strb.w	r4, [r6], #1
 800c1b4:	9d07      	ldr	r5, [sp, #28]
 800c1b6:	eba6 040a 	sub.w	r4, r6, sl
 800c1ba:	42a5      	cmp	r5, r4
 800c1bc:	4602      	mov	r2, r0
 800c1be:	460b      	mov	r3, r1
 800c1c0:	f040 8117 	bne.w	800c3f2 <_dtoa_r+0x6e2>
 800c1c4:	f7f4 f862 	bl	800028c <__adddf3>
 800c1c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1cc:	4604      	mov	r4, r0
 800c1ce:	460d      	mov	r5, r1
 800c1d0:	f7f4 fca2 	bl	8000b18 <__aeabi_dcmpgt>
 800c1d4:	2800      	cmp	r0, #0
 800c1d6:	f040 80f9 	bne.w	800c3cc <_dtoa_r+0x6bc>
 800c1da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1de:	4620      	mov	r0, r4
 800c1e0:	4629      	mov	r1, r5
 800c1e2:	f7f4 fc71 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1e6:	b118      	cbz	r0, 800c1f0 <_dtoa_r+0x4e0>
 800c1e8:	f018 0f01 	tst.w	r8, #1
 800c1ec:	f040 80ee 	bne.w	800c3cc <_dtoa_r+0x6bc>
 800c1f0:	4649      	mov	r1, r9
 800c1f2:	4658      	mov	r0, fp
 800c1f4:	f000 fc90 	bl	800cb18 <_Bfree>
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	7033      	strb	r3, [r6, #0]
 800c1fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c1fe:	3701      	adds	r7, #1
 800c200:	601f      	str	r7, [r3, #0]
 800c202:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 831d 	beq.w	800c844 <_dtoa_r+0xb34>
 800c20a:	601e      	str	r6, [r3, #0]
 800c20c:	e31a      	b.n	800c844 <_dtoa_r+0xb34>
 800c20e:	07e2      	lsls	r2, r4, #31
 800c210:	d505      	bpl.n	800c21e <_dtoa_r+0x50e>
 800c212:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c216:	f7f4 f9ef 	bl	80005f8 <__aeabi_dmul>
 800c21a:	3601      	adds	r6, #1
 800c21c:	2301      	movs	r3, #1
 800c21e:	1064      	asrs	r4, r4, #1
 800c220:	3508      	adds	r5, #8
 800c222:	e73f      	b.n	800c0a4 <_dtoa_r+0x394>
 800c224:	2602      	movs	r6, #2
 800c226:	e742      	b.n	800c0ae <_dtoa_r+0x39e>
 800c228:	9c07      	ldr	r4, [sp, #28]
 800c22a:	9704      	str	r7, [sp, #16]
 800c22c:	e761      	b.n	800c0f2 <_dtoa_r+0x3e2>
 800c22e:	4b27      	ldr	r3, [pc, #156]	@ (800c2cc <_dtoa_r+0x5bc>)
 800c230:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c232:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c236:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c23a:	4454      	add	r4, sl
 800c23c:	2900      	cmp	r1, #0
 800c23e:	d053      	beq.n	800c2e8 <_dtoa_r+0x5d8>
 800c240:	4928      	ldr	r1, [pc, #160]	@ (800c2e4 <_dtoa_r+0x5d4>)
 800c242:	2000      	movs	r0, #0
 800c244:	f7f4 fb02 	bl	800084c <__aeabi_ddiv>
 800c248:	4633      	mov	r3, r6
 800c24a:	462a      	mov	r2, r5
 800c24c:	f7f4 f81c 	bl	8000288 <__aeabi_dsub>
 800c250:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c254:	4656      	mov	r6, sl
 800c256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c25a:	f7f4 fc7d 	bl	8000b58 <__aeabi_d2iz>
 800c25e:	4605      	mov	r5, r0
 800c260:	f7f4 f960 	bl	8000524 <__aeabi_i2d>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c26c:	f7f4 f80c 	bl	8000288 <__aeabi_dsub>
 800c270:	3530      	adds	r5, #48	@ 0x30
 800c272:	4602      	mov	r2, r0
 800c274:	460b      	mov	r3, r1
 800c276:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c27a:	f806 5b01 	strb.w	r5, [r6], #1
 800c27e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c282:	f7f4 fc2b 	bl	8000adc <__aeabi_dcmplt>
 800c286:	2800      	cmp	r0, #0
 800c288:	d171      	bne.n	800c36e <_dtoa_r+0x65e>
 800c28a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c28e:	4911      	ldr	r1, [pc, #68]	@ (800c2d4 <_dtoa_r+0x5c4>)
 800c290:	2000      	movs	r0, #0
 800c292:	f7f3 fff9 	bl	8000288 <__aeabi_dsub>
 800c296:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c29a:	f7f4 fc1f 	bl	8000adc <__aeabi_dcmplt>
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	f040 8095 	bne.w	800c3ce <_dtoa_r+0x6be>
 800c2a4:	42a6      	cmp	r6, r4
 800c2a6:	f43f af50 	beq.w	800c14a <_dtoa_r+0x43a>
 800c2aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c2ae:	4b0a      	ldr	r3, [pc, #40]	@ (800c2d8 <_dtoa_r+0x5c8>)
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f7f4 f9a1 	bl	80005f8 <__aeabi_dmul>
 800c2b6:	4b08      	ldr	r3, [pc, #32]	@ (800c2d8 <_dtoa_r+0x5c8>)
 800c2b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c2bc:	2200      	movs	r2, #0
 800c2be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2c2:	f7f4 f999 	bl	80005f8 <__aeabi_dmul>
 800c2c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2ca:	e7c4      	b.n	800c256 <_dtoa_r+0x546>
 800c2cc:	0800f4f8 	.word	0x0800f4f8
 800c2d0:	0800f4d0 	.word	0x0800f4d0
 800c2d4:	3ff00000 	.word	0x3ff00000
 800c2d8:	40240000 	.word	0x40240000
 800c2dc:	401c0000 	.word	0x401c0000
 800c2e0:	40140000 	.word	0x40140000
 800c2e4:	3fe00000 	.word	0x3fe00000
 800c2e8:	4631      	mov	r1, r6
 800c2ea:	4628      	mov	r0, r5
 800c2ec:	f7f4 f984 	bl	80005f8 <__aeabi_dmul>
 800c2f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c2f4:	9415      	str	r4, [sp, #84]	@ 0x54
 800c2f6:	4656      	mov	r6, sl
 800c2f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2fc:	f7f4 fc2c 	bl	8000b58 <__aeabi_d2iz>
 800c300:	4605      	mov	r5, r0
 800c302:	f7f4 f90f 	bl	8000524 <__aeabi_i2d>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c30e:	f7f3 ffbb 	bl	8000288 <__aeabi_dsub>
 800c312:	3530      	adds	r5, #48	@ 0x30
 800c314:	f806 5b01 	strb.w	r5, [r6], #1
 800c318:	4602      	mov	r2, r0
 800c31a:	460b      	mov	r3, r1
 800c31c:	42a6      	cmp	r6, r4
 800c31e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c322:	f04f 0200 	mov.w	r2, #0
 800c326:	d124      	bne.n	800c372 <_dtoa_r+0x662>
 800c328:	4bac      	ldr	r3, [pc, #688]	@ (800c5dc <_dtoa_r+0x8cc>)
 800c32a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c32e:	f7f3 ffad 	bl	800028c <__adddf3>
 800c332:	4602      	mov	r2, r0
 800c334:	460b      	mov	r3, r1
 800c336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c33a:	f7f4 fbed 	bl	8000b18 <__aeabi_dcmpgt>
 800c33e:	2800      	cmp	r0, #0
 800c340:	d145      	bne.n	800c3ce <_dtoa_r+0x6be>
 800c342:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c346:	49a5      	ldr	r1, [pc, #660]	@ (800c5dc <_dtoa_r+0x8cc>)
 800c348:	2000      	movs	r0, #0
 800c34a:	f7f3 ff9d 	bl	8000288 <__aeabi_dsub>
 800c34e:	4602      	mov	r2, r0
 800c350:	460b      	mov	r3, r1
 800c352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c356:	f7f4 fbc1 	bl	8000adc <__aeabi_dcmplt>
 800c35a:	2800      	cmp	r0, #0
 800c35c:	f43f aef5 	beq.w	800c14a <_dtoa_r+0x43a>
 800c360:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c362:	1e73      	subs	r3, r6, #1
 800c364:	9315      	str	r3, [sp, #84]	@ 0x54
 800c366:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c36a:	2b30      	cmp	r3, #48	@ 0x30
 800c36c:	d0f8      	beq.n	800c360 <_dtoa_r+0x650>
 800c36e:	9f04      	ldr	r7, [sp, #16]
 800c370:	e73e      	b.n	800c1f0 <_dtoa_r+0x4e0>
 800c372:	4b9b      	ldr	r3, [pc, #620]	@ (800c5e0 <_dtoa_r+0x8d0>)
 800c374:	f7f4 f940 	bl	80005f8 <__aeabi_dmul>
 800c378:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c37c:	e7bc      	b.n	800c2f8 <_dtoa_r+0x5e8>
 800c37e:	d10c      	bne.n	800c39a <_dtoa_r+0x68a>
 800c380:	4b98      	ldr	r3, [pc, #608]	@ (800c5e4 <_dtoa_r+0x8d4>)
 800c382:	2200      	movs	r2, #0
 800c384:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c388:	f7f4 f936 	bl	80005f8 <__aeabi_dmul>
 800c38c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c390:	f7f4 fbb8 	bl	8000b04 <__aeabi_dcmpge>
 800c394:	2800      	cmp	r0, #0
 800c396:	f000 8157 	beq.w	800c648 <_dtoa_r+0x938>
 800c39a:	2400      	movs	r4, #0
 800c39c:	4625      	mov	r5, r4
 800c39e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3a0:	43db      	mvns	r3, r3
 800c3a2:	9304      	str	r3, [sp, #16]
 800c3a4:	4656      	mov	r6, sl
 800c3a6:	2700      	movs	r7, #0
 800c3a8:	4621      	mov	r1, r4
 800c3aa:	4658      	mov	r0, fp
 800c3ac:	f000 fbb4 	bl	800cb18 <_Bfree>
 800c3b0:	2d00      	cmp	r5, #0
 800c3b2:	d0dc      	beq.n	800c36e <_dtoa_r+0x65e>
 800c3b4:	b12f      	cbz	r7, 800c3c2 <_dtoa_r+0x6b2>
 800c3b6:	42af      	cmp	r7, r5
 800c3b8:	d003      	beq.n	800c3c2 <_dtoa_r+0x6b2>
 800c3ba:	4639      	mov	r1, r7
 800c3bc:	4658      	mov	r0, fp
 800c3be:	f000 fbab 	bl	800cb18 <_Bfree>
 800c3c2:	4629      	mov	r1, r5
 800c3c4:	4658      	mov	r0, fp
 800c3c6:	f000 fba7 	bl	800cb18 <_Bfree>
 800c3ca:	e7d0      	b.n	800c36e <_dtoa_r+0x65e>
 800c3cc:	9704      	str	r7, [sp, #16]
 800c3ce:	4633      	mov	r3, r6
 800c3d0:	461e      	mov	r6, r3
 800c3d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3d6:	2a39      	cmp	r2, #57	@ 0x39
 800c3d8:	d107      	bne.n	800c3ea <_dtoa_r+0x6da>
 800c3da:	459a      	cmp	sl, r3
 800c3dc:	d1f8      	bne.n	800c3d0 <_dtoa_r+0x6c0>
 800c3de:	9a04      	ldr	r2, [sp, #16]
 800c3e0:	3201      	adds	r2, #1
 800c3e2:	9204      	str	r2, [sp, #16]
 800c3e4:	2230      	movs	r2, #48	@ 0x30
 800c3e6:	f88a 2000 	strb.w	r2, [sl]
 800c3ea:	781a      	ldrb	r2, [r3, #0]
 800c3ec:	3201      	adds	r2, #1
 800c3ee:	701a      	strb	r2, [r3, #0]
 800c3f0:	e7bd      	b.n	800c36e <_dtoa_r+0x65e>
 800c3f2:	4b7b      	ldr	r3, [pc, #492]	@ (800c5e0 <_dtoa_r+0x8d0>)
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	f7f4 f8ff 	bl	80005f8 <__aeabi_dmul>
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	4604      	mov	r4, r0
 800c400:	460d      	mov	r5, r1
 800c402:	f7f4 fb61 	bl	8000ac8 <__aeabi_dcmpeq>
 800c406:	2800      	cmp	r0, #0
 800c408:	f43f aebb 	beq.w	800c182 <_dtoa_r+0x472>
 800c40c:	e6f0      	b.n	800c1f0 <_dtoa_r+0x4e0>
 800c40e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c410:	2a00      	cmp	r2, #0
 800c412:	f000 80db 	beq.w	800c5cc <_dtoa_r+0x8bc>
 800c416:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c418:	2a01      	cmp	r2, #1
 800c41a:	f300 80bf 	bgt.w	800c59c <_dtoa_r+0x88c>
 800c41e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c420:	2a00      	cmp	r2, #0
 800c422:	f000 80b7 	beq.w	800c594 <_dtoa_r+0x884>
 800c426:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c42a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c42c:	4646      	mov	r6, r8
 800c42e:	9a08      	ldr	r2, [sp, #32]
 800c430:	2101      	movs	r1, #1
 800c432:	441a      	add	r2, r3
 800c434:	4658      	mov	r0, fp
 800c436:	4498      	add	r8, r3
 800c438:	9208      	str	r2, [sp, #32]
 800c43a:	f000 fc21 	bl	800cc80 <__i2b>
 800c43e:	4605      	mov	r5, r0
 800c440:	b15e      	cbz	r6, 800c45a <_dtoa_r+0x74a>
 800c442:	9b08      	ldr	r3, [sp, #32]
 800c444:	2b00      	cmp	r3, #0
 800c446:	dd08      	ble.n	800c45a <_dtoa_r+0x74a>
 800c448:	42b3      	cmp	r3, r6
 800c44a:	9a08      	ldr	r2, [sp, #32]
 800c44c:	bfa8      	it	ge
 800c44e:	4633      	movge	r3, r6
 800c450:	eba8 0803 	sub.w	r8, r8, r3
 800c454:	1af6      	subs	r6, r6, r3
 800c456:	1ad3      	subs	r3, r2, r3
 800c458:	9308      	str	r3, [sp, #32]
 800c45a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c45c:	b1f3      	cbz	r3, 800c49c <_dtoa_r+0x78c>
 800c45e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c460:	2b00      	cmp	r3, #0
 800c462:	f000 80b7 	beq.w	800c5d4 <_dtoa_r+0x8c4>
 800c466:	b18c      	cbz	r4, 800c48c <_dtoa_r+0x77c>
 800c468:	4629      	mov	r1, r5
 800c46a:	4622      	mov	r2, r4
 800c46c:	4658      	mov	r0, fp
 800c46e:	f000 fcc7 	bl	800ce00 <__pow5mult>
 800c472:	464a      	mov	r2, r9
 800c474:	4601      	mov	r1, r0
 800c476:	4605      	mov	r5, r0
 800c478:	4658      	mov	r0, fp
 800c47a:	f000 fc17 	bl	800ccac <__multiply>
 800c47e:	4649      	mov	r1, r9
 800c480:	9004      	str	r0, [sp, #16]
 800c482:	4658      	mov	r0, fp
 800c484:	f000 fb48 	bl	800cb18 <_Bfree>
 800c488:	9b04      	ldr	r3, [sp, #16]
 800c48a:	4699      	mov	r9, r3
 800c48c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c48e:	1b1a      	subs	r2, r3, r4
 800c490:	d004      	beq.n	800c49c <_dtoa_r+0x78c>
 800c492:	4649      	mov	r1, r9
 800c494:	4658      	mov	r0, fp
 800c496:	f000 fcb3 	bl	800ce00 <__pow5mult>
 800c49a:	4681      	mov	r9, r0
 800c49c:	2101      	movs	r1, #1
 800c49e:	4658      	mov	r0, fp
 800c4a0:	f000 fbee 	bl	800cc80 <__i2b>
 800c4a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f000 81cf 	beq.w	800c84c <_dtoa_r+0xb3c>
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	4601      	mov	r1, r0
 800c4b2:	4658      	mov	r0, fp
 800c4b4:	f000 fca4 	bl	800ce00 <__pow5mult>
 800c4b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	4604      	mov	r4, r0
 800c4be:	f300 8095 	bgt.w	800c5ec <_dtoa_r+0x8dc>
 800c4c2:	9b02      	ldr	r3, [sp, #8]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	f040 8087 	bne.w	800c5d8 <_dtoa_r+0x8c8>
 800c4ca:	9b03      	ldr	r3, [sp, #12]
 800c4cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f040 8089 	bne.w	800c5e8 <_dtoa_r+0x8d8>
 800c4d6:	9b03      	ldr	r3, [sp, #12]
 800c4d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c4dc:	0d1b      	lsrs	r3, r3, #20
 800c4de:	051b      	lsls	r3, r3, #20
 800c4e0:	b12b      	cbz	r3, 800c4ee <_dtoa_r+0x7de>
 800c4e2:	9b08      	ldr	r3, [sp, #32]
 800c4e4:	3301      	adds	r3, #1
 800c4e6:	9308      	str	r3, [sp, #32]
 800c4e8:	f108 0801 	add.w	r8, r8, #1
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f000 81b0 	beq.w	800c858 <_dtoa_r+0xb48>
 800c4f8:	6923      	ldr	r3, [r4, #16]
 800c4fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4fe:	6918      	ldr	r0, [r3, #16]
 800c500:	f000 fb72 	bl	800cbe8 <__hi0bits>
 800c504:	f1c0 0020 	rsb	r0, r0, #32
 800c508:	9b08      	ldr	r3, [sp, #32]
 800c50a:	4418      	add	r0, r3
 800c50c:	f010 001f 	ands.w	r0, r0, #31
 800c510:	d077      	beq.n	800c602 <_dtoa_r+0x8f2>
 800c512:	f1c0 0320 	rsb	r3, r0, #32
 800c516:	2b04      	cmp	r3, #4
 800c518:	dd6b      	ble.n	800c5f2 <_dtoa_r+0x8e2>
 800c51a:	9b08      	ldr	r3, [sp, #32]
 800c51c:	f1c0 001c 	rsb	r0, r0, #28
 800c520:	4403      	add	r3, r0
 800c522:	4480      	add	r8, r0
 800c524:	4406      	add	r6, r0
 800c526:	9308      	str	r3, [sp, #32]
 800c528:	f1b8 0f00 	cmp.w	r8, #0
 800c52c:	dd05      	ble.n	800c53a <_dtoa_r+0x82a>
 800c52e:	4649      	mov	r1, r9
 800c530:	4642      	mov	r2, r8
 800c532:	4658      	mov	r0, fp
 800c534:	f000 fcbe 	bl	800ceb4 <__lshift>
 800c538:	4681      	mov	r9, r0
 800c53a:	9b08      	ldr	r3, [sp, #32]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	dd05      	ble.n	800c54c <_dtoa_r+0x83c>
 800c540:	4621      	mov	r1, r4
 800c542:	461a      	mov	r2, r3
 800c544:	4658      	mov	r0, fp
 800c546:	f000 fcb5 	bl	800ceb4 <__lshift>
 800c54a:	4604      	mov	r4, r0
 800c54c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d059      	beq.n	800c606 <_dtoa_r+0x8f6>
 800c552:	4621      	mov	r1, r4
 800c554:	4648      	mov	r0, r9
 800c556:	f000 fd19 	bl	800cf8c <__mcmp>
 800c55a:	2800      	cmp	r0, #0
 800c55c:	da53      	bge.n	800c606 <_dtoa_r+0x8f6>
 800c55e:	1e7b      	subs	r3, r7, #1
 800c560:	9304      	str	r3, [sp, #16]
 800c562:	4649      	mov	r1, r9
 800c564:	2300      	movs	r3, #0
 800c566:	220a      	movs	r2, #10
 800c568:	4658      	mov	r0, fp
 800c56a:	f000 faf7 	bl	800cb5c <__multadd>
 800c56e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c570:	4681      	mov	r9, r0
 800c572:	2b00      	cmp	r3, #0
 800c574:	f000 8172 	beq.w	800c85c <_dtoa_r+0xb4c>
 800c578:	2300      	movs	r3, #0
 800c57a:	4629      	mov	r1, r5
 800c57c:	220a      	movs	r2, #10
 800c57e:	4658      	mov	r0, fp
 800c580:	f000 faec 	bl	800cb5c <__multadd>
 800c584:	9b00      	ldr	r3, [sp, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	4605      	mov	r5, r0
 800c58a:	dc67      	bgt.n	800c65c <_dtoa_r+0x94c>
 800c58c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c58e:	2b02      	cmp	r3, #2
 800c590:	dc41      	bgt.n	800c616 <_dtoa_r+0x906>
 800c592:	e063      	b.n	800c65c <_dtoa_r+0x94c>
 800c594:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c596:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c59a:	e746      	b.n	800c42a <_dtoa_r+0x71a>
 800c59c:	9b07      	ldr	r3, [sp, #28]
 800c59e:	1e5c      	subs	r4, r3, #1
 800c5a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5a2:	42a3      	cmp	r3, r4
 800c5a4:	bfbf      	itttt	lt
 800c5a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c5a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c5aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c5ac:	1ae3      	sublt	r3, r4, r3
 800c5ae:	bfb4      	ite	lt
 800c5b0:	18d2      	addlt	r2, r2, r3
 800c5b2:	1b1c      	subge	r4, r3, r4
 800c5b4:	9b07      	ldr	r3, [sp, #28]
 800c5b6:	bfbc      	itt	lt
 800c5b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c5ba:	2400      	movlt	r4, #0
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	bfb5      	itete	lt
 800c5c0:	eba8 0603 	sublt.w	r6, r8, r3
 800c5c4:	9b07      	ldrge	r3, [sp, #28]
 800c5c6:	2300      	movlt	r3, #0
 800c5c8:	4646      	movge	r6, r8
 800c5ca:	e730      	b.n	800c42e <_dtoa_r+0x71e>
 800c5cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c5ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c5d0:	4646      	mov	r6, r8
 800c5d2:	e735      	b.n	800c440 <_dtoa_r+0x730>
 800c5d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c5d6:	e75c      	b.n	800c492 <_dtoa_r+0x782>
 800c5d8:	2300      	movs	r3, #0
 800c5da:	e788      	b.n	800c4ee <_dtoa_r+0x7de>
 800c5dc:	3fe00000 	.word	0x3fe00000
 800c5e0:	40240000 	.word	0x40240000
 800c5e4:	40140000 	.word	0x40140000
 800c5e8:	9b02      	ldr	r3, [sp, #8]
 800c5ea:	e780      	b.n	800c4ee <_dtoa_r+0x7de>
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5f0:	e782      	b.n	800c4f8 <_dtoa_r+0x7e8>
 800c5f2:	d099      	beq.n	800c528 <_dtoa_r+0x818>
 800c5f4:	9a08      	ldr	r2, [sp, #32]
 800c5f6:	331c      	adds	r3, #28
 800c5f8:	441a      	add	r2, r3
 800c5fa:	4498      	add	r8, r3
 800c5fc:	441e      	add	r6, r3
 800c5fe:	9208      	str	r2, [sp, #32]
 800c600:	e792      	b.n	800c528 <_dtoa_r+0x818>
 800c602:	4603      	mov	r3, r0
 800c604:	e7f6      	b.n	800c5f4 <_dtoa_r+0x8e4>
 800c606:	9b07      	ldr	r3, [sp, #28]
 800c608:	9704      	str	r7, [sp, #16]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	dc20      	bgt.n	800c650 <_dtoa_r+0x940>
 800c60e:	9300      	str	r3, [sp, #0]
 800c610:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c612:	2b02      	cmp	r3, #2
 800c614:	dd1e      	ble.n	800c654 <_dtoa_r+0x944>
 800c616:	9b00      	ldr	r3, [sp, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f47f aec0 	bne.w	800c39e <_dtoa_r+0x68e>
 800c61e:	4621      	mov	r1, r4
 800c620:	2205      	movs	r2, #5
 800c622:	4658      	mov	r0, fp
 800c624:	f000 fa9a 	bl	800cb5c <__multadd>
 800c628:	4601      	mov	r1, r0
 800c62a:	4604      	mov	r4, r0
 800c62c:	4648      	mov	r0, r9
 800c62e:	f000 fcad 	bl	800cf8c <__mcmp>
 800c632:	2800      	cmp	r0, #0
 800c634:	f77f aeb3 	ble.w	800c39e <_dtoa_r+0x68e>
 800c638:	4656      	mov	r6, sl
 800c63a:	2331      	movs	r3, #49	@ 0x31
 800c63c:	f806 3b01 	strb.w	r3, [r6], #1
 800c640:	9b04      	ldr	r3, [sp, #16]
 800c642:	3301      	adds	r3, #1
 800c644:	9304      	str	r3, [sp, #16]
 800c646:	e6ae      	b.n	800c3a6 <_dtoa_r+0x696>
 800c648:	9c07      	ldr	r4, [sp, #28]
 800c64a:	9704      	str	r7, [sp, #16]
 800c64c:	4625      	mov	r5, r4
 800c64e:	e7f3      	b.n	800c638 <_dtoa_r+0x928>
 800c650:	9b07      	ldr	r3, [sp, #28]
 800c652:	9300      	str	r3, [sp, #0]
 800c654:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c656:	2b00      	cmp	r3, #0
 800c658:	f000 8104 	beq.w	800c864 <_dtoa_r+0xb54>
 800c65c:	2e00      	cmp	r6, #0
 800c65e:	dd05      	ble.n	800c66c <_dtoa_r+0x95c>
 800c660:	4629      	mov	r1, r5
 800c662:	4632      	mov	r2, r6
 800c664:	4658      	mov	r0, fp
 800c666:	f000 fc25 	bl	800ceb4 <__lshift>
 800c66a:	4605      	mov	r5, r0
 800c66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d05a      	beq.n	800c728 <_dtoa_r+0xa18>
 800c672:	6869      	ldr	r1, [r5, #4]
 800c674:	4658      	mov	r0, fp
 800c676:	f000 fa0f 	bl	800ca98 <_Balloc>
 800c67a:	4606      	mov	r6, r0
 800c67c:	b928      	cbnz	r0, 800c68a <_dtoa_r+0x97a>
 800c67e:	4b84      	ldr	r3, [pc, #528]	@ (800c890 <_dtoa_r+0xb80>)
 800c680:	4602      	mov	r2, r0
 800c682:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c686:	f7ff bb5a 	b.w	800bd3e <_dtoa_r+0x2e>
 800c68a:	692a      	ldr	r2, [r5, #16]
 800c68c:	3202      	adds	r2, #2
 800c68e:	0092      	lsls	r2, r2, #2
 800c690:	f105 010c 	add.w	r1, r5, #12
 800c694:	300c      	adds	r0, #12
 800c696:	f7ff fa94 	bl	800bbc2 <memcpy>
 800c69a:	2201      	movs	r2, #1
 800c69c:	4631      	mov	r1, r6
 800c69e:	4658      	mov	r0, fp
 800c6a0:	f000 fc08 	bl	800ceb4 <__lshift>
 800c6a4:	f10a 0301 	add.w	r3, sl, #1
 800c6a8:	9307      	str	r3, [sp, #28]
 800c6aa:	9b00      	ldr	r3, [sp, #0]
 800c6ac:	4453      	add	r3, sl
 800c6ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6b0:	9b02      	ldr	r3, [sp, #8]
 800c6b2:	f003 0301 	and.w	r3, r3, #1
 800c6b6:	462f      	mov	r7, r5
 800c6b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6ba:	4605      	mov	r5, r0
 800c6bc:	9b07      	ldr	r3, [sp, #28]
 800c6be:	4621      	mov	r1, r4
 800c6c0:	3b01      	subs	r3, #1
 800c6c2:	4648      	mov	r0, r9
 800c6c4:	9300      	str	r3, [sp, #0]
 800c6c6:	f7ff fa9b 	bl	800bc00 <quorem>
 800c6ca:	4639      	mov	r1, r7
 800c6cc:	9002      	str	r0, [sp, #8]
 800c6ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c6d2:	4648      	mov	r0, r9
 800c6d4:	f000 fc5a 	bl	800cf8c <__mcmp>
 800c6d8:	462a      	mov	r2, r5
 800c6da:	9008      	str	r0, [sp, #32]
 800c6dc:	4621      	mov	r1, r4
 800c6de:	4658      	mov	r0, fp
 800c6e0:	f000 fc70 	bl	800cfc4 <__mdiff>
 800c6e4:	68c2      	ldr	r2, [r0, #12]
 800c6e6:	4606      	mov	r6, r0
 800c6e8:	bb02      	cbnz	r2, 800c72c <_dtoa_r+0xa1c>
 800c6ea:	4601      	mov	r1, r0
 800c6ec:	4648      	mov	r0, r9
 800c6ee:	f000 fc4d 	bl	800cf8c <__mcmp>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	4631      	mov	r1, r6
 800c6f6:	4658      	mov	r0, fp
 800c6f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c6fa:	f000 fa0d 	bl	800cb18 <_Bfree>
 800c6fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c700:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c702:	9e07      	ldr	r6, [sp, #28]
 800c704:	ea43 0102 	orr.w	r1, r3, r2
 800c708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c70a:	4319      	orrs	r1, r3
 800c70c:	d110      	bne.n	800c730 <_dtoa_r+0xa20>
 800c70e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c712:	d029      	beq.n	800c768 <_dtoa_r+0xa58>
 800c714:	9b08      	ldr	r3, [sp, #32]
 800c716:	2b00      	cmp	r3, #0
 800c718:	dd02      	ble.n	800c720 <_dtoa_r+0xa10>
 800c71a:	9b02      	ldr	r3, [sp, #8]
 800c71c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c720:	9b00      	ldr	r3, [sp, #0]
 800c722:	f883 8000 	strb.w	r8, [r3]
 800c726:	e63f      	b.n	800c3a8 <_dtoa_r+0x698>
 800c728:	4628      	mov	r0, r5
 800c72a:	e7bb      	b.n	800c6a4 <_dtoa_r+0x994>
 800c72c:	2201      	movs	r2, #1
 800c72e:	e7e1      	b.n	800c6f4 <_dtoa_r+0x9e4>
 800c730:	9b08      	ldr	r3, [sp, #32]
 800c732:	2b00      	cmp	r3, #0
 800c734:	db04      	blt.n	800c740 <_dtoa_r+0xa30>
 800c736:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c738:	430b      	orrs	r3, r1
 800c73a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c73c:	430b      	orrs	r3, r1
 800c73e:	d120      	bne.n	800c782 <_dtoa_r+0xa72>
 800c740:	2a00      	cmp	r2, #0
 800c742:	dded      	ble.n	800c720 <_dtoa_r+0xa10>
 800c744:	4649      	mov	r1, r9
 800c746:	2201      	movs	r2, #1
 800c748:	4658      	mov	r0, fp
 800c74a:	f000 fbb3 	bl	800ceb4 <__lshift>
 800c74e:	4621      	mov	r1, r4
 800c750:	4681      	mov	r9, r0
 800c752:	f000 fc1b 	bl	800cf8c <__mcmp>
 800c756:	2800      	cmp	r0, #0
 800c758:	dc03      	bgt.n	800c762 <_dtoa_r+0xa52>
 800c75a:	d1e1      	bne.n	800c720 <_dtoa_r+0xa10>
 800c75c:	f018 0f01 	tst.w	r8, #1
 800c760:	d0de      	beq.n	800c720 <_dtoa_r+0xa10>
 800c762:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c766:	d1d8      	bne.n	800c71a <_dtoa_r+0xa0a>
 800c768:	9a00      	ldr	r2, [sp, #0]
 800c76a:	2339      	movs	r3, #57	@ 0x39
 800c76c:	7013      	strb	r3, [r2, #0]
 800c76e:	4633      	mov	r3, r6
 800c770:	461e      	mov	r6, r3
 800c772:	3b01      	subs	r3, #1
 800c774:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c778:	2a39      	cmp	r2, #57	@ 0x39
 800c77a:	d052      	beq.n	800c822 <_dtoa_r+0xb12>
 800c77c:	3201      	adds	r2, #1
 800c77e:	701a      	strb	r2, [r3, #0]
 800c780:	e612      	b.n	800c3a8 <_dtoa_r+0x698>
 800c782:	2a00      	cmp	r2, #0
 800c784:	dd07      	ble.n	800c796 <_dtoa_r+0xa86>
 800c786:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c78a:	d0ed      	beq.n	800c768 <_dtoa_r+0xa58>
 800c78c:	9a00      	ldr	r2, [sp, #0]
 800c78e:	f108 0301 	add.w	r3, r8, #1
 800c792:	7013      	strb	r3, [r2, #0]
 800c794:	e608      	b.n	800c3a8 <_dtoa_r+0x698>
 800c796:	9b07      	ldr	r3, [sp, #28]
 800c798:	9a07      	ldr	r2, [sp, #28]
 800c79a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c79e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d028      	beq.n	800c7f6 <_dtoa_r+0xae6>
 800c7a4:	4649      	mov	r1, r9
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	220a      	movs	r2, #10
 800c7aa:	4658      	mov	r0, fp
 800c7ac:	f000 f9d6 	bl	800cb5c <__multadd>
 800c7b0:	42af      	cmp	r7, r5
 800c7b2:	4681      	mov	r9, r0
 800c7b4:	f04f 0300 	mov.w	r3, #0
 800c7b8:	f04f 020a 	mov.w	r2, #10
 800c7bc:	4639      	mov	r1, r7
 800c7be:	4658      	mov	r0, fp
 800c7c0:	d107      	bne.n	800c7d2 <_dtoa_r+0xac2>
 800c7c2:	f000 f9cb 	bl	800cb5c <__multadd>
 800c7c6:	4607      	mov	r7, r0
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	9b07      	ldr	r3, [sp, #28]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	9307      	str	r3, [sp, #28]
 800c7d0:	e774      	b.n	800c6bc <_dtoa_r+0x9ac>
 800c7d2:	f000 f9c3 	bl	800cb5c <__multadd>
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	4607      	mov	r7, r0
 800c7da:	2300      	movs	r3, #0
 800c7dc:	220a      	movs	r2, #10
 800c7de:	4658      	mov	r0, fp
 800c7e0:	f000 f9bc 	bl	800cb5c <__multadd>
 800c7e4:	4605      	mov	r5, r0
 800c7e6:	e7f0      	b.n	800c7ca <_dtoa_r+0xaba>
 800c7e8:	9b00      	ldr	r3, [sp, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	bfcc      	ite	gt
 800c7ee:	461e      	movgt	r6, r3
 800c7f0:	2601      	movle	r6, #1
 800c7f2:	4456      	add	r6, sl
 800c7f4:	2700      	movs	r7, #0
 800c7f6:	4649      	mov	r1, r9
 800c7f8:	2201      	movs	r2, #1
 800c7fa:	4658      	mov	r0, fp
 800c7fc:	f000 fb5a 	bl	800ceb4 <__lshift>
 800c800:	4621      	mov	r1, r4
 800c802:	4681      	mov	r9, r0
 800c804:	f000 fbc2 	bl	800cf8c <__mcmp>
 800c808:	2800      	cmp	r0, #0
 800c80a:	dcb0      	bgt.n	800c76e <_dtoa_r+0xa5e>
 800c80c:	d102      	bne.n	800c814 <_dtoa_r+0xb04>
 800c80e:	f018 0f01 	tst.w	r8, #1
 800c812:	d1ac      	bne.n	800c76e <_dtoa_r+0xa5e>
 800c814:	4633      	mov	r3, r6
 800c816:	461e      	mov	r6, r3
 800c818:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c81c:	2a30      	cmp	r2, #48	@ 0x30
 800c81e:	d0fa      	beq.n	800c816 <_dtoa_r+0xb06>
 800c820:	e5c2      	b.n	800c3a8 <_dtoa_r+0x698>
 800c822:	459a      	cmp	sl, r3
 800c824:	d1a4      	bne.n	800c770 <_dtoa_r+0xa60>
 800c826:	9b04      	ldr	r3, [sp, #16]
 800c828:	3301      	adds	r3, #1
 800c82a:	9304      	str	r3, [sp, #16]
 800c82c:	2331      	movs	r3, #49	@ 0x31
 800c82e:	f88a 3000 	strb.w	r3, [sl]
 800c832:	e5b9      	b.n	800c3a8 <_dtoa_r+0x698>
 800c834:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c836:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c894 <_dtoa_r+0xb84>
 800c83a:	b11b      	cbz	r3, 800c844 <_dtoa_r+0xb34>
 800c83c:	f10a 0308 	add.w	r3, sl, #8
 800c840:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c842:	6013      	str	r3, [r2, #0]
 800c844:	4650      	mov	r0, sl
 800c846:	b019      	add	sp, #100	@ 0x64
 800c848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c84c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c84e:	2b01      	cmp	r3, #1
 800c850:	f77f ae37 	ble.w	800c4c2 <_dtoa_r+0x7b2>
 800c854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c856:	930a      	str	r3, [sp, #40]	@ 0x28
 800c858:	2001      	movs	r0, #1
 800c85a:	e655      	b.n	800c508 <_dtoa_r+0x7f8>
 800c85c:	9b00      	ldr	r3, [sp, #0]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	f77f aed6 	ble.w	800c610 <_dtoa_r+0x900>
 800c864:	4656      	mov	r6, sl
 800c866:	4621      	mov	r1, r4
 800c868:	4648      	mov	r0, r9
 800c86a:	f7ff f9c9 	bl	800bc00 <quorem>
 800c86e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c872:	f806 8b01 	strb.w	r8, [r6], #1
 800c876:	9b00      	ldr	r3, [sp, #0]
 800c878:	eba6 020a 	sub.w	r2, r6, sl
 800c87c:	4293      	cmp	r3, r2
 800c87e:	ddb3      	ble.n	800c7e8 <_dtoa_r+0xad8>
 800c880:	4649      	mov	r1, r9
 800c882:	2300      	movs	r3, #0
 800c884:	220a      	movs	r2, #10
 800c886:	4658      	mov	r0, fp
 800c888:	f000 f968 	bl	800cb5c <__multadd>
 800c88c:	4681      	mov	r9, r0
 800c88e:	e7ea      	b.n	800c866 <_dtoa_r+0xb56>
 800c890:	0800f454 	.word	0x0800f454
 800c894:	0800f3d8 	.word	0x0800f3d8

0800c898 <_free_r>:
 800c898:	b538      	push	{r3, r4, r5, lr}
 800c89a:	4605      	mov	r5, r0
 800c89c:	2900      	cmp	r1, #0
 800c89e:	d041      	beq.n	800c924 <_free_r+0x8c>
 800c8a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8a4:	1f0c      	subs	r4, r1, #4
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	bfb8      	it	lt
 800c8aa:	18e4      	addlt	r4, r4, r3
 800c8ac:	f000 f8e8 	bl	800ca80 <__malloc_lock>
 800c8b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c928 <_free_r+0x90>)
 800c8b2:	6813      	ldr	r3, [r2, #0]
 800c8b4:	b933      	cbnz	r3, 800c8c4 <_free_r+0x2c>
 800c8b6:	6063      	str	r3, [r4, #4]
 800c8b8:	6014      	str	r4, [r2, #0]
 800c8ba:	4628      	mov	r0, r5
 800c8bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8c0:	f000 b8e4 	b.w	800ca8c <__malloc_unlock>
 800c8c4:	42a3      	cmp	r3, r4
 800c8c6:	d908      	bls.n	800c8da <_free_r+0x42>
 800c8c8:	6820      	ldr	r0, [r4, #0]
 800c8ca:	1821      	adds	r1, r4, r0
 800c8cc:	428b      	cmp	r3, r1
 800c8ce:	bf01      	itttt	eq
 800c8d0:	6819      	ldreq	r1, [r3, #0]
 800c8d2:	685b      	ldreq	r3, [r3, #4]
 800c8d4:	1809      	addeq	r1, r1, r0
 800c8d6:	6021      	streq	r1, [r4, #0]
 800c8d8:	e7ed      	b.n	800c8b6 <_free_r+0x1e>
 800c8da:	461a      	mov	r2, r3
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	b10b      	cbz	r3, 800c8e4 <_free_r+0x4c>
 800c8e0:	42a3      	cmp	r3, r4
 800c8e2:	d9fa      	bls.n	800c8da <_free_r+0x42>
 800c8e4:	6811      	ldr	r1, [r2, #0]
 800c8e6:	1850      	adds	r0, r2, r1
 800c8e8:	42a0      	cmp	r0, r4
 800c8ea:	d10b      	bne.n	800c904 <_free_r+0x6c>
 800c8ec:	6820      	ldr	r0, [r4, #0]
 800c8ee:	4401      	add	r1, r0
 800c8f0:	1850      	adds	r0, r2, r1
 800c8f2:	4283      	cmp	r3, r0
 800c8f4:	6011      	str	r1, [r2, #0]
 800c8f6:	d1e0      	bne.n	800c8ba <_free_r+0x22>
 800c8f8:	6818      	ldr	r0, [r3, #0]
 800c8fa:	685b      	ldr	r3, [r3, #4]
 800c8fc:	6053      	str	r3, [r2, #4]
 800c8fe:	4408      	add	r0, r1
 800c900:	6010      	str	r0, [r2, #0]
 800c902:	e7da      	b.n	800c8ba <_free_r+0x22>
 800c904:	d902      	bls.n	800c90c <_free_r+0x74>
 800c906:	230c      	movs	r3, #12
 800c908:	602b      	str	r3, [r5, #0]
 800c90a:	e7d6      	b.n	800c8ba <_free_r+0x22>
 800c90c:	6820      	ldr	r0, [r4, #0]
 800c90e:	1821      	adds	r1, r4, r0
 800c910:	428b      	cmp	r3, r1
 800c912:	bf04      	itt	eq
 800c914:	6819      	ldreq	r1, [r3, #0]
 800c916:	685b      	ldreq	r3, [r3, #4]
 800c918:	6063      	str	r3, [r4, #4]
 800c91a:	bf04      	itt	eq
 800c91c:	1809      	addeq	r1, r1, r0
 800c91e:	6021      	streq	r1, [r4, #0]
 800c920:	6054      	str	r4, [r2, #4]
 800c922:	e7ca      	b.n	800c8ba <_free_r+0x22>
 800c924:	bd38      	pop	{r3, r4, r5, pc}
 800c926:	bf00      	nop
 800c928:	2000226c 	.word	0x2000226c

0800c92c <malloc>:
 800c92c:	4b02      	ldr	r3, [pc, #8]	@ (800c938 <malloc+0xc>)
 800c92e:	4601      	mov	r1, r0
 800c930:	6818      	ldr	r0, [r3, #0]
 800c932:	f000 b825 	b.w	800c980 <_malloc_r>
 800c936:	bf00      	nop
 800c938:	20000118 	.word	0x20000118

0800c93c <sbrk_aligned>:
 800c93c:	b570      	push	{r4, r5, r6, lr}
 800c93e:	4e0f      	ldr	r6, [pc, #60]	@ (800c97c <sbrk_aligned+0x40>)
 800c940:	460c      	mov	r4, r1
 800c942:	6831      	ldr	r1, [r6, #0]
 800c944:	4605      	mov	r5, r0
 800c946:	b911      	cbnz	r1, 800c94e <sbrk_aligned+0x12>
 800c948:	f000 fe46 	bl	800d5d8 <_sbrk_r>
 800c94c:	6030      	str	r0, [r6, #0]
 800c94e:	4621      	mov	r1, r4
 800c950:	4628      	mov	r0, r5
 800c952:	f000 fe41 	bl	800d5d8 <_sbrk_r>
 800c956:	1c43      	adds	r3, r0, #1
 800c958:	d103      	bne.n	800c962 <sbrk_aligned+0x26>
 800c95a:	f04f 34ff 	mov.w	r4, #4294967295
 800c95e:	4620      	mov	r0, r4
 800c960:	bd70      	pop	{r4, r5, r6, pc}
 800c962:	1cc4      	adds	r4, r0, #3
 800c964:	f024 0403 	bic.w	r4, r4, #3
 800c968:	42a0      	cmp	r0, r4
 800c96a:	d0f8      	beq.n	800c95e <sbrk_aligned+0x22>
 800c96c:	1a21      	subs	r1, r4, r0
 800c96e:	4628      	mov	r0, r5
 800c970:	f000 fe32 	bl	800d5d8 <_sbrk_r>
 800c974:	3001      	adds	r0, #1
 800c976:	d1f2      	bne.n	800c95e <sbrk_aligned+0x22>
 800c978:	e7ef      	b.n	800c95a <sbrk_aligned+0x1e>
 800c97a:	bf00      	nop
 800c97c:	20002268 	.word	0x20002268

0800c980 <_malloc_r>:
 800c980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c984:	1ccd      	adds	r5, r1, #3
 800c986:	f025 0503 	bic.w	r5, r5, #3
 800c98a:	3508      	adds	r5, #8
 800c98c:	2d0c      	cmp	r5, #12
 800c98e:	bf38      	it	cc
 800c990:	250c      	movcc	r5, #12
 800c992:	2d00      	cmp	r5, #0
 800c994:	4606      	mov	r6, r0
 800c996:	db01      	blt.n	800c99c <_malloc_r+0x1c>
 800c998:	42a9      	cmp	r1, r5
 800c99a:	d904      	bls.n	800c9a6 <_malloc_r+0x26>
 800c99c:	230c      	movs	r3, #12
 800c99e:	6033      	str	r3, [r6, #0]
 800c9a0:	2000      	movs	r0, #0
 800c9a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca7c <_malloc_r+0xfc>
 800c9aa:	f000 f869 	bl	800ca80 <__malloc_lock>
 800c9ae:	f8d8 3000 	ldr.w	r3, [r8]
 800c9b2:	461c      	mov	r4, r3
 800c9b4:	bb44      	cbnz	r4, 800ca08 <_malloc_r+0x88>
 800c9b6:	4629      	mov	r1, r5
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	f7ff ffbf 	bl	800c93c <sbrk_aligned>
 800c9be:	1c43      	adds	r3, r0, #1
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	d158      	bne.n	800ca76 <_malloc_r+0xf6>
 800c9c4:	f8d8 4000 	ldr.w	r4, [r8]
 800c9c8:	4627      	mov	r7, r4
 800c9ca:	2f00      	cmp	r7, #0
 800c9cc:	d143      	bne.n	800ca56 <_malloc_r+0xd6>
 800c9ce:	2c00      	cmp	r4, #0
 800c9d0:	d04b      	beq.n	800ca6a <_malloc_r+0xea>
 800c9d2:	6823      	ldr	r3, [r4, #0]
 800c9d4:	4639      	mov	r1, r7
 800c9d6:	4630      	mov	r0, r6
 800c9d8:	eb04 0903 	add.w	r9, r4, r3
 800c9dc:	f000 fdfc 	bl	800d5d8 <_sbrk_r>
 800c9e0:	4581      	cmp	r9, r0
 800c9e2:	d142      	bne.n	800ca6a <_malloc_r+0xea>
 800c9e4:	6821      	ldr	r1, [r4, #0]
 800c9e6:	1a6d      	subs	r5, r5, r1
 800c9e8:	4629      	mov	r1, r5
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	f7ff ffa6 	bl	800c93c <sbrk_aligned>
 800c9f0:	3001      	adds	r0, #1
 800c9f2:	d03a      	beq.n	800ca6a <_malloc_r+0xea>
 800c9f4:	6823      	ldr	r3, [r4, #0]
 800c9f6:	442b      	add	r3, r5
 800c9f8:	6023      	str	r3, [r4, #0]
 800c9fa:	f8d8 3000 	ldr.w	r3, [r8]
 800c9fe:	685a      	ldr	r2, [r3, #4]
 800ca00:	bb62      	cbnz	r2, 800ca5c <_malloc_r+0xdc>
 800ca02:	f8c8 7000 	str.w	r7, [r8]
 800ca06:	e00f      	b.n	800ca28 <_malloc_r+0xa8>
 800ca08:	6822      	ldr	r2, [r4, #0]
 800ca0a:	1b52      	subs	r2, r2, r5
 800ca0c:	d420      	bmi.n	800ca50 <_malloc_r+0xd0>
 800ca0e:	2a0b      	cmp	r2, #11
 800ca10:	d917      	bls.n	800ca42 <_malloc_r+0xc2>
 800ca12:	1961      	adds	r1, r4, r5
 800ca14:	42a3      	cmp	r3, r4
 800ca16:	6025      	str	r5, [r4, #0]
 800ca18:	bf18      	it	ne
 800ca1a:	6059      	strne	r1, [r3, #4]
 800ca1c:	6863      	ldr	r3, [r4, #4]
 800ca1e:	bf08      	it	eq
 800ca20:	f8c8 1000 	streq.w	r1, [r8]
 800ca24:	5162      	str	r2, [r4, r5]
 800ca26:	604b      	str	r3, [r1, #4]
 800ca28:	4630      	mov	r0, r6
 800ca2a:	f000 f82f 	bl	800ca8c <__malloc_unlock>
 800ca2e:	f104 000b 	add.w	r0, r4, #11
 800ca32:	1d23      	adds	r3, r4, #4
 800ca34:	f020 0007 	bic.w	r0, r0, #7
 800ca38:	1ac2      	subs	r2, r0, r3
 800ca3a:	bf1c      	itt	ne
 800ca3c:	1a1b      	subne	r3, r3, r0
 800ca3e:	50a3      	strne	r3, [r4, r2]
 800ca40:	e7af      	b.n	800c9a2 <_malloc_r+0x22>
 800ca42:	6862      	ldr	r2, [r4, #4]
 800ca44:	42a3      	cmp	r3, r4
 800ca46:	bf0c      	ite	eq
 800ca48:	f8c8 2000 	streq.w	r2, [r8]
 800ca4c:	605a      	strne	r2, [r3, #4]
 800ca4e:	e7eb      	b.n	800ca28 <_malloc_r+0xa8>
 800ca50:	4623      	mov	r3, r4
 800ca52:	6864      	ldr	r4, [r4, #4]
 800ca54:	e7ae      	b.n	800c9b4 <_malloc_r+0x34>
 800ca56:	463c      	mov	r4, r7
 800ca58:	687f      	ldr	r7, [r7, #4]
 800ca5a:	e7b6      	b.n	800c9ca <_malloc_r+0x4a>
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	685b      	ldr	r3, [r3, #4]
 800ca60:	42a3      	cmp	r3, r4
 800ca62:	d1fb      	bne.n	800ca5c <_malloc_r+0xdc>
 800ca64:	2300      	movs	r3, #0
 800ca66:	6053      	str	r3, [r2, #4]
 800ca68:	e7de      	b.n	800ca28 <_malloc_r+0xa8>
 800ca6a:	230c      	movs	r3, #12
 800ca6c:	6033      	str	r3, [r6, #0]
 800ca6e:	4630      	mov	r0, r6
 800ca70:	f000 f80c 	bl	800ca8c <__malloc_unlock>
 800ca74:	e794      	b.n	800c9a0 <_malloc_r+0x20>
 800ca76:	6005      	str	r5, [r0, #0]
 800ca78:	e7d6      	b.n	800ca28 <_malloc_r+0xa8>
 800ca7a:	bf00      	nop
 800ca7c:	2000226c 	.word	0x2000226c

0800ca80 <__malloc_lock>:
 800ca80:	4801      	ldr	r0, [pc, #4]	@ (800ca88 <__malloc_lock+0x8>)
 800ca82:	f7ff b89c 	b.w	800bbbe <__retarget_lock_acquire_recursive>
 800ca86:	bf00      	nop
 800ca88:	20002264 	.word	0x20002264

0800ca8c <__malloc_unlock>:
 800ca8c:	4801      	ldr	r0, [pc, #4]	@ (800ca94 <__malloc_unlock+0x8>)
 800ca8e:	f7ff b897 	b.w	800bbc0 <__retarget_lock_release_recursive>
 800ca92:	bf00      	nop
 800ca94:	20002264 	.word	0x20002264

0800ca98 <_Balloc>:
 800ca98:	b570      	push	{r4, r5, r6, lr}
 800ca9a:	69c6      	ldr	r6, [r0, #28]
 800ca9c:	4604      	mov	r4, r0
 800ca9e:	460d      	mov	r5, r1
 800caa0:	b976      	cbnz	r6, 800cac0 <_Balloc+0x28>
 800caa2:	2010      	movs	r0, #16
 800caa4:	f7ff ff42 	bl	800c92c <malloc>
 800caa8:	4602      	mov	r2, r0
 800caaa:	61e0      	str	r0, [r4, #28]
 800caac:	b920      	cbnz	r0, 800cab8 <_Balloc+0x20>
 800caae:	4b18      	ldr	r3, [pc, #96]	@ (800cb10 <_Balloc+0x78>)
 800cab0:	4818      	ldr	r0, [pc, #96]	@ (800cb14 <_Balloc+0x7c>)
 800cab2:	216b      	movs	r1, #107	@ 0x6b
 800cab4:	f000 fda0 	bl	800d5f8 <__assert_func>
 800cab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cabc:	6006      	str	r6, [r0, #0]
 800cabe:	60c6      	str	r6, [r0, #12]
 800cac0:	69e6      	ldr	r6, [r4, #28]
 800cac2:	68f3      	ldr	r3, [r6, #12]
 800cac4:	b183      	cbz	r3, 800cae8 <_Balloc+0x50>
 800cac6:	69e3      	ldr	r3, [r4, #28]
 800cac8:	68db      	ldr	r3, [r3, #12]
 800caca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cace:	b9b8      	cbnz	r0, 800cb00 <_Balloc+0x68>
 800cad0:	2101      	movs	r1, #1
 800cad2:	fa01 f605 	lsl.w	r6, r1, r5
 800cad6:	1d72      	adds	r2, r6, #5
 800cad8:	0092      	lsls	r2, r2, #2
 800cada:	4620      	mov	r0, r4
 800cadc:	f000 fdaa 	bl	800d634 <_calloc_r>
 800cae0:	b160      	cbz	r0, 800cafc <_Balloc+0x64>
 800cae2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cae6:	e00e      	b.n	800cb06 <_Balloc+0x6e>
 800cae8:	2221      	movs	r2, #33	@ 0x21
 800caea:	2104      	movs	r1, #4
 800caec:	4620      	mov	r0, r4
 800caee:	f000 fda1 	bl	800d634 <_calloc_r>
 800caf2:	69e3      	ldr	r3, [r4, #28]
 800caf4:	60f0      	str	r0, [r6, #12]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d1e4      	bne.n	800cac6 <_Balloc+0x2e>
 800cafc:	2000      	movs	r0, #0
 800cafe:	bd70      	pop	{r4, r5, r6, pc}
 800cb00:	6802      	ldr	r2, [r0, #0]
 800cb02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb06:	2300      	movs	r3, #0
 800cb08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb0c:	e7f7      	b.n	800cafe <_Balloc+0x66>
 800cb0e:	bf00      	nop
 800cb10:	0800f3e5 	.word	0x0800f3e5
 800cb14:	0800f465 	.word	0x0800f465

0800cb18 <_Bfree>:
 800cb18:	b570      	push	{r4, r5, r6, lr}
 800cb1a:	69c6      	ldr	r6, [r0, #28]
 800cb1c:	4605      	mov	r5, r0
 800cb1e:	460c      	mov	r4, r1
 800cb20:	b976      	cbnz	r6, 800cb40 <_Bfree+0x28>
 800cb22:	2010      	movs	r0, #16
 800cb24:	f7ff ff02 	bl	800c92c <malloc>
 800cb28:	4602      	mov	r2, r0
 800cb2a:	61e8      	str	r0, [r5, #28]
 800cb2c:	b920      	cbnz	r0, 800cb38 <_Bfree+0x20>
 800cb2e:	4b09      	ldr	r3, [pc, #36]	@ (800cb54 <_Bfree+0x3c>)
 800cb30:	4809      	ldr	r0, [pc, #36]	@ (800cb58 <_Bfree+0x40>)
 800cb32:	218f      	movs	r1, #143	@ 0x8f
 800cb34:	f000 fd60 	bl	800d5f8 <__assert_func>
 800cb38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb3c:	6006      	str	r6, [r0, #0]
 800cb3e:	60c6      	str	r6, [r0, #12]
 800cb40:	b13c      	cbz	r4, 800cb52 <_Bfree+0x3a>
 800cb42:	69eb      	ldr	r3, [r5, #28]
 800cb44:	6862      	ldr	r2, [r4, #4]
 800cb46:	68db      	ldr	r3, [r3, #12]
 800cb48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cb4c:	6021      	str	r1, [r4, #0]
 800cb4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cb52:	bd70      	pop	{r4, r5, r6, pc}
 800cb54:	0800f3e5 	.word	0x0800f3e5
 800cb58:	0800f465 	.word	0x0800f465

0800cb5c <__multadd>:
 800cb5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb60:	690d      	ldr	r5, [r1, #16]
 800cb62:	4607      	mov	r7, r0
 800cb64:	460c      	mov	r4, r1
 800cb66:	461e      	mov	r6, r3
 800cb68:	f101 0c14 	add.w	ip, r1, #20
 800cb6c:	2000      	movs	r0, #0
 800cb6e:	f8dc 3000 	ldr.w	r3, [ip]
 800cb72:	b299      	uxth	r1, r3
 800cb74:	fb02 6101 	mla	r1, r2, r1, r6
 800cb78:	0c1e      	lsrs	r6, r3, #16
 800cb7a:	0c0b      	lsrs	r3, r1, #16
 800cb7c:	fb02 3306 	mla	r3, r2, r6, r3
 800cb80:	b289      	uxth	r1, r1
 800cb82:	3001      	adds	r0, #1
 800cb84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cb88:	4285      	cmp	r5, r0
 800cb8a:	f84c 1b04 	str.w	r1, [ip], #4
 800cb8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cb92:	dcec      	bgt.n	800cb6e <__multadd+0x12>
 800cb94:	b30e      	cbz	r6, 800cbda <__multadd+0x7e>
 800cb96:	68a3      	ldr	r3, [r4, #8]
 800cb98:	42ab      	cmp	r3, r5
 800cb9a:	dc19      	bgt.n	800cbd0 <__multadd+0x74>
 800cb9c:	6861      	ldr	r1, [r4, #4]
 800cb9e:	4638      	mov	r0, r7
 800cba0:	3101      	adds	r1, #1
 800cba2:	f7ff ff79 	bl	800ca98 <_Balloc>
 800cba6:	4680      	mov	r8, r0
 800cba8:	b928      	cbnz	r0, 800cbb6 <__multadd+0x5a>
 800cbaa:	4602      	mov	r2, r0
 800cbac:	4b0c      	ldr	r3, [pc, #48]	@ (800cbe0 <__multadd+0x84>)
 800cbae:	480d      	ldr	r0, [pc, #52]	@ (800cbe4 <__multadd+0x88>)
 800cbb0:	21ba      	movs	r1, #186	@ 0xba
 800cbb2:	f000 fd21 	bl	800d5f8 <__assert_func>
 800cbb6:	6922      	ldr	r2, [r4, #16]
 800cbb8:	3202      	adds	r2, #2
 800cbba:	f104 010c 	add.w	r1, r4, #12
 800cbbe:	0092      	lsls	r2, r2, #2
 800cbc0:	300c      	adds	r0, #12
 800cbc2:	f7fe fffe 	bl	800bbc2 <memcpy>
 800cbc6:	4621      	mov	r1, r4
 800cbc8:	4638      	mov	r0, r7
 800cbca:	f7ff ffa5 	bl	800cb18 <_Bfree>
 800cbce:	4644      	mov	r4, r8
 800cbd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cbd4:	3501      	adds	r5, #1
 800cbd6:	615e      	str	r6, [r3, #20]
 800cbd8:	6125      	str	r5, [r4, #16]
 800cbda:	4620      	mov	r0, r4
 800cbdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbe0:	0800f454 	.word	0x0800f454
 800cbe4:	0800f465 	.word	0x0800f465

0800cbe8 <__hi0bits>:
 800cbe8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cbec:	4603      	mov	r3, r0
 800cbee:	bf36      	itet	cc
 800cbf0:	0403      	lslcc	r3, r0, #16
 800cbf2:	2000      	movcs	r0, #0
 800cbf4:	2010      	movcc	r0, #16
 800cbf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbfa:	bf3c      	itt	cc
 800cbfc:	021b      	lslcc	r3, r3, #8
 800cbfe:	3008      	addcc	r0, #8
 800cc00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc04:	bf3c      	itt	cc
 800cc06:	011b      	lslcc	r3, r3, #4
 800cc08:	3004      	addcc	r0, #4
 800cc0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc0e:	bf3c      	itt	cc
 800cc10:	009b      	lslcc	r3, r3, #2
 800cc12:	3002      	addcc	r0, #2
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	db05      	blt.n	800cc24 <__hi0bits+0x3c>
 800cc18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cc1c:	f100 0001 	add.w	r0, r0, #1
 800cc20:	bf08      	it	eq
 800cc22:	2020      	moveq	r0, #32
 800cc24:	4770      	bx	lr

0800cc26 <__lo0bits>:
 800cc26:	6803      	ldr	r3, [r0, #0]
 800cc28:	4602      	mov	r2, r0
 800cc2a:	f013 0007 	ands.w	r0, r3, #7
 800cc2e:	d00b      	beq.n	800cc48 <__lo0bits+0x22>
 800cc30:	07d9      	lsls	r1, r3, #31
 800cc32:	d421      	bmi.n	800cc78 <__lo0bits+0x52>
 800cc34:	0798      	lsls	r0, r3, #30
 800cc36:	bf49      	itett	mi
 800cc38:	085b      	lsrmi	r3, r3, #1
 800cc3a:	089b      	lsrpl	r3, r3, #2
 800cc3c:	2001      	movmi	r0, #1
 800cc3e:	6013      	strmi	r3, [r2, #0]
 800cc40:	bf5c      	itt	pl
 800cc42:	6013      	strpl	r3, [r2, #0]
 800cc44:	2002      	movpl	r0, #2
 800cc46:	4770      	bx	lr
 800cc48:	b299      	uxth	r1, r3
 800cc4a:	b909      	cbnz	r1, 800cc50 <__lo0bits+0x2a>
 800cc4c:	0c1b      	lsrs	r3, r3, #16
 800cc4e:	2010      	movs	r0, #16
 800cc50:	b2d9      	uxtb	r1, r3
 800cc52:	b909      	cbnz	r1, 800cc58 <__lo0bits+0x32>
 800cc54:	3008      	adds	r0, #8
 800cc56:	0a1b      	lsrs	r3, r3, #8
 800cc58:	0719      	lsls	r1, r3, #28
 800cc5a:	bf04      	itt	eq
 800cc5c:	091b      	lsreq	r3, r3, #4
 800cc5e:	3004      	addeq	r0, #4
 800cc60:	0799      	lsls	r1, r3, #30
 800cc62:	bf04      	itt	eq
 800cc64:	089b      	lsreq	r3, r3, #2
 800cc66:	3002      	addeq	r0, #2
 800cc68:	07d9      	lsls	r1, r3, #31
 800cc6a:	d403      	bmi.n	800cc74 <__lo0bits+0x4e>
 800cc6c:	085b      	lsrs	r3, r3, #1
 800cc6e:	f100 0001 	add.w	r0, r0, #1
 800cc72:	d003      	beq.n	800cc7c <__lo0bits+0x56>
 800cc74:	6013      	str	r3, [r2, #0]
 800cc76:	4770      	bx	lr
 800cc78:	2000      	movs	r0, #0
 800cc7a:	4770      	bx	lr
 800cc7c:	2020      	movs	r0, #32
 800cc7e:	4770      	bx	lr

0800cc80 <__i2b>:
 800cc80:	b510      	push	{r4, lr}
 800cc82:	460c      	mov	r4, r1
 800cc84:	2101      	movs	r1, #1
 800cc86:	f7ff ff07 	bl	800ca98 <_Balloc>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	b928      	cbnz	r0, 800cc9a <__i2b+0x1a>
 800cc8e:	4b05      	ldr	r3, [pc, #20]	@ (800cca4 <__i2b+0x24>)
 800cc90:	4805      	ldr	r0, [pc, #20]	@ (800cca8 <__i2b+0x28>)
 800cc92:	f240 1145 	movw	r1, #325	@ 0x145
 800cc96:	f000 fcaf 	bl	800d5f8 <__assert_func>
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	6144      	str	r4, [r0, #20]
 800cc9e:	6103      	str	r3, [r0, #16]
 800cca0:	bd10      	pop	{r4, pc}
 800cca2:	bf00      	nop
 800cca4:	0800f454 	.word	0x0800f454
 800cca8:	0800f465 	.word	0x0800f465

0800ccac <__multiply>:
 800ccac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb0:	4614      	mov	r4, r2
 800ccb2:	690a      	ldr	r2, [r1, #16]
 800ccb4:	6923      	ldr	r3, [r4, #16]
 800ccb6:	429a      	cmp	r2, r3
 800ccb8:	bfa8      	it	ge
 800ccba:	4623      	movge	r3, r4
 800ccbc:	460f      	mov	r7, r1
 800ccbe:	bfa4      	itt	ge
 800ccc0:	460c      	movge	r4, r1
 800ccc2:	461f      	movge	r7, r3
 800ccc4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ccc8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cccc:	68a3      	ldr	r3, [r4, #8]
 800ccce:	6861      	ldr	r1, [r4, #4]
 800ccd0:	eb0a 0609 	add.w	r6, sl, r9
 800ccd4:	42b3      	cmp	r3, r6
 800ccd6:	b085      	sub	sp, #20
 800ccd8:	bfb8      	it	lt
 800ccda:	3101      	addlt	r1, #1
 800ccdc:	f7ff fedc 	bl	800ca98 <_Balloc>
 800cce0:	b930      	cbnz	r0, 800ccf0 <__multiply+0x44>
 800cce2:	4602      	mov	r2, r0
 800cce4:	4b44      	ldr	r3, [pc, #272]	@ (800cdf8 <__multiply+0x14c>)
 800cce6:	4845      	ldr	r0, [pc, #276]	@ (800cdfc <__multiply+0x150>)
 800cce8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ccec:	f000 fc84 	bl	800d5f8 <__assert_func>
 800ccf0:	f100 0514 	add.w	r5, r0, #20
 800ccf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ccf8:	462b      	mov	r3, r5
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	4543      	cmp	r3, r8
 800ccfe:	d321      	bcc.n	800cd44 <__multiply+0x98>
 800cd00:	f107 0114 	add.w	r1, r7, #20
 800cd04:	f104 0214 	add.w	r2, r4, #20
 800cd08:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800cd0c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cd10:	9302      	str	r3, [sp, #8]
 800cd12:	1b13      	subs	r3, r2, r4
 800cd14:	3b15      	subs	r3, #21
 800cd16:	f023 0303 	bic.w	r3, r3, #3
 800cd1a:	3304      	adds	r3, #4
 800cd1c:	f104 0715 	add.w	r7, r4, #21
 800cd20:	42ba      	cmp	r2, r7
 800cd22:	bf38      	it	cc
 800cd24:	2304      	movcc	r3, #4
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	9b02      	ldr	r3, [sp, #8]
 800cd2a:	9103      	str	r1, [sp, #12]
 800cd2c:	428b      	cmp	r3, r1
 800cd2e:	d80c      	bhi.n	800cd4a <__multiply+0x9e>
 800cd30:	2e00      	cmp	r6, #0
 800cd32:	dd03      	ble.n	800cd3c <__multiply+0x90>
 800cd34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d05b      	beq.n	800cdf4 <__multiply+0x148>
 800cd3c:	6106      	str	r6, [r0, #16]
 800cd3e:	b005      	add	sp, #20
 800cd40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd44:	f843 2b04 	str.w	r2, [r3], #4
 800cd48:	e7d8      	b.n	800ccfc <__multiply+0x50>
 800cd4a:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd4e:	f1ba 0f00 	cmp.w	sl, #0
 800cd52:	d024      	beq.n	800cd9e <__multiply+0xf2>
 800cd54:	f104 0e14 	add.w	lr, r4, #20
 800cd58:	46a9      	mov	r9, r5
 800cd5a:	f04f 0c00 	mov.w	ip, #0
 800cd5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd62:	f8d9 3000 	ldr.w	r3, [r9]
 800cd66:	fa1f fb87 	uxth.w	fp, r7
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd70:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cd74:	f8d9 7000 	ldr.w	r7, [r9]
 800cd78:	4463      	add	r3, ip
 800cd7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd7e:	fb0a c70b 	mla	r7, sl, fp, ip
 800cd82:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cd86:	b29b      	uxth	r3, r3
 800cd88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cd8c:	4572      	cmp	r2, lr
 800cd8e:	f849 3b04 	str.w	r3, [r9], #4
 800cd92:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd96:	d8e2      	bhi.n	800cd5e <__multiply+0xb2>
 800cd98:	9b01      	ldr	r3, [sp, #4]
 800cd9a:	f845 c003 	str.w	ip, [r5, r3]
 800cd9e:	9b03      	ldr	r3, [sp, #12]
 800cda0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cda4:	3104      	adds	r1, #4
 800cda6:	f1b9 0f00 	cmp.w	r9, #0
 800cdaa:	d021      	beq.n	800cdf0 <__multiply+0x144>
 800cdac:	682b      	ldr	r3, [r5, #0]
 800cdae:	f104 0c14 	add.w	ip, r4, #20
 800cdb2:	46ae      	mov	lr, r5
 800cdb4:	f04f 0a00 	mov.w	sl, #0
 800cdb8:	f8bc b000 	ldrh.w	fp, [ip]
 800cdbc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cdc0:	fb09 770b 	mla	r7, r9, fp, r7
 800cdc4:	4457      	add	r7, sl
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cdcc:	f84e 3b04 	str.w	r3, [lr], #4
 800cdd0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cdd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdd8:	f8be 3000 	ldrh.w	r3, [lr]
 800cddc:	fb09 330a 	mla	r3, r9, sl, r3
 800cde0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cde4:	4562      	cmp	r2, ip
 800cde6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdea:	d8e5      	bhi.n	800cdb8 <__multiply+0x10c>
 800cdec:	9f01      	ldr	r7, [sp, #4]
 800cdee:	51eb      	str	r3, [r5, r7]
 800cdf0:	3504      	adds	r5, #4
 800cdf2:	e799      	b.n	800cd28 <__multiply+0x7c>
 800cdf4:	3e01      	subs	r6, #1
 800cdf6:	e79b      	b.n	800cd30 <__multiply+0x84>
 800cdf8:	0800f454 	.word	0x0800f454
 800cdfc:	0800f465 	.word	0x0800f465

0800ce00 <__pow5mult>:
 800ce00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce04:	4615      	mov	r5, r2
 800ce06:	f012 0203 	ands.w	r2, r2, #3
 800ce0a:	4607      	mov	r7, r0
 800ce0c:	460e      	mov	r6, r1
 800ce0e:	d007      	beq.n	800ce20 <__pow5mult+0x20>
 800ce10:	4c25      	ldr	r4, [pc, #148]	@ (800cea8 <__pow5mult+0xa8>)
 800ce12:	3a01      	subs	r2, #1
 800ce14:	2300      	movs	r3, #0
 800ce16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ce1a:	f7ff fe9f 	bl	800cb5c <__multadd>
 800ce1e:	4606      	mov	r6, r0
 800ce20:	10ad      	asrs	r5, r5, #2
 800ce22:	d03d      	beq.n	800cea0 <__pow5mult+0xa0>
 800ce24:	69fc      	ldr	r4, [r7, #28]
 800ce26:	b97c      	cbnz	r4, 800ce48 <__pow5mult+0x48>
 800ce28:	2010      	movs	r0, #16
 800ce2a:	f7ff fd7f 	bl	800c92c <malloc>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	61f8      	str	r0, [r7, #28]
 800ce32:	b928      	cbnz	r0, 800ce40 <__pow5mult+0x40>
 800ce34:	4b1d      	ldr	r3, [pc, #116]	@ (800ceac <__pow5mult+0xac>)
 800ce36:	481e      	ldr	r0, [pc, #120]	@ (800ceb0 <__pow5mult+0xb0>)
 800ce38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ce3c:	f000 fbdc 	bl	800d5f8 <__assert_func>
 800ce40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce44:	6004      	str	r4, [r0, #0]
 800ce46:	60c4      	str	r4, [r0, #12]
 800ce48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce50:	b94c      	cbnz	r4, 800ce66 <__pow5mult+0x66>
 800ce52:	f240 2171 	movw	r1, #625	@ 0x271
 800ce56:	4638      	mov	r0, r7
 800ce58:	f7ff ff12 	bl	800cc80 <__i2b>
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce62:	4604      	mov	r4, r0
 800ce64:	6003      	str	r3, [r0, #0]
 800ce66:	f04f 0900 	mov.w	r9, #0
 800ce6a:	07eb      	lsls	r3, r5, #31
 800ce6c:	d50a      	bpl.n	800ce84 <__pow5mult+0x84>
 800ce6e:	4631      	mov	r1, r6
 800ce70:	4622      	mov	r2, r4
 800ce72:	4638      	mov	r0, r7
 800ce74:	f7ff ff1a 	bl	800ccac <__multiply>
 800ce78:	4631      	mov	r1, r6
 800ce7a:	4680      	mov	r8, r0
 800ce7c:	4638      	mov	r0, r7
 800ce7e:	f7ff fe4b 	bl	800cb18 <_Bfree>
 800ce82:	4646      	mov	r6, r8
 800ce84:	106d      	asrs	r5, r5, #1
 800ce86:	d00b      	beq.n	800cea0 <__pow5mult+0xa0>
 800ce88:	6820      	ldr	r0, [r4, #0]
 800ce8a:	b938      	cbnz	r0, 800ce9c <__pow5mult+0x9c>
 800ce8c:	4622      	mov	r2, r4
 800ce8e:	4621      	mov	r1, r4
 800ce90:	4638      	mov	r0, r7
 800ce92:	f7ff ff0b 	bl	800ccac <__multiply>
 800ce96:	6020      	str	r0, [r4, #0]
 800ce98:	f8c0 9000 	str.w	r9, [r0]
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	e7e4      	b.n	800ce6a <__pow5mult+0x6a>
 800cea0:	4630      	mov	r0, r6
 800cea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cea6:	bf00      	nop
 800cea8:	0800f4c0 	.word	0x0800f4c0
 800ceac:	0800f3e5 	.word	0x0800f3e5
 800ceb0:	0800f465 	.word	0x0800f465

0800ceb4 <__lshift>:
 800ceb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ceb8:	460c      	mov	r4, r1
 800ceba:	6849      	ldr	r1, [r1, #4]
 800cebc:	6923      	ldr	r3, [r4, #16]
 800cebe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cec2:	68a3      	ldr	r3, [r4, #8]
 800cec4:	4607      	mov	r7, r0
 800cec6:	4691      	mov	r9, r2
 800cec8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cecc:	f108 0601 	add.w	r6, r8, #1
 800ced0:	42b3      	cmp	r3, r6
 800ced2:	db0b      	blt.n	800ceec <__lshift+0x38>
 800ced4:	4638      	mov	r0, r7
 800ced6:	f7ff fddf 	bl	800ca98 <_Balloc>
 800ceda:	4605      	mov	r5, r0
 800cedc:	b948      	cbnz	r0, 800cef2 <__lshift+0x3e>
 800cede:	4602      	mov	r2, r0
 800cee0:	4b28      	ldr	r3, [pc, #160]	@ (800cf84 <__lshift+0xd0>)
 800cee2:	4829      	ldr	r0, [pc, #164]	@ (800cf88 <__lshift+0xd4>)
 800cee4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cee8:	f000 fb86 	bl	800d5f8 <__assert_func>
 800ceec:	3101      	adds	r1, #1
 800ceee:	005b      	lsls	r3, r3, #1
 800cef0:	e7ee      	b.n	800ced0 <__lshift+0x1c>
 800cef2:	2300      	movs	r3, #0
 800cef4:	f100 0114 	add.w	r1, r0, #20
 800cef8:	f100 0210 	add.w	r2, r0, #16
 800cefc:	4618      	mov	r0, r3
 800cefe:	4553      	cmp	r3, sl
 800cf00:	db33      	blt.n	800cf6a <__lshift+0xb6>
 800cf02:	6920      	ldr	r0, [r4, #16]
 800cf04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cf08:	f104 0314 	add.w	r3, r4, #20
 800cf0c:	f019 091f 	ands.w	r9, r9, #31
 800cf10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cf18:	d02b      	beq.n	800cf72 <__lshift+0xbe>
 800cf1a:	f1c9 0e20 	rsb	lr, r9, #32
 800cf1e:	468a      	mov	sl, r1
 800cf20:	2200      	movs	r2, #0
 800cf22:	6818      	ldr	r0, [r3, #0]
 800cf24:	fa00 f009 	lsl.w	r0, r0, r9
 800cf28:	4310      	orrs	r0, r2
 800cf2a:	f84a 0b04 	str.w	r0, [sl], #4
 800cf2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf32:	459c      	cmp	ip, r3
 800cf34:	fa22 f20e 	lsr.w	r2, r2, lr
 800cf38:	d8f3      	bhi.n	800cf22 <__lshift+0x6e>
 800cf3a:	ebac 0304 	sub.w	r3, ip, r4
 800cf3e:	3b15      	subs	r3, #21
 800cf40:	f023 0303 	bic.w	r3, r3, #3
 800cf44:	3304      	adds	r3, #4
 800cf46:	f104 0015 	add.w	r0, r4, #21
 800cf4a:	4584      	cmp	ip, r0
 800cf4c:	bf38      	it	cc
 800cf4e:	2304      	movcc	r3, #4
 800cf50:	50ca      	str	r2, [r1, r3]
 800cf52:	b10a      	cbz	r2, 800cf58 <__lshift+0xa4>
 800cf54:	f108 0602 	add.w	r6, r8, #2
 800cf58:	3e01      	subs	r6, #1
 800cf5a:	4638      	mov	r0, r7
 800cf5c:	612e      	str	r6, [r5, #16]
 800cf5e:	4621      	mov	r1, r4
 800cf60:	f7ff fdda 	bl	800cb18 <_Bfree>
 800cf64:	4628      	mov	r0, r5
 800cf66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf6a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf6e:	3301      	adds	r3, #1
 800cf70:	e7c5      	b.n	800cefe <__lshift+0x4a>
 800cf72:	3904      	subs	r1, #4
 800cf74:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf78:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf7c:	459c      	cmp	ip, r3
 800cf7e:	d8f9      	bhi.n	800cf74 <__lshift+0xc0>
 800cf80:	e7ea      	b.n	800cf58 <__lshift+0xa4>
 800cf82:	bf00      	nop
 800cf84:	0800f454 	.word	0x0800f454
 800cf88:	0800f465 	.word	0x0800f465

0800cf8c <__mcmp>:
 800cf8c:	690a      	ldr	r2, [r1, #16]
 800cf8e:	4603      	mov	r3, r0
 800cf90:	6900      	ldr	r0, [r0, #16]
 800cf92:	1a80      	subs	r0, r0, r2
 800cf94:	b530      	push	{r4, r5, lr}
 800cf96:	d10e      	bne.n	800cfb6 <__mcmp+0x2a>
 800cf98:	3314      	adds	r3, #20
 800cf9a:	3114      	adds	r1, #20
 800cf9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cfa0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cfa4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cfa8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cfac:	4295      	cmp	r5, r2
 800cfae:	d003      	beq.n	800cfb8 <__mcmp+0x2c>
 800cfb0:	d205      	bcs.n	800cfbe <__mcmp+0x32>
 800cfb2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfb6:	bd30      	pop	{r4, r5, pc}
 800cfb8:	42a3      	cmp	r3, r4
 800cfba:	d3f3      	bcc.n	800cfa4 <__mcmp+0x18>
 800cfbc:	e7fb      	b.n	800cfb6 <__mcmp+0x2a>
 800cfbe:	2001      	movs	r0, #1
 800cfc0:	e7f9      	b.n	800cfb6 <__mcmp+0x2a>
	...

0800cfc4 <__mdiff>:
 800cfc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc8:	4689      	mov	r9, r1
 800cfca:	4606      	mov	r6, r0
 800cfcc:	4611      	mov	r1, r2
 800cfce:	4648      	mov	r0, r9
 800cfd0:	4614      	mov	r4, r2
 800cfd2:	f7ff ffdb 	bl	800cf8c <__mcmp>
 800cfd6:	1e05      	subs	r5, r0, #0
 800cfd8:	d112      	bne.n	800d000 <__mdiff+0x3c>
 800cfda:	4629      	mov	r1, r5
 800cfdc:	4630      	mov	r0, r6
 800cfde:	f7ff fd5b 	bl	800ca98 <_Balloc>
 800cfe2:	4602      	mov	r2, r0
 800cfe4:	b928      	cbnz	r0, 800cff2 <__mdiff+0x2e>
 800cfe6:	4b3f      	ldr	r3, [pc, #252]	@ (800d0e4 <__mdiff+0x120>)
 800cfe8:	f240 2137 	movw	r1, #567	@ 0x237
 800cfec:	483e      	ldr	r0, [pc, #248]	@ (800d0e8 <__mdiff+0x124>)
 800cfee:	f000 fb03 	bl	800d5f8 <__assert_func>
 800cff2:	2301      	movs	r3, #1
 800cff4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cff8:	4610      	mov	r0, r2
 800cffa:	b003      	add	sp, #12
 800cffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d000:	bfbc      	itt	lt
 800d002:	464b      	movlt	r3, r9
 800d004:	46a1      	movlt	r9, r4
 800d006:	4630      	mov	r0, r6
 800d008:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d00c:	bfba      	itte	lt
 800d00e:	461c      	movlt	r4, r3
 800d010:	2501      	movlt	r5, #1
 800d012:	2500      	movge	r5, #0
 800d014:	f7ff fd40 	bl	800ca98 <_Balloc>
 800d018:	4602      	mov	r2, r0
 800d01a:	b918      	cbnz	r0, 800d024 <__mdiff+0x60>
 800d01c:	4b31      	ldr	r3, [pc, #196]	@ (800d0e4 <__mdiff+0x120>)
 800d01e:	f240 2145 	movw	r1, #581	@ 0x245
 800d022:	e7e3      	b.n	800cfec <__mdiff+0x28>
 800d024:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d028:	6926      	ldr	r6, [r4, #16]
 800d02a:	60c5      	str	r5, [r0, #12]
 800d02c:	f109 0310 	add.w	r3, r9, #16
 800d030:	f109 0514 	add.w	r5, r9, #20
 800d034:	f104 0e14 	add.w	lr, r4, #20
 800d038:	f100 0b14 	add.w	fp, r0, #20
 800d03c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d040:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d044:	9301      	str	r3, [sp, #4]
 800d046:	46d9      	mov	r9, fp
 800d048:	f04f 0c00 	mov.w	ip, #0
 800d04c:	9b01      	ldr	r3, [sp, #4]
 800d04e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d052:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d056:	9301      	str	r3, [sp, #4]
 800d058:	fa1f f38a 	uxth.w	r3, sl
 800d05c:	4619      	mov	r1, r3
 800d05e:	b283      	uxth	r3, r0
 800d060:	1acb      	subs	r3, r1, r3
 800d062:	0c00      	lsrs	r0, r0, #16
 800d064:	4463      	add	r3, ip
 800d066:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d06a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d06e:	b29b      	uxth	r3, r3
 800d070:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d074:	4576      	cmp	r6, lr
 800d076:	f849 3b04 	str.w	r3, [r9], #4
 800d07a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d07e:	d8e5      	bhi.n	800d04c <__mdiff+0x88>
 800d080:	1b33      	subs	r3, r6, r4
 800d082:	3b15      	subs	r3, #21
 800d084:	f023 0303 	bic.w	r3, r3, #3
 800d088:	3415      	adds	r4, #21
 800d08a:	3304      	adds	r3, #4
 800d08c:	42a6      	cmp	r6, r4
 800d08e:	bf38      	it	cc
 800d090:	2304      	movcc	r3, #4
 800d092:	441d      	add	r5, r3
 800d094:	445b      	add	r3, fp
 800d096:	461e      	mov	r6, r3
 800d098:	462c      	mov	r4, r5
 800d09a:	4544      	cmp	r4, r8
 800d09c:	d30e      	bcc.n	800d0bc <__mdiff+0xf8>
 800d09e:	f108 0103 	add.w	r1, r8, #3
 800d0a2:	1b49      	subs	r1, r1, r5
 800d0a4:	f021 0103 	bic.w	r1, r1, #3
 800d0a8:	3d03      	subs	r5, #3
 800d0aa:	45a8      	cmp	r8, r5
 800d0ac:	bf38      	it	cc
 800d0ae:	2100      	movcc	r1, #0
 800d0b0:	440b      	add	r3, r1
 800d0b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d0b6:	b191      	cbz	r1, 800d0de <__mdiff+0x11a>
 800d0b8:	6117      	str	r7, [r2, #16]
 800d0ba:	e79d      	b.n	800cff8 <__mdiff+0x34>
 800d0bc:	f854 1b04 	ldr.w	r1, [r4], #4
 800d0c0:	46e6      	mov	lr, ip
 800d0c2:	0c08      	lsrs	r0, r1, #16
 800d0c4:	fa1c fc81 	uxtah	ip, ip, r1
 800d0c8:	4471      	add	r1, lr
 800d0ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d0ce:	b289      	uxth	r1, r1
 800d0d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d0d4:	f846 1b04 	str.w	r1, [r6], #4
 800d0d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d0dc:	e7dd      	b.n	800d09a <__mdiff+0xd6>
 800d0de:	3f01      	subs	r7, #1
 800d0e0:	e7e7      	b.n	800d0b2 <__mdiff+0xee>
 800d0e2:	bf00      	nop
 800d0e4:	0800f454 	.word	0x0800f454
 800d0e8:	0800f465 	.word	0x0800f465

0800d0ec <__d2b>:
 800d0ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d0f0:	460f      	mov	r7, r1
 800d0f2:	2101      	movs	r1, #1
 800d0f4:	ec59 8b10 	vmov	r8, r9, d0
 800d0f8:	4616      	mov	r6, r2
 800d0fa:	f7ff fccd 	bl	800ca98 <_Balloc>
 800d0fe:	4604      	mov	r4, r0
 800d100:	b930      	cbnz	r0, 800d110 <__d2b+0x24>
 800d102:	4602      	mov	r2, r0
 800d104:	4b23      	ldr	r3, [pc, #140]	@ (800d194 <__d2b+0xa8>)
 800d106:	4824      	ldr	r0, [pc, #144]	@ (800d198 <__d2b+0xac>)
 800d108:	f240 310f 	movw	r1, #783	@ 0x30f
 800d10c:	f000 fa74 	bl	800d5f8 <__assert_func>
 800d110:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d114:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d118:	b10d      	cbz	r5, 800d11e <__d2b+0x32>
 800d11a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d11e:	9301      	str	r3, [sp, #4]
 800d120:	f1b8 0300 	subs.w	r3, r8, #0
 800d124:	d023      	beq.n	800d16e <__d2b+0x82>
 800d126:	4668      	mov	r0, sp
 800d128:	9300      	str	r3, [sp, #0]
 800d12a:	f7ff fd7c 	bl	800cc26 <__lo0bits>
 800d12e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d132:	b1d0      	cbz	r0, 800d16a <__d2b+0x7e>
 800d134:	f1c0 0320 	rsb	r3, r0, #32
 800d138:	fa02 f303 	lsl.w	r3, r2, r3
 800d13c:	430b      	orrs	r3, r1
 800d13e:	40c2      	lsrs	r2, r0
 800d140:	6163      	str	r3, [r4, #20]
 800d142:	9201      	str	r2, [sp, #4]
 800d144:	9b01      	ldr	r3, [sp, #4]
 800d146:	61a3      	str	r3, [r4, #24]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	bf0c      	ite	eq
 800d14c:	2201      	moveq	r2, #1
 800d14e:	2202      	movne	r2, #2
 800d150:	6122      	str	r2, [r4, #16]
 800d152:	b1a5      	cbz	r5, 800d17e <__d2b+0x92>
 800d154:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d158:	4405      	add	r5, r0
 800d15a:	603d      	str	r5, [r7, #0]
 800d15c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d160:	6030      	str	r0, [r6, #0]
 800d162:	4620      	mov	r0, r4
 800d164:	b003      	add	sp, #12
 800d166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d16a:	6161      	str	r1, [r4, #20]
 800d16c:	e7ea      	b.n	800d144 <__d2b+0x58>
 800d16e:	a801      	add	r0, sp, #4
 800d170:	f7ff fd59 	bl	800cc26 <__lo0bits>
 800d174:	9b01      	ldr	r3, [sp, #4]
 800d176:	6163      	str	r3, [r4, #20]
 800d178:	3020      	adds	r0, #32
 800d17a:	2201      	movs	r2, #1
 800d17c:	e7e8      	b.n	800d150 <__d2b+0x64>
 800d17e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d182:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d186:	6038      	str	r0, [r7, #0]
 800d188:	6918      	ldr	r0, [r3, #16]
 800d18a:	f7ff fd2d 	bl	800cbe8 <__hi0bits>
 800d18e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d192:	e7e5      	b.n	800d160 <__d2b+0x74>
 800d194:	0800f454 	.word	0x0800f454
 800d198:	0800f465 	.word	0x0800f465

0800d19c <__ssputs_r>:
 800d19c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1a0:	688e      	ldr	r6, [r1, #8]
 800d1a2:	461f      	mov	r7, r3
 800d1a4:	42be      	cmp	r6, r7
 800d1a6:	680b      	ldr	r3, [r1, #0]
 800d1a8:	4682      	mov	sl, r0
 800d1aa:	460c      	mov	r4, r1
 800d1ac:	4690      	mov	r8, r2
 800d1ae:	d82d      	bhi.n	800d20c <__ssputs_r+0x70>
 800d1b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d1b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d1b8:	d026      	beq.n	800d208 <__ssputs_r+0x6c>
 800d1ba:	6965      	ldr	r5, [r4, #20]
 800d1bc:	6909      	ldr	r1, [r1, #16]
 800d1be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d1c2:	eba3 0901 	sub.w	r9, r3, r1
 800d1c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d1ca:	1c7b      	adds	r3, r7, #1
 800d1cc:	444b      	add	r3, r9
 800d1ce:	106d      	asrs	r5, r5, #1
 800d1d0:	429d      	cmp	r5, r3
 800d1d2:	bf38      	it	cc
 800d1d4:	461d      	movcc	r5, r3
 800d1d6:	0553      	lsls	r3, r2, #21
 800d1d8:	d527      	bpl.n	800d22a <__ssputs_r+0x8e>
 800d1da:	4629      	mov	r1, r5
 800d1dc:	f7ff fbd0 	bl	800c980 <_malloc_r>
 800d1e0:	4606      	mov	r6, r0
 800d1e2:	b360      	cbz	r0, 800d23e <__ssputs_r+0xa2>
 800d1e4:	6921      	ldr	r1, [r4, #16]
 800d1e6:	464a      	mov	r2, r9
 800d1e8:	f7fe fceb 	bl	800bbc2 <memcpy>
 800d1ec:	89a3      	ldrh	r3, [r4, #12]
 800d1ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d1f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f6:	81a3      	strh	r3, [r4, #12]
 800d1f8:	6126      	str	r6, [r4, #16]
 800d1fa:	6165      	str	r5, [r4, #20]
 800d1fc:	444e      	add	r6, r9
 800d1fe:	eba5 0509 	sub.w	r5, r5, r9
 800d202:	6026      	str	r6, [r4, #0]
 800d204:	60a5      	str	r5, [r4, #8]
 800d206:	463e      	mov	r6, r7
 800d208:	42be      	cmp	r6, r7
 800d20a:	d900      	bls.n	800d20e <__ssputs_r+0x72>
 800d20c:	463e      	mov	r6, r7
 800d20e:	6820      	ldr	r0, [r4, #0]
 800d210:	4632      	mov	r2, r6
 800d212:	4641      	mov	r1, r8
 800d214:	f000 f9c6 	bl	800d5a4 <memmove>
 800d218:	68a3      	ldr	r3, [r4, #8]
 800d21a:	1b9b      	subs	r3, r3, r6
 800d21c:	60a3      	str	r3, [r4, #8]
 800d21e:	6823      	ldr	r3, [r4, #0]
 800d220:	4433      	add	r3, r6
 800d222:	6023      	str	r3, [r4, #0]
 800d224:	2000      	movs	r0, #0
 800d226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d22a:	462a      	mov	r2, r5
 800d22c:	f000 fa28 	bl	800d680 <_realloc_r>
 800d230:	4606      	mov	r6, r0
 800d232:	2800      	cmp	r0, #0
 800d234:	d1e0      	bne.n	800d1f8 <__ssputs_r+0x5c>
 800d236:	6921      	ldr	r1, [r4, #16]
 800d238:	4650      	mov	r0, sl
 800d23a:	f7ff fb2d 	bl	800c898 <_free_r>
 800d23e:	230c      	movs	r3, #12
 800d240:	f8ca 3000 	str.w	r3, [sl]
 800d244:	89a3      	ldrh	r3, [r4, #12]
 800d246:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d24a:	81a3      	strh	r3, [r4, #12]
 800d24c:	f04f 30ff 	mov.w	r0, #4294967295
 800d250:	e7e9      	b.n	800d226 <__ssputs_r+0x8a>
	...

0800d254 <_svfiprintf_r>:
 800d254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d258:	4698      	mov	r8, r3
 800d25a:	898b      	ldrh	r3, [r1, #12]
 800d25c:	061b      	lsls	r3, r3, #24
 800d25e:	b09d      	sub	sp, #116	@ 0x74
 800d260:	4607      	mov	r7, r0
 800d262:	460d      	mov	r5, r1
 800d264:	4614      	mov	r4, r2
 800d266:	d510      	bpl.n	800d28a <_svfiprintf_r+0x36>
 800d268:	690b      	ldr	r3, [r1, #16]
 800d26a:	b973      	cbnz	r3, 800d28a <_svfiprintf_r+0x36>
 800d26c:	2140      	movs	r1, #64	@ 0x40
 800d26e:	f7ff fb87 	bl	800c980 <_malloc_r>
 800d272:	6028      	str	r0, [r5, #0]
 800d274:	6128      	str	r0, [r5, #16]
 800d276:	b930      	cbnz	r0, 800d286 <_svfiprintf_r+0x32>
 800d278:	230c      	movs	r3, #12
 800d27a:	603b      	str	r3, [r7, #0]
 800d27c:	f04f 30ff 	mov.w	r0, #4294967295
 800d280:	b01d      	add	sp, #116	@ 0x74
 800d282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d286:	2340      	movs	r3, #64	@ 0x40
 800d288:	616b      	str	r3, [r5, #20]
 800d28a:	2300      	movs	r3, #0
 800d28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d28e:	2320      	movs	r3, #32
 800d290:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d294:	f8cd 800c 	str.w	r8, [sp, #12]
 800d298:	2330      	movs	r3, #48	@ 0x30
 800d29a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d438 <_svfiprintf_r+0x1e4>
 800d29e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d2a2:	f04f 0901 	mov.w	r9, #1
 800d2a6:	4623      	mov	r3, r4
 800d2a8:	469a      	mov	sl, r3
 800d2aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2ae:	b10a      	cbz	r2, 800d2b4 <_svfiprintf_r+0x60>
 800d2b0:	2a25      	cmp	r2, #37	@ 0x25
 800d2b2:	d1f9      	bne.n	800d2a8 <_svfiprintf_r+0x54>
 800d2b4:	ebba 0b04 	subs.w	fp, sl, r4
 800d2b8:	d00b      	beq.n	800d2d2 <_svfiprintf_r+0x7e>
 800d2ba:	465b      	mov	r3, fp
 800d2bc:	4622      	mov	r2, r4
 800d2be:	4629      	mov	r1, r5
 800d2c0:	4638      	mov	r0, r7
 800d2c2:	f7ff ff6b 	bl	800d19c <__ssputs_r>
 800d2c6:	3001      	adds	r0, #1
 800d2c8:	f000 80a7 	beq.w	800d41a <_svfiprintf_r+0x1c6>
 800d2cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2ce:	445a      	add	r2, fp
 800d2d0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	f000 809f 	beq.w	800d41a <_svfiprintf_r+0x1c6>
 800d2dc:	2300      	movs	r3, #0
 800d2de:	f04f 32ff 	mov.w	r2, #4294967295
 800d2e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2e6:	f10a 0a01 	add.w	sl, sl, #1
 800d2ea:	9304      	str	r3, [sp, #16]
 800d2ec:	9307      	str	r3, [sp, #28]
 800d2ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d2f2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2f4:	4654      	mov	r4, sl
 800d2f6:	2205      	movs	r2, #5
 800d2f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2fc:	484e      	ldr	r0, [pc, #312]	@ (800d438 <_svfiprintf_r+0x1e4>)
 800d2fe:	f7f2 ff67 	bl	80001d0 <memchr>
 800d302:	9a04      	ldr	r2, [sp, #16]
 800d304:	b9d8      	cbnz	r0, 800d33e <_svfiprintf_r+0xea>
 800d306:	06d0      	lsls	r0, r2, #27
 800d308:	bf44      	itt	mi
 800d30a:	2320      	movmi	r3, #32
 800d30c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d310:	0711      	lsls	r1, r2, #28
 800d312:	bf44      	itt	mi
 800d314:	232b      	movmi	r3, #43	@ 0x2b
 800d316:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d31a:	f89a 3000 	ldrb.w	r3, [sl]
 800d31e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d320:	d015      	beq.n	800d34e <_svfiprintf_r+0xfa>
 800d322:	9a07      	ldr	r2, [sp, #28]
 800d324:	4654      	mov	r4, sl
 800d326:	2000      	movs	r0, #0
 800d328:	f04f 0c0a 	mov.w	ip, #10
 800d32c:	4621      	mov	r1, r4
 800d32e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d332:	3b30      	subs	r3, #48	@ 0x30
 800d334:	2b09      	cmp	r3, #9
 800d336:	d94b      	bls.n	800d3d0 <_svfiprintf_r+0x17c>
 800d338:	b1b0      	cbz	r0, 800d368 <_svfiprintf_r+0x114>
 800d33a:	9207      	str	r2, [sp, #28]
 800d33c:	e014      	b.n	800d368 <_svfiprintf_r+0x114>
 800d33e:	eba0 0308 	sub.w	r3, r0, r8
 800d342:	fa09 f303 	lsl.w	r3, r9, r3
 800d346:	4313      	orrs	r3, r2
 800d348:	9304      	str	r3, [sp, #16]
 800d34a:	46a2      	mov	sl, r4
 800d34c:	e7d2      	b.n	800d2f4 <_svfiprintf_r+0xa0>
 800d34e:	9b03      	ldr	r3, [sp, #12]
 800d350:	1d19      	adds	r1, r3, #4
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	9103      	str	r1, [sp, #12]
 800d356:	2b00      	cmp	r3, #0
 800d358:	bfbb      	ittet	lt
 800d35a:	425b      	neglt	r3, r3
 800d35c:	f042 0202 	orrlt.w	r2, r2, #2
 800d360:	9307      	strge	r3, [sp, #28]
 800d362:	9307      	strlt	r3, [sp, #28]
 800d364:	bfb8      	it	lt
 800d366:	9204      	strlt	r2, [sp, #16]
 800d368:	7823      	ldrb	r3, [r4, #0]
 800d36a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d36c:	d10a      	bne.n	800d384 <_svfiprintf_r+0x130>
 800d36e:	7863      	ldrb	r3, [r4, #1]
 800d370:	2b2a      	cmp	r3, #42	@ 0x2a
 800d372:	d132      	bne.n	800d3da <_svfiprintf_r+0x186>
 800d374:	9b03      	ldr	r3, [sp, #12]
 800d376:	1d1a      	adds	r2, r3, #4
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	9203      	str	r2, [sp, #12]
 800d37c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d380:	3402      	adds	r4, #2
 800d382:	9305      	str	r3, [sp, #20]
 800d384:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d448 <_svfiprintf_r+0x1f4>
 800d388:	7821      	ldrb	r1, [r4, #0]
 800d38a:	2203      	movs	r2, #3
 800d38c:	4650      	mov	r0, sl
 800d38e:	f7f2 ff1f 	bl	80001d0 <memchr>
 800d392:	b138      	cbz	r0, 800d3a4 <_svfiprintf_r+0x150>
 800d394:	9b04      	ldr	r3, [sp, #16]
 800d396:	eba0 000a 	sub.w	r0, r0, sl
 800d39a:	2240      	movs	r2, #64	@ 0x40
 800d39c:	4082      	lsls	r2, r0
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	3401      	adds	r4, #1
 800d3a2:	9304      	str	r3, [sp, #16]
 800d3a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3a8:	4824      	ldr	r0, [pc, #144]	@ (800d43c <_svfiprintf_r+0x1e8>)
 800d3aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3ae:	2206      	movs	r2, #6
 800d3b0:	f7f2 ff0e 	bl	80001d0 <memchr>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d036      	beq.n	800d426 <_svfiprintf_r+0x1d2>
 800d3b8:	4b21      	ldr	r3, [pc, #132]	@ (800d440 <_svfiprintf_r+0x1ec>)
 800d3ba:	bb1b      	cbnz	r3, 800d404 <_svfiprintf_r+0x1b0>
 800d3bc:	9b03      	ldr	r3, [sp, #12]
 800d3be:	3307      	adds	r3, #7
 800d3c0:	f023 0307 	bic.w	r3, r3, #7
 800d3c4:	3308      	adds	r3, #8
 800d3c6:	9303      	str	r3, [sp, #12]
 800d3c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3ca:	4433      	add	r3, r6
 800d3cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3ce:	e76a      	b.n	800d2a6 <_svfiprintf_r+0x52>
 800d3d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	2001      	movs	r0, #1
 800d3d8:	e7a8      	b.n	800d32c <_svfiprintf_r+0xd8>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	3401      	adds	r4, #1
 800d3de:	9305      	str	r3, [sp, #20]
 800d3e0:	4619      	mov	r1, r3
 800d3e2:	f04f 0c0a 	mov.w	ip, #10
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3ec:	3a30      	subs	r2, #48	@ 0x30
 800d3ee:	2a09      	cmp	r2, #9
 800d3f0:	d903      	bls.n	800d3fa <_svfiprintf_r+0x1a6>
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d0c6      	beq.n	800d384 <_svfiprintf_r+0x130>
 800d3f6:	9105      	str	r1, [sp, #20]
 800d3f8:	e7c4      	b.n	800d384 <_svfiprintf_r+0x130>
 800d3fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3fe:	4604      	mov	r4, r0
 800d400:	2301      	movs	r3, #1
 800d402:	e7f0      	b.n	800d3e6 <_svfiprintf_r+0x192>
 800d404:	ab03      	add	r3, sp, #12
 800d406:	9300      	str	r3, [sp, #0]
 800d408:	462a      	mov	r2, r5
 800d40a:	4b0e      	ldr	r3, [pc, #56]	@ (800d444 <_svfiprintf_r+0x1f0>)
 800d40c:	a904      	add	r1, sp, #16
 800d40e:	4638      	mov	r0, r7
 800d410:	f7fd fe7a 	bl	800b108 <_printf_float>
 800d414:	1c42      	adds	r2, r0, #1
 800d416:	4606      	mov	r6, r0
 800d418:	d1d6      	bne.n	800d3c8 <_svfiprintf_r+0x174>
 800d41a:	89ab      	ldrh	r3, [r5, #12]
 800d41c:	065b      	lsls	r3, r3, #25
 800d41e:	f53f af2d 	bmi.w	800d27c <_svfiprintf_r+0x28>
 800d422:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d424:	e72c      	b.n	800d280 <_svfiprintf_r+0x2c>
 800d426:	ab03      	add	r3, sp, #12
 800d428:	9300      	str	r3, [sp, #0]
 800d42a:	462a      	mov	r2, r5
 800d42c:	4b05      	ldr	r3, [pc, #20]	@ (800d444 <_svfiprintf_r+0x1f0>)
 800d42e:	a904      	add	r1, sp, #16
 800d430:	4638      	mov	r0, r7
 800d432:	f7fe f901 	bl	800b638 <_printf_i>
 800d436:	e7ed      	b.n	800d414 <_svfiprintf_r+0x1c0>
 800d438:	0800f5c0 	.word	0x0800f5c0
 800d43c:	0800f5ca 	.word	0x0800f5ca
 800d440:	0800b109 	.word	0x0800b109
 800d444:	0800d19d 	.word	0x0800d19d
 800d448:	0800f5c6 	.word	0x0800f5c6

0800d44c <__sflush_r>:
 800d44c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d454:	0716      	lsls	r6, r2, #28
 800d456:	4605      	mov	r5, r0
 800d458:	460c      	mov	r4, r1
 800d45a:	d454      	bmi.n	800d506 <__sflush_r+0xba>
 800d45c:	684b      	ldr	r3, [r1, #4]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	dc02      	bgt.n	800d468 <__sflush_r+0x1c>
 800d462:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d464:	2b00      	cmp	r3, #0
 800d466:	dd48      	ble.n	800d4fa <__sflush_r+0xae>
 800d468:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d46a:	2e00      	cmp	r6, #0
 800d46c:	d045      	beq.n	800d4fa <__sflush_r+0xae>
 800d46e:	2300      	movs	r3, #0
 800d470:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d474:	682f      	ldr	r7, [r5, #0]
 800d476:	6a21      	ldr	r1, [r4, #32]
 800d478:	602b      	str	r3, [r5, #0]
 800d47a:	d030      	beq.n	800d4de <__sflush_r+0x92>
 800d47c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d47e:	89a3      	ldrh	r3, [r4, #12]
 800d480:	0759      	lsls	r1, r3, #29
 800d482:	d505      	bpl.n	800d490 <__sflush_r+0x44>
 800d484:	6863      	ldr	r3, [r4, #4]
 800d486:	1ad2      	subs	r2, r2, r3
 800d488:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d48a:	b10b      	cbz	r3, 800d490 <__sflush_r+0x44>
 800d48c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d48e:	1ad2      	subs	r2, r2, r3
 800d490:	2300      	movs	r3, #0
 800d492:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d494:	6a21      	ldr	r1, [r4, #32]
 800d496:	4628      	mov	r0, r5
 800d498:	47b0      	blx	r6
 800d49a:	1c43      	adds	r3, r0, #1
 800d49c:	89a3      	ldrh	r3, [r4, #12]
 800d49e:	d106      	bne.n	800d4ae <__sflush_r+0x62>
 800d4a0:	6829      	ldr	r1, [r5, #0]
 800d4a2:	291d      	cmp	r1, #29
 800d4a4:	d82b      	bhi.n	800d4fe <__sflush_r+0xb2>
 800d4a6:	4a2a      	ldr	r2, [pc, #168]	@ (800d550 <__sflush_r+0x104>)
 800d4a8:	410a      	asrs	r2, r1
 800d4aa:	07d6      	lsls	r6, r2, #31
 800d4ac:	d427      	bmi.n	800d4fe <__sflush_r+0xb2>
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	6062      	str	r2, [r4, #4]
 800d4b2:	04d9      	lsls	r1, r3, #19
 800d4b4:	6922      	ldr	r2, [r4, #16]
 800d4b6:	6022      	str	r2, [r4, #0]
 800d4b8:	d504      	bpl.n	800d4c4 <__sflush_r+0x78>
 800d4ba:	1c42      	adds	r2, r0, #1
 800d4bc:	d101      	bne.n	800d4c2 <__sflush_r+0x76>
 800d4be:	682b      	ldr	r3, [r5, #0]
 800d4c0:	b903      	cbnz	r3, 800d4c4 <__sflush_r+0x78>
 800d4c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d4c6:	602f      	str	r7, [r5, #0]
 800d4c8:	b1b9      	cbz	r1, 800d4fa <__sflush_r+0xae>
 800d4ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d4ce:	4299      	cmp	r1, r3
 800d4d0:	d002      	beq.n	800d4d8 <__sflush_r+0x8c>
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	f7ff f9e0 	bl	800c898 <_free_r>
 800d4d8:	2300      	movs	r3, #0
 800d4da:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4dc:	e00d      	b.n	800d4fa <__sflush_r+0xae>
 800d4de:	2301      	movs	r3, #1
 800d4e0:	4628      	mov	r0, r5
 800d4e2:	47b0      	blx	r6
 800d4e4:	4602      	mov	r2, r0
 800d4e6:	1c50      	adds	r0, r2, #1
 800d4e8:	d1c9      	bne.n	800d47e <__sflush_r+0x32>
 800d4ea:	682b      	ldr	r3, [r5, #0]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d0c6      	beq.n	800d47e <__sflush_r+0x32>
 800d4f0:	2b1d      	cmp	r3, #29
 800d4f2:	d001      	beq.n	800d4f8 <__sflush_r+0xac>
 800d4f4:	2b16      	cmp	r3, #22
 800d4f6:	d11e      	bne.n	800d536 <__sflush_r+0xea>
 800d4f8:	602f      	str	r7, [r5, #0]
 800d4fa:	2000      	movs	r0, #0
 800d4fc:	e022      	b.n	800d544 <__sflush_r+0xf8>
 800d4fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d502:	b21b      	sxth	r3, r3
 800d504:	e01b      	b.n	800d53e <__sflush_r+0xf2>
 800d506:	690f      	ldr	r7, [r1, #16]
 800d508:	2f00      	cmp	r7, #0
 800d50a:	d0f6      	beq.n	800d4fa <__sflush_r+0xae>
 800d50c:	0793      	lsls	r3, r2, #30
 800d50e:	680e      	ldr	r6, [r1, #0]
 800d510:	bf08      	it	eq
 800d512:	694b      	ldreq	r3, [r1, #20]
 800d514:	600f      	str	r7, [r1, #0]
 800d516:	bf18      	it	ne
 800d518:	2300      	movne	r3, #0
 800d51a:	eba6 0807 	sub.w	r8, r6, r7
 800d51e:	608b      	str	r3, [r1, #8]
 800d520:	f1b8 0f00 	cmp.w	r8, #0
 800d524:	dde9      	ble.n	800d4fa <__sflush_r+0xae>
 800d526:	6a21      	ldr	r1, [r4, #32]
 800d528:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d52a:	4643      	mov	r3, r8
 800d52c:	463a      	mov	r2, r7
 800d52e:	4628      	mov	r0, r5
 800d530:	47b0      	blx	r6
 800d532:	2800      	cmp	r0, #0
 800d534:	dc08      	bgt.n	800d548 <__sflush_r+0xfc>
 800d536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d53a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d53e:	81a3      	strh	r3, [r4, #12]
 800d540:	f04f 30ff 	mov.w	r0, #4294967295
 800d544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d548:	4407      	add	r7, r0
 800d54a:	eba8 0800 	sub.w	r8, r8, r0
 800d54e:	e7e7      	b.n	800d520 <__sflush_r+0xd4>
 800d550:	dfbffffe 	.word	0xdfbffffe

0800d554 <_fflush_r>:
 800d554:	b538      	push	{r3, r4, r5, lr}
 800d556:	690b      	ldr	r3, [r1, #16]
 800d558:	4605      	mov	r5, r0
 800d55a:	460c      	mov	r4, r1
 800d55c:	b913      	cbnz	r3, 800d564 <_fflush_r+0x10>
 800d55e:	2500      	movs	r5, #0
 800d560:	4628      	mov	r0, r5
 800d562:	bd38      	pop	{r3, r4, r5, pc}
 800d564:	b118      	cbz	r0, 800d56e <_fflush_r+0x1a>
 800d566:	6a03      	ldr	r3, [r0, #32]
 800d568:	b90b      	cbnz	r3, 800d56e <_fflush_r+0x1a>
 800d56a:	f7fe fa11 	bl	800b990 <__sinit>
 800d56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d0f3      	beq.n	800d55e <_fflush_r+0xa>
 800d576:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d578:	07d0      	lsls	r0, r2, #31
 800d57a:	d404      	bmi.n	800d586 <_fflush_r+0x32>
 800d57c:	0599      	lsls	r1, r3, #22
 800d57e:	d402      	bmi.n	800d586 <_fflush_r+0x32>
 800d580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d582:	f7fe fb1c 	bl	800bbbe <__retarget_lock_acquire_recursive>
 800d586:	4628      	mov	r0, r5
 800d588:	4621      	mov	r1, r4
 800d58a:	f7ff ff5f 	bl	800d44c <__sflush_r>
 800d58e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d590:	07da      	lsls	r2, r3, #31
 800d592:	4605      	mov	r5, r0
 800d594:	d4e4      	bmi.n	800d560 <_fflush_r+0xc>
 800d596:	89a3      	ldrh	r3, [r4, #12]
 800d598:	059b      	lsls	r3, r3, #22
 800d59a:	d4e1      	bmi.n	800d560 <_fflush_r+0xc>
 800d59c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d59e:	f7fe fb0f 	bl	800bbc0 <__retarget_lock_release_recursive>
 800d5a2:	e7dd      	b.n	800d560 <_fflush_r+0xc>

0800d5a4 <memmove>:
 800d5a4:	4288      	cmp	r0, r1
 800d5a6:	b510      	push	{r4, lr}
 800d5a8:	eb01 0402 	add.w	r4, r1, r2
 800d5ac:	d902      	bls.n	800d5b4 <memmove+0x10>
 800d5ae:	4284      	cmp	r4, r0
 800d5b0:	4623      	mov	r3, r4
 800d5b2:	d807      	bhi.n	800d5c4 <memmove+0x20>
 800d5b4:	1e43      	subs	r3, r0, #1
 800d5b6:	42a1      	cmp	r1, r4
 800d5b8:	d008      	beq.n	800d5cc <memmove+0x28>
 800d5ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d5be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d5c2:	e7f8      	b.n	800d5b6 <memmove+0x12>
 800d5c4:	4402      	add	r2, r0
 800d5c6:	4601      	mov	r1, r0
 800d5c8:	428a      	cmp	r2, r1
 800d5ca:	d100      	bne.n	800d5ce <memmove+0x2a>
 800d5cc:	bd10      	pop	{r4, pc}
 800d5ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5d6:	e7f7      	b.n	800d5c8 <memmove+0x24>

0800d5d8 <_sbrk_r>:
 800d5d8:	b538      	push	{r3, r4, r5, lr}
 800d5da:	4d06      	ldr	r5, [pc, #24]	@ (800d5f4 <_sbrk_r+0x1c>)
 800d5dc:	2300      	movs	r3, #0
 800d5de:	4604      	mov	r4, r0
 800d5e0:	4608      	mov	r0, r1
 800d5e2:	602b      	str	r3, [r5, #0]
 800d5e4:	f7f5 fa28 	bl	8002a38 <_sbrk>
 800d5e8:	1c43      	adds	r3, r0, #1
 800d5ea:	d102      	bne.n	800d5f2 <_sbrk_r+0x1a>
 800d5ec:	682b      	ldr	r3, [r5, #0]
 800d5ee:	b103      	cbz	r3, 800d5f2 <_sbrk_r+0x1a>
 800d5f0:	6023      	str	r3, [r4, #0]
 800d5f2:	bd38      	pop	{r3, r4, r5, pc}
 800d5f4:	20002260 	.word	0x20002260

0800d5f8 <__assert_func>:
 800d5f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d5fa:	4614      	mov	r4, r2
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	4b09      	ldr	r3, [pc, #36]	@ (800d624 <__assert_func+0x2c>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	4605      	mov	r5, r0
 800d604:	68d8      	ldr	r0, [r3, #12]
 800d606:	b954      	cbnz	r4, 800d61e <__assert_func+0x26>
 800d608:	4b07      	ldr	r3, [pc, #28]	@ (800d628 <__assert_func+0x30>)
 800d60a:	461c      	mov	r4, r3
 800d60c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d610:	9100      	str	r1, [sp, #0]
 800d612:	462b      	mov	r3, r5
 800d614:	4905      	ldr	r1, [pc, #20]	@ (800d62c <__assert_func+0x34>)
 800d616:	f000 f86f 	bl	800d6f8 <fiprintf>
 800d61a:	f000 f87f 	bl	800d71c <abort>
 800d61e:	4b04      	ldr	r3, [pc, #16]	@ (800d630 <__assert_func+0x38>)
 800d620:	e7f4      	b.n	800d60c <__assert_func+0x14>
 800d622:	bf00      	nop
 800d624:	20000118 	.word	0x20000118
 800d628:	0800f616 	.word	0x0800f616
 800d62c:	0800f5e8 	.word	0x0800f5e8
 800d630:	0800f5db 	.word	0x0800f5db

0800d634 <_calloc_r>:
 800d634:	b570      	push	{r4, r5, r6, lr}
 800d636:	fba1 5402 	umull	r5, r4, r1, r2
 800d63a:	b93c      	cbnz	r4, 800d64c <_calloc_r+0x18>
 800d63c:	4629      	mov	r1, r5
 800d63e:	f7ff f99f 	bl	800c980 <_malloc_r>
 800d642:	4606      	mov	r6, r0
 800d644:	b928      	cbnz	r0, 800d652 <_calloc_r+0x1e>
 800d646:	2600      	movs	r6, #0
 800d648:	4630      	mov	r0, r6
 800d64a:	bd70      	pop	{r4, r5, r6, pc}
 800d64c:	220c      	movs	r2, #12
 800d64e:	6002      	str	r2, [r0, #0]
 800d650:	e7f9      	b.n	800d646 <_calloc_r+0x12>
 800d652:	462a      	mov	r2, r5
 800d654:	4621      	mov	r1, r4
 800d656:	f7fe fa34 	bl	800bac2 <memset>
 800d65a:	e7f5      	b.n	800d648 <_calloc_r+0x14>

0800d65c <__ascii_mbtowc>:
 800d65c:	b082      	sub	sp, #8
 800d65e:	b901      	cbnz	r1, 800d662 <__ascii_mbtowc+0x6>
 800d660:	a901      	add	r1, sp, #4
 800d662:	b142      	cbz	r2, 800d676 <__ascii_mbtowc+0x1a>
 800d664:	b14b      	cbz	r3, 800d67a <__ascii_mbtowc+0x1e>
 800d666:	7813      	ldrb	r3, [r2, #0]
 800d668:	600b      	str	r3, [r1, #0]
 800d66a:	7812      	ldrb	r2, [r2, #0]
 800d66c:	1e10      	subs	r0, r2, #0
 800d66e:	bf18      	it	ne
 800d670:	2001      	movne	r0, #1
 800d672:	b002      	add	sp, #8
 800d674:	4770      	bx	lr
 800d676:	4610      	mov	r0, r2
 800d678:	e7fb      	b.n	800d672 <__ascii_mbtowc+0x16>
 800d67a:	f06f 0001 	mvn.w	r0, #1
 800d67e:	e7f8      	b.n	800d672 <__ascii_mbtowc+0x16>

0800d680 <_realloc_r>:
 800d680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d684:	4680      	mov	r8, r0
 800d686:	4615      	mov	r5, r2
 800d688:	460c      	mov	r4, r1
 800d68a:	b921      	cbnz	r1, 800d696 <_realloc_r+0x16>
 800d68c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d690:	4611      	mov	r1, r2
 800d692:	f7ff b975 	b.w	800c980 <_malloc_r>
 800d696:	b92a      	cbnz	r2, 800d6a4 <_realloc_r+0x24>
 800d698:	f7ff f8fe 	bl	800c898 <_free_r>
 800d69c:	2400      	movs	r4, #0
 800d69e:	4620      	mov	r0, r4
 800d6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6a4:	f000 f841 	bl	800d72a <_malloc_usable_size_r>
 800d6a8:	4285      	cmp	r5, r0
 800d6aa:	4606      	mov	r6, r0
 800d6ac:	d802      	bhi.n	800d6b4 <_realloc_r+0x34>
 800d6ae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d6b2:	d8f4      	bhi.n	800d69e <_realloc_r+0x1e>
 800d6b4:	4629      	mov	r1, r5
 800d6b6:	4640      	mov	r0, r8
 800d6b8:	f7ff f962 	bl	800c980 <_malloc_r>
 800d6bc:	4607      	mov	r7, r0
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	d0ec      	beq.n	800d69c <_realloc_r+0x1c>
 800d6c2:	42b5      	cmp	r5, r6
 800d6c4:	462a      	mov	r2, r5
 800d6c6:	4621      	mov	r1, r4
 800d6c8:	bf28      	it	cs
 800d6ca:	4632      	movcs	r2, r6
 800d6cc:	f7fe fa79 	bl	800bbc2 <memcpy>
 800d6d0:	4621      	mov	r1, r4
 800d6d2:	4640      	mov	r0, r8
 800d6d4:	f7ff f8e0 	bl	800c898 <_free_r>
 800d6d8:	463c      	mov	r4, r7
 800d6da:	e7e0      	b.n	800d69e <_realloc_r+0x1e>

0800d6dc <__ascii_wctomb>:
 800d6dc:	4603      	mov	r3, r0
 800d6de:	4608      	mov	r0, r1
 800d6e0:	b141      	cbz	r1, 800d6f4 <__ascii_wctomb+0x18>
 800d6e2:	2aff      	cmp	r2, #255	@ 0xff
 800d6e4:	d904      	bls.n	800d6f0 <__ascii_wctomb+0x14>
 800d6e6:	228a      	movs	r2, #138	@ 0x8a
 800d6e8:	601a      	str	r2, [r3, #0]
 800d6ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ee:	4770      	bx	lr
 800d6f0:	700a      	strb	r2, [r1, #0]
 800d6f2:	2001      	movs	r0, #1
 800d6f4:	4770      	bx	lr
	...

0800d6f8 <fiprintf>:
 800d6f8:	b40e      	push	{r1, r2, r3}
 800d6fa:	b503      	push	{r0, r1, lr}
 800d6fc:	4601      	mov	r1, r0
 800d6fe:	ab03      	add	r3, sp, #12
 800d700:	4805      	ldr	r0, [pc, #20]	@ (800d718 <fiprintf+0x20>)
 800d702:	f853 2b04 	ldr.w	r2, [r3], #4
 800d706:	6800      	ldr	r0, [r0, #0]
 800d708:	9301      	str	r3, [sp, #4]
 800d70a:	f000 f83f 	bl	800d78c <_vfiprintf_r>
 800d70e:	b002      	add	sp, #8
 800d710:	f85d eb04 	ldr.w	lr, [sp], #4
 800d714:	b003      	add	sp, #12
 800d716:	4770      	bx	lr
 800d718:	20000118 	.word	0x20000118

0800d71c <abort>:
 800d71c:	b508      	push	{r3, lr}
 800d71e:	2006      	movs	r0, #6
 800d720:	f000 fa08 	bl	800db34 <raise>
 800d724:	2001      	movs	r0, #1
 800d726:	f7f5 f90f 	bl	8002948 <_exit>

0800d72a <_malloc_usable_size_r>:
 800d72a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d72e:	1f18      	subs	r0, r3, #4
 800d730:	2b00      	cmp	r3, #0
 800d732:	bfbc      	itt	lt
 800d734:	580b      	ldrlt	r3, [r1, r0]
 800d736:	18c0      	addlt	r0, r0, r3
 800d738:	4770      	bx	lr

0800d73a <__sfputc_r>:
 800d73a:	6893      	ldr	r3, [r2, #8]
 800d73c:	3b01      	subs	r3, #1
 800d73e:	2b00      	cmp	r3, #0
 800d740:	b410      	push	{r4}
 800d742:	6093      	str	r3, [r2, #8]
 800d744:	da08      	bge.n	800d758 <__sfputc_r+0x1e>
 800d746:	6994      	ldr	r4, [r2, #24]
 800d748:	42a3      	cmp	r3, r4
 800d74a:	db01      	blt.n	800d750 <__sfputc_r+0x16>
 800d74c:	290a      	cmp	r1, #10
 800d74e:	d103      	bne.n	800d758 <__sfputc_r+0x1e>
 800d750:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d754:	f000 b932 	b.w	800d9bc <__swbuf_r>
 800d758:	6813      	ldr	r3, [r2, #0]
 800d75a:	1c58      	adds	r0, r3, #1
 800d75c:	6010      	str	r0, [r2, #0]
 800d75e:	7019      	strb	r1, [r3, #0]
 800d760:	4608      	mov	r0, r1
 800d762:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <__sfputs_r>:
 800d768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d76a:	4606      	mov	r6, r0
 800d76c:	460f      	mov	r7, r1
 800d76e:	4614      	mov	r4, r2
 800d770:	18d5      	adds	r5, r2, r3
 800d772:	42ac      	cmp	r4, r5
 800d774:	d101      	bne.n	800d77a <__sfputs_r+0x12>
 800d776:	2000      	movs	r0, #0
 800d778:	e007      	b.n	800d78a <__sfputs_r+0x22>
 800d77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d77e:	463a      	mov	r2, r7
 800d780:	4630      	mov	r0, r6
 800d782:	f7ff ffda 	bl	800d73a <__sfputc_r>
 800d786:	1c43      	adds	r3, r0, #1
 800d788:	d1f3      	bne.n	800d772 <__sfputs_r+0xa>
 800d78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d78c <_vfiprintf_r>:
 800d78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d790:	460d      	mov	r5, r1
 800d792:	b09d      	sub	sp, #116	@ 0x74
 800d794:	4614      	mov	r4, r2
 800d796:	4698      	mov	r8, r3
 800d798:	4606      	mov	r6, r0
 800d79a:	b118      	cbz	r0, 800d7a4 <_vfiprintf_r+0x18>
 800d79c:	6a03      	ldr	r3, [r0, #32]
 800d79e:	b90b      	cbnz	r3, 800d7a4 <_vfiprintf_r+0x18>
 800d7a0:	f7fe f8f6 	bl	800b990 <__sinit>
 800d7a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7a6:	07d9      	lsls	r1, r3, #31
 800d7a8:	d405      	bmi.n	800d7b6 <_vfiprintf_r+0x2a>
 800d7aa:	89ab      	ldrh	r3, [r5, #12]
 800d7ac:	059a      	lsls	r2, r3, #22
 800d7ae:	d402      	bmi.n	800d7b6 <_vfiprintf_r+0x2a>
 800d7b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7b2:	f7fe fa04 	bl	800bbbe <__retarget_lock_acquire_recursive>
 800d7b6:	89ab      	ldrh	r3, [r5, #12]
 800d7b8:	071b      	lsls	r3, r3, #28
 800d7ba:	d501      	bpl.n	800d7c0 <_vfiprintf_r+0x34>
 800d7bc:	692b      	ldr	r3, [r5, #16]
 800d7be:	b99b      	cbnz	r3, 800d7e8 <_vfiprintf_r+0x5c>
 800d7c0:	4629      	mov	r1, r5
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	f000 f938 	bl	800da38 <__swsetup_r>
 800d7c8:	b170      	cbz	r0, 800d7e8 <_vfiprintf_r+0x5c>
 800d7ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7cc:	07dc      	lsls	r4, r3, #31
 800d7ce:	d504      	bpl.n	800d7da <_vfiprintf_r+0x4e>
 800d7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7d4:	b01d      	add	sp, #116	@ 0x74
 800d7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7da:	89ab      	ldrh	r3, [r5, #12]
 800d7dc:	0598      	lsls	r0, r3, #22
 800d7de:	d4f7      	bmi.n	800d7d0 <_vfiprintf_r+0x44>
 800d7e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7e2:	f7fe f9ed 	bl	800bbc0 <__retarget_lock_release_recursive>
 800d7e6:	e7f3      	b.n	800d7d0 <_vfiprintf_r+0x44>
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ec:	2320      	movs	r3, #32
 800d7ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d7f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7f6:	2330      	movs	r3, #48	@ 0x30
 800d7f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d9a8 <_vfiprintf_r+0x21c>
 800d7fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d800:	f04f 0901 	mov.w	r9, #1
 800d804:	4623      	mov	r3, r4
 800d806:	469a      	mov	sl, r3
 800d808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d80c:	b10a      	cbz	r2, 800d812 <_vfiprintf_r+0x86>
 800d80e:	2a25      	cmp	r2, #37	@ 0x25
 800d810:	d1f9      	bne.n	800d806 <_vfiprintf_r+0x7a>
 800d812:	ebba 0b04 	subs.w	fp, sl, r4
 800d816:	d00b      	beq.n	800d830 <_vfiprintf_r+0xa4>
 800d818:	465b      	mov	r3, fp
 800d81a:	4622      	mov	r2, r4
 800d81c:	4629      	mov	r1, r5
 800d81e:	4630      	mov	r0, r6
 800d820:	f7ff ffa2 	bl	800d768 <__sfputs_r>
 800d824:	3001      	adds	r0, #1
 800d826:	f000 80a7 	beq.w	800d978 <_vfiprintf_r+0x1ec>
 800d82a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d82c:	445a      	add	r2, fp
 800d82e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d830:	f89a 3000 	ldrb.w	r3, [sl]
 800d834:	2b00      	cmp	r3, #0
 800d836:	f000 809f 	beq.w	800d978 <_vfiprintf_r+0x1ec>
 800d83a:	2300      	movs	r3, #0
 800d83c:	f04f 32ff 	mov.w	r2, #4294967295
 800d840:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d844:	f10a 0a01 	add.w	sl, sl, #1
 800d848:	9304      	str	r3, [sp, #16]
 800d84a:	9307      	str	r3, [sp, #28]
 800d84c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d850:	931a      	str	r3, [sp, #104]	@ 0x68
 800d852:	4654      	mov	r4, sl
 800d854:	2205      	movs	r2, #5
 800d856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d85a:	4853      	ldr	r0, [pc, #332]	@ (800d9a8 <_vfiprintf_r+0x21c>)
 800d85c:	f7f2 fcb8 	bl	80001d0 <memchr>
 800d860:	9a04      	ldr	r2, [sp, #16]
 800d862:	b9d8      	cbnz	r0, 800d89c <_vfiprintf_r+0x110>
 800d864:	06d1      	lsls	r1, r2, #27
 800d866:	bf44      	itt	mi
 800d868:	2320      	movmi	r3, #32
 800d86a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d86e:	0713      	lsls	r3, r2, #28
 800d870:	bf44      	itt	mi
 800d872:	232b      	movmi	r3, #43	@ 0x2b
 800d874:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d878:	f89a 3000 	ldrb.w	r3, [sl]
 800d87c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d87e:	d015      	beq.n	800d8ac <_vfiprintf_r+0x120>
 800d880:	9a07      	ldr	r2, [sp, #28]
 800d882:	4654      	mov	r4, sl
 800d884:	2000      	movs	r0, #0
 800d886:	f04f 0c0a 	mov.w	ip, #10
 800d88a:	4621      	mov	r1, r4
 800d88c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d890:	3b30      	subs	r3, #48	@ 0x30
 800d892:	2b09      	cmp	r3, #9
 800d894:	d94b      	bls.n	800d92e <_vfiprintf_r+0x1a2>
 800d896:	b1b0      	cbz	r0, 800d8c6 <_vfiprintf_r+0x13a>
 800d898:	9207      	str	r2, [sp, #28]
 800d89a:	e014      	b.n	800d8c6 <_vfiprintf_r+0x13a>
 800d89c:	eba0 0308 	sub.w	r3, r0, r8
 800d8a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d8a4:	4313      	orrs	r3, r2
 800d8a6:	9304      	str	r3, [sp, #16]
 800d8a8:	46a2      	mov	sl, r4
 800d8aa:	e7d2      	b.n	800d852 <_vfiprintf_r+0xc6>
 800d8ac:	9b03      	ldr	r3, [sp, #12]
 800d8ae:	1d19      	adds	r1, r3, #4
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	9103      	str	r1, [sp, #12]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	bfbb      	ittet	lt
 800d8b8:	425b      	neglt	r3, r3
 800d8ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d8be:	9307      	strge	r3, [sp, #28]
 800d8c0:	9307      	strlt	r3, [sp, #28]
 800d8c2:	bfb8      	it	lt
 800d8c4:	9204      	strlt	r2, [sp, #16]
 800d8c6:	7823      	ldrb	r3, [r4, #0]
 800d8c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d8ca:	d10a      	bne.n	800d8e2 <_vfiprintf_r+0x156>
 800d8cc:	7863      	ldrb	r3, [r4, #1]
 800d8ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8d0:	d132      	bne.n	800d938 <_vfiprintf_r+0x1ac>
 800d8d2:	9b03      	ldr	r3, [sp, #12]
 800d8d4:	1d1a      	adds	r2, r3, #4
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	9203      	str	r2, [sp, #12]
 800d8da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d8de:	3402      	adds	r4, #2
 800d8e0:	9305      	str	r3, [sp, #20]
 800d8e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d9b8 <_vfiprintf_r+0x22c>
 800d8e6:	7821      	ldrb	r1, [r4, #0]
 800d8e8:	2203      	movs	r2, #3
 800d8ea:	4650      	mov	r0, sl
 800d8ec:	f7f2 fc70 	bl	80001d0 <memchr>
 800d8f0:	b138      	cbz	r0, 800d902 <_vfiprintf_r+0x176>
 800d8f2:	9b04      	ldr	r3, [sp, #16]
 800d8f4:	eba0 000a 	sub.w	r0, r0, sl
 800d8f8:	2240      	movs	r2, #64	@ 0x40
 800d8fa:	4082      	lsls	r2, r0
 800d8fc:	4313      	orrs	r3, r2
 800d8fe:	3401      	adds	r4, #1
 800d900:	9304      	str	r3, [sp, #16]
 800d902:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d906:	4829      	ldr	r0, [pc, #164]	@ (800d9ac <_vfiprintf_r+0x220>)
 800d908:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d90c:	2206      	movs	r2, #6
 800d90e:	f7f2 fc5f 	bl	80001d0 <memchr>
 800d912:	2800      	cmp	r0, #0
 800d914:	d03f      	beq.n	800d996 <_vfiprintf_r+0x20a>
 800d916:	4b26      	ldr	r3, [pc, #152]	@ (800d9b0 <_vfiprintf_r+0x224>)
 800d918:	bb1b      	cbnz	r3, 800d962 <_vfiprintf_r+0x1d6>
 800d91a:	9b03      	ldr	r3, [sp, #12]
 800d91c:	3307      	adds	r3, #7
 800d91e:	f023 0307 	bic.w	r3, r3, #7
 800d922:	3308      	adds	r3, #8
 800d924:	9303      	str	r3, [sp, #12]
 800d926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d928:	443b      	add	r3, r7
 800d92a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d92c:	e76a      	b.n	800d804 <_vfiprintf_r+0x78>
 800d92e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d932:	460c      	mov	r4, r1
 800d934:	2001      	movs	r0, #1
 800d936:	e7a8      	b.n	800d88a <_vfiprintf_r+0xfe>
 800d938:	2300      	movs	r3, #0
 800d93a:	3401      	adds	r4, #1
 800d93c:	9305      	str	r3, [sp, #20]
 800d93e:	4619      	mov	r1, r3
 800d940:	f04f 0c0a 	mov.w	ip, #10
 800d944:	4620      	mov	r0, r4
 800d946:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d94a:	3a30      	subs	r2, #48	@ 0x30
 800d94c:	2a09      	cmp	r2, #9
 800d94e:	d903      	bls.n	800d958 <_vfiprintf_r+0x1cc>
 800d950:	2b00      	cmp	r3, #0
 800d952:	d0c6      	beq.n	800d8e2 <_vfiprintf_r+0x156>
 800d954:	9105      	str	r1, [sp, #20]
 800d956:	e7c4      	b.n	800d8e2 <_vfiprintf_r+0x156>
 800d958:	fb0c 2101 	mla	r1, ip, r1, r2
 800d95c:	4604      	mov	r4, r0
 800d95e:	2301      	movs	r3, #1
 800d960:	e7f0      	b.n	800d944 <_vfiprintf_r+0x1b8>
 800d962:	ab03      	add	r3, sp, #12
 800d964:	9300      	str	r3, [sp, #0]
 800d966:	462a      	mov	r2, r5
 800d968:	4b12      	ldr	r3, [pc, #72]	@ (800d9b4 <_vfiprintf_r+0x228>)
 800d96a:	a904      	add	r1, sp, #16
 800d96c:	4630      	mov	r0, r6
 800d96e:	f7fd fbcb 	bl	800b108 <_printf_float>
 800d972:	4607      	mov	r7, r0
 800d974:	1c78      	adds	r0, r7, #1
 800d976:	d1d6      	bne.n	800d926 <_vfiprintf_r+0x19a>
 800d978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d97a:	07d9      	lsls	r1, r3, #31
 800d97c:	d405      	bmi.n	800d98a <_vfiprintf_r+0x1fe>
 800d97e:	89ab      	ldrh	r3, [r5, #12]
 800d980:	059a      	lsls	r2, r3, #22
 800d982:	d402      	bmi.n	800d98a <_vfiprintf_r+0x1fe>
 800d984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d986:	f7fe f91b 	bl	800bbc0 <__retarget_lock_release_recursive>
 800d98a:	89ab      	ldrh	r3, [r5, #12]
 800d98c:	065b      	lsls	r3, r3, #25
 800d98e:	f53f af1f 	bmi.w	800d7d0 <_vfiprintf_r+0x44>
 800d992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d994:	e71e      	b.n	800d7d4 <_vfiprintf_r+0x48>
 800d996:	ab03      	add	r3, sp, #12
 800d998:	9300      	str	r3, [sp, #0]
 800d99a:	462a      	mov	r2, r5
 800d99c:	4b05      	ldr	r3, [pc, #20]	@ (800d9b4 <_vfiprintf_r+0x228>)
 800d99e:	a904      	add	r1, sp, #16
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	f7fd fe49 	bl	800b638 <_printf_i>
 800d9a6:	e7e4      	b.n	800d972 <_vfiprintf_r+0x1e6>
 800d9a8:	0800f5c0 	.word	0x0800f5c0
 800d9ac:	0800f5ca 	.word	0x0800f5ca
 800d9b0:	0800b109 	.word	0x0800b109
 800d9b4:	0800d769 	.word	0x0800d769
 800d9b8:	0800f5c6 	.word	0x0800f5c6

0800d9bc <__swbuf_r>:
 800d9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9be:	460e      	mov	r6, r1
 800d9c0:	4614      	mov	r4, r2
 800d9c2:	4605      	mov	r5, r0
 800d9c4:	b118      	cbz	r0, 800d9ce <__swbuf_r+0x12>
 800d9c6:	6a03      	ldr	r3, [r0, #32]
 800d9c8:	b90b      	cbnz	r3, 800d9ce <__swbuf_r+0x12>
 800d9ca:	f7fd ffe1 	bl	800b990 <__sinit>
 800d9ce:	69a3      	ldr	r3, [r4, #24]
 800d9d0:	60a3      	str	r3, [r4, #8]
 800d9d2:	89a3      	ldrh	r3, [r4, #12]
 800d9d4:	071a      	lsls	r2, r3, #28
 800d9d6:	d501      	bpl.n	800d9dc <__swbuf_r+0x20>
 800d9d8:	6923      	ldr	r3, [r4, #16]
 800d9da:	b943      	cbnz	r3, 800d9ee <__swbuf_r+0x32>
 800d9dc:	4621      	mov	r1, r4
 800d9de:	4628      	mov	r0, r5
 800d9e0:	f000 f82a 	bl	800da38 <__swsetup_r>
 800d9e4:	b118      	cbz	r0, 800d9ee <__swbuf_r+0x32>
 800d9e6:	f04f 37ff 	mov.w	r7, #4294967295
 800d9ea:	4638      	mov	r0, r7
 800d9ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9ee:	6823      	ldr	r3, [r4, #0]
 800d9f0:	6922      	ldr	r2, [r4, #16]
 800d9f2:	1a98      	subs	r0, r3, r2
 800d9f4:	6963      	ldr	r3, [r4, #20]
 800d9f6:	b2f6      	uxtb	r6, r6
 800d9f8:	4283      	cmp	r3, r0
 800d9fa:	4637      	mov	r7, r6
 800d9fc:	dc05      	bgt.n	800da0a <__swbuf_r+0x4e>
 800d9fe:	4621      	mov	r1, r4
 800da00:	4628      	mov	r0, r5
 800da02:	f7ff fda7 	bl	800d554 <_fflush_r>
 800da06:	2800      	cmp	r0, #0
 800da08:	d1ed      	bne.n	800d9e6 <__swbuf_r+0x2a>
 800da0a:	68a3      	ldr	r3, [r4, #8]
 800da0c:	3b01      	subs	r3, #1
 800da0e:	60a3      	str	r3, [r4, #8]
 800da10:	6823      	ldr	r3, [r4, #0]
 800da12:	1c5a      	adds	r2, r3, #1
 800da14:	6022      	str	r2, [r4, #0]
 800da16:	701e      	strb	r6, [r3, #0]
 800da18:	6962      	ldr	r2, [r4, #20]
 800da1a:	1c43      	adds	r3, r0, #1
 800da1c:	429a      	cmp	r2, r3
 800da1e:	d004      	beq.n	800da2a <__swbuf_r+0x6e>
 800da20:	89a3      	ldrh	r3, [r4, #12]
 800da22:	07db      	lsls	r3, r3, #31
 800da24:	d5e1      	bpl.n	800d9ea <__swbuf_r+0x2e>
 800da26:	2e0a      	cmp	r6, #10
 800da28:	d1df      	bne.n	800d9ea <__swbuf_r+0x2e>
 800da2a:	4621      	mov	r1, r4
 800da2c:	4628      	mov	r0, r5
 800da2e:	f7ff fd91 	bl	800d554 <_fflush_r>
 800da32:	2800      	cmp	r0, #0
 800da34:	d0d9      	beq.n	800d9ea <__swbuf_r+0x2e>
 800da36:	e7d6      	b.n	800d9e6 <__swbuf_r+0x2a>

0800da38 <__swsetup_r>:
 800da38:	b538      	push	{r3, r4, r5, lr}
 800da3a:	4b29      	ldr	r3, [pc, #164]	@ (800dae0 <__swsetup_r+0xa8>)
 800da3c:	4605      	mov	r5, r0
 800da3e:	6818      	ldr	r0, [r3, #0]
 800da40:	460c      	mov	r4, r1
 800da42:	b118      	cbz	r0, 800da4c <__swsetup_r+0x14>
 800da44:	6a03      	ldr	r3, [r0, #32]
 800da46:	b90b      	cbnz	r3, 800da4c <__swsetup_r+0x14>
 800da48:	f7fd ffa2 	bl	800b990 <__sinit>
 800da4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da50:	0719      	lsls	r1, r3, #28
 800da52:	d422      	bmi.n	800da9a <__swsetup_r+0x62>
 800da54:	06da      	lsls	r2, r3, #27
 800da56:	d407      	bmi.n	800da68 <__swsetup_r+0x30>
 800da58:	2209      	movs	r2, #9
 800da5a:	602a      	str	r2, [r5, #0]
 800da5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da60:	81a3      	strh	r3, [r4, #12]
 800da62:	f04f 30ff 	mov.w	r0, #4294967295
 800da66:	e033      	b.n	800dad0 <__swsetup_r+0x98>
 800da68:	0758      	lsls	r0, r3, #29
 800da6a:	d512      	bpl.n	800da92 <__swsetup_r+0x5a>
 800da6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da6e:	b141      	cbz	r1, 800da82 <__swsetup_r+0x4a>
 800da70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da74:	4299      	cmp	r1, r3
 800da76:	d002      	beq.n	800da7e <__swsetup_r+0x46>
 800da78:	4628      	mov	r0, r5
 800da7a:	f7fe ff0d 	bl	800c898 <_free_r>
 800da7e:	2300      	movs	r3, #0
 800da80:	6363      	str	r3, [r4, #52]	@ 0x34
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da88:	81a3      	strh	r3, [r4, #12]
 800da8a:	2300      	movs	r3, #0
 800da8c:	6063      	str	r3, [r4, #4]
 800da8e:	6923      	ldr	r3, [r4, #16]
 800da90:	6023      	str	r3, [r4, #0]
 800da92:	89a3      	ldrh	r3, [r4, #12]
 800da94:	f043 0308 	orr.w	r3, r3, #8
 800da98:	81a3      	strh	r3, [r4, #12]
 800da9a:	6923      	ldr	r3, [r4, #16]
 800da9c:	b94b      	cbnz	r3, 800dab2 <__swsetup_r+0x7a>
 800da9e:	89a3      	ldrh	r3, [r4, #12]
 800daa0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800daa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daa8:	d003      	beq.n	800dab2 <__swsetup_r+0x7a>
 800daaa:	4621      	mov	r1, r4
 800daac:	4628      	mov	r0, r5
 800daae:	f000 f883 	bl	800dbb8 <__smakebuf_r>
 800dab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dab6:	f013 0201 	ands.w	r2, r3, #1
 800daba:	d00a      	beq.n	800dad2 <__swsetup_r+0x9a>
 800dabc:	2200      	movs	r2, #0
 800dabe:	60a2      	str	r2, [r4, #8]
 800dac0:	6962      	ldr	r2, [r4, #20]
 800dac2:	4252      	negs	r2, r2
 800dac4:	61a2      	str	r2, [r4, #24]
 800dac6:	6922      	ldr	r2, [r4, #16]
 800dac8:	b942      	cbnz	r2, 800dadc <__swsetup_r+0xa4>
 800daca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dace:	d1c5      	bne.n	800da5c <__swsetup_r+0x24>
 800dad0:	bd38      	pop	{r3, r4, r5, pc}
 800dad2:	0799      	lsls	r1, r3, #30
 800dad4:	bf58      	it	pl
 800dad6:	6962      	ldrpl	r2, [r4, #20]
 800dad8:	60a2      	str	r2, [r4, #8]
 800dada:	e7f4      	b.n	800dac6 <__swsetup_r+0x8e>
 800dadc:	2000      	movs	r0, #0
 800dade:	e7f7      	b.n	800dad0 <__swsetup_r+0x98>
 800dae0:	20000118 	.word	0x20000118

0800dae4 <_raise_r>:
 800dae4:	291f      	cmp	r1, #31
 800dae6:	b538      	push	{r3, r4, r5, lr}
 800dae8:	4605      	mov	r5, r0
 800daea:	460c      	mov	r4, r1
 800daec:	d904      	bls.n	800daf8 <_raise_r+0x14>
 800daee:	2316      	movs	r3, #22
 800daf0:	6003      	str	r3, [r0, #0]
 800daf2:	f04f 30ff 	mov.w	r0, #4294967295
 800daf6:	bd38      	pop	{r3, r4, r5, pc}
 800daf8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dafa:	b112      	cbz	r2, 800db02 <_raise_r+0x1e>
 800dafc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db00:	b94b      	cbnz	r3, 800db16 <_raise_r+0x32>
 800db02:	4628      	mov	r0, r5
 800db04:	f000 f830 	bl	800db68 <_getpid_r>
 800db08:	4622      	mov	r2, r4
 800db0a:	4601      	mov	r1, r0
 800db0c:	4628      	mov	r0, r5
 800db0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db12:	f000 b817 	b.w	800db44 <_kill_r>
 800db16:	2b01      	cmp	r3, #1
 800db18:	d00a      	beq.n	800db30 <_raise_r+0x4c>
 800db1a:	1c59      	adds	r1, r3, #1
 800db1c:	d103      	bne.n	800db26 <_raise_r+0x42>
 800db1e:	2316      	movs	r3, #22
 800db20:	6003      	str	r3, [r0, #0]
 800db22:	2001      	movs	r0, #1
 800db24:	e7e7      	b.n	800daf6 <_raise_r+0x12>
 800db26:	2100      	movs	r1, #0
 800db28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800db2c:	4620      	mov	r0, r4
 800db2e:	4798      	blx	r3
 800db30:	2000      	movs	r0, #0
 800db32:	e7e0      	b.n	800daf6 <_raise_r+0x12>

0800db34 <raise>:
 800db34:	4b02      	ldr	r3, [pc, #8]	@ (800db40 <raise+0xc>)
 800db36:	4601      	mov	r1, r0
 800db38:	6818      	ldr	r0, [r3, #0]
 800db3a:	f7ff bfd3 	b.w	800dae4 <_raise_r>
 800db3e:	bf00      	nop
 800db40:	20000118 	.word	0x20000118

0800db44 <_kill_r>:
 800db44:	b538      	push	{r3, r4, r5, lr}
 800db46:	4d07      	ldr	r5, [pc, #28]	@ (800db64 <_kill_r+0x20>)
 800db48:	2300      	movs	r3, #0
 800db4a:	4604      	mov	r4, r0
 800db4c:	4608      	mov	r0, r1
 800db4e:	4611      	mov	r1, r2
 800db50:	602b      	str	r3, [r5, #0]
 800db52:	f7f4 fee9 	bl	8002928 <_kill>
 800db56:	1c43      	adds	r3, r0, #1
 800db58:	d102      	bne.n	800db60 <_kill_r+0x1c>
 800db5a:	682b      	ldr	r3, [r5, #0]
 800db5c:	b103      	cbz	r3, 800db60 <_kill_r+0x1c>
 800db5e:	6023      	str	r3, [r4, #0]
 800db60:	bd38      	pop	{r3, r4, r5, pc}
 800db62:	bf00      	nop
 800db64:	20002260 	.word	0x20002260

0800db68 <_getpid_r>:
 800db68:	f7f4 bed6 	b.w	8002918 <_getpid>

0800db6c <__swhatbuf_r>:
 800db6c:	b570      	push	{r4, r5, r6, lr}
 800db6e:	460c      	mov	r4, r1
 800db70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db74:	2900      	cmp	r1, #0
 800db76:	b096      	sub	sp, #88	@ 0x58
 800db78:	4615      	mov	r5, r2
 800db7a:	461e      	mov	r6, r3
 800db7c:	da0d      	bge.n	800db9a <__swhatbuf_r+0x2e>
 800db7e:	89a3      	ldrh	r3, [r4, #12]
 800db80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db84:	f04f 0100 	mov.w	r1, #0
 800db88:	bf14      	ite	ne
 800db8a:	2340      	movne	r3, #64	@ 0x40
 800db8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db90:	2000      	movs	r0, #0
 800db92:	6031      	str	r1, [r6, #0]
 800db94:	602b      	str	r3, [r5, #0]
 800db96:	b016      	add	sp, #88	@ 0x58
 800db98:	bd70      	pop	{r4, r5, r6, pc}
 800db9a:	466a      	mov	r2, sp
 800db9c:	f000 f848 	bl	800dc30 <_fstat_r>
 800dba0:	2800      	cmp	r0, #0
 800dba2:	dbec      	blt.n	800db7e <__swhatbuf_r+0x12>
 800dba4:	9901      	ldr	r1, [sp, #4]
 800dba6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dbaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dbae:	4259      	negs	r1, r3
 800dbb0:	4159      	adcs	r1, r3
 800dbb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dbb6:	e7eb      	b.n	800db90 <__swhatbuf_r+0x24>

0800dbb8 <__smakebuf_r>:
 800dbb8:	898b      	ldrh	r3, [r1, #12]
 800dbba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbbc:	079d      	lsls	r5, r3, #30
 800dbbe:	4606      	mov	r6, r0
 800dbc0:	460c      	mov	r4, r1
 800dbc2:	d507      	bpl.n	800dbd4 <__smakebuf_r+0x1c>
 800dbc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dbc8:	6023      	str	r3, [r4, #0]
 800dbca:	6123      	str	r3, [r4, #16]
 800dbcc:	2301      	movs	r3, #1
 800dbce:	6163      	str	r3, [r4, #20]
 800dbd0:	b003      	add	sp, #12
 800dbd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbd4:	ab01      	add	r3, sp, #4
 800dbd6:	466a      	mov	r2, sp
 800dbd8:	f7ff ffc8 	bl	800db6c <__swhatbuf_r>
 800dbdc:	9f00      	ldr	r7, [sp, #0]
 800dbde:	4605      	mov	r5, r0
 800dbe0:	4639      	mov	r1, r7
 800dbe2:	4630      	mov	r0, r6
 800dbe4:	f7fe fecc 	bl	800c980 <_malloc_r>
 800dbe8:	b948      	cbnz	r0, 800dbfe <__smakebuf_r+0x46>
 800dbea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbee:	059a      	lsls	r2, r3, #22
 800dbf0:	d4ee      	bmi.n	800dbd0 <__smakebuf_r+0x18>
 800dbf2:	f023 0303 	bic.w	r3, r3, #3
 800dbf6:	f043 0302 	orr.w	r3, r3, #2
 800dbfa:	81a3      	strh	r3, [r4, #12]
 800dbfc:	e7e2      	b.n	800dbc4 <__smakebuf_r+0xc>
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	6020      	str	r0, [r4, #0]
 800dc02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc06:	81a3      	strh	r3, [r4, #12]
 800dc08:	9b01      	ldr	r3, [sp, #4]
 800dc0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dc0e:	b15b      	cbz	r3, 800dc28 <__smakebuf_r+0x70>
 800dc10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc14:	4630      	mov	r0, r6
 800dc16:	f000 f81d 	bl	800dc54 <_isatty_r>
 800dc1a:	b128      	cbz	r0, 800dc28 <__smakebuf_r+0x70>
 800dc1c:	89a3      	ldrh	r3, [r4, #12]
 800dc1e:	f023 0303 	bic.w	r3, r3, #3
 800dc22:	f043 0301 	orr.w	r3, r3, #1
 800dc26:	81a3      	strh	r3, [r4, #12]
 800dc28:	89a3      	ldrh	r3, [r4, #12]
 800dc2a:	431d      	orrs	r5, r3
 800dc2c:	81a5      	strh	r5, [r4, #12]
 800dc2e:	e7cf      	b.n	800dbd0 <__smakebuf_r+0x18>

0800dc30 <_fstat_r>:
 800dc30:	b538      	push	{r3, r4, r5, lr}
 800dc32:	4d07      	ldr	r5, [pc, #28]	@ (800dc50 <_fstat_r+0x20>)
 800dc34:	2300      	movs	r3, #0
 800dc36:	4604      	mov	r4, r0
 800dc38:	4608      	mov	r0, r1
 800dc3a:	4611      	mov	r1, r2
 800dc3c:	602b      	str	r3, [r5, #0]
 800dc3e:	f7f4 fed3 	bl	80029e8 <_fstat>
 800dc42:	1c43      	adds	r3, r0, #1
 800dc44:	d102      	bne.n	800dc4c <_fstat_r+0x1c>
 800dc46:	682b      	ldr	r3, [r5, #0]
 800dc48:	b103      	cbz	r3, 800dc4c <_fstat_r+0x1c>
 800dc4a:	6023      	str	r3, [r4, #0]
 800dc4c:	bd38      	pop	{r3, r4, r5, pc}
 800dc4e:	bf00      	nop
 800dc50:	20002260 	.word	0x20002260

0800dc54 <_isatty_r>:
 800dc54:	b538      	push	{r3, r4, r5, lr}
 800dc56:	4d06      	ldr	r5, [pc, #24]	@ (800dc70 <_isatty_r+0x1c>)
 800dc58:	2300      	movs	r3, #0
 800dc5a:	4604      	mov	r4, r0
 800dc5c:	4608      	mov	r0, r1
 800dc5e:	602b      	str	r3, [r5, #0]
 800dc60:	f7f4 fed2 	bl	8002a08 <_isatty>
 800dc64:	1c43      	adds	r3, r0, #1
 800dc66:	d102      	bne.n	800dc6e <_isatty_r+0x1a>
 800dc68:	682b      	ldr	r3, [r5, #0]
 800dc6a:	b103      	cbz	r3, 800dc6e <_isatty_r+0x1a>
 800dc6c:	6023      	str	r3, [r4, #0]
 800dc6e:	bd38      	pop	{r3, r4, r5, pc}
 800dc70:	20002260 	.word	0x20002260

0800dc74 <asin>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	ed2d 8b02 	vpush	{d8}
 800dc7a:	ec55 4b10 	vmov	r4, r5, d0
 800dc7e:	f000 f9db 	bl	800e038 <__ieee754_asin>
 800dc82:	4622      	mov	r2, r4
 800dc84:	462b      	mov	r3, r5
 800dc86:	4620      	mov	r0, r4
 800dc88:	4629      	mov	r1, r5
 800dc8a:	eeb0 8a40 	vmov.f32	s16, s0
 800dc8e:	eef0 8a60 	vmov.f32	s17, s1
 800dc92:	f7f2 ff4b 	bl	8000b2c <__aeabi_dcmpun>
 800dc96:	b9a8      	cbnz	r0, 800dcc4 <asin+0x50>
 800dc98:	ec45 4b10 	vmov	d0, r4, r5
 800dc9c:	f000 f84c 	bl	800dd38 <fabs>
 800dca0:	4b0c      	ldr	r3, [pc, #48]	@ (800dcd4 <asin+0x60>)
 800dca2:	ec51 0b10 	vmov	r0, r1, d0
 800dca6:	2200      	movs	r2, #0
 800dca8:	f7f2 ff36 	bl	8000b18 <__aeabi_dcmpgt>
 800dcac:	b150      	cbz	r0, 800dcc4 <asin+0x50>
 800dcae:	f7fd ff5b 	bl	800bb68 <__errno>
 800dcb2:	ecbd 8b02 	vpop	{d8}
 800dcb6:	2321      	movs	r3, #33	@ 0x21
 800dcb8:	6003      	str	r3, [r0, #0]
 800dcba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcbe:	4806      	ldr	r0, [pc, #24]	@ (800dcd8 <asin+0x64>)
 800dcc0:	f000 b8d6 	b.w	800de70 <nan>
 800dcc4:	eeb0 0a48 	vmov.f32	s0, s16
 800dcc8:	eef0 0a68 	vmov.f32	s1, s17
 800dccc:	ecbd 8b02 	vpop	{d8}
 800dcd0:	bd38      	pop	{r3, r4, r5, pc}
 800dcd2:	bf00      	nop
 800dcd4:	3ff00000 	.word	0x3ff00000
 800dcd8:	0800f616 	.word	0x0800f616

0800dcdc <atan2>:
 800dcdc:	f000 bbb0 	b.w	800e440 <__ieee754_atan2>

0800dce0 <sqrt>:
 800dce0:	b538      	push	{r3, r4, r5, lr}
 800dce2:	ed2d 8b02 	vpush	{d8}
 800dce6:	ec55 4b10 	vmov	r4, r5, d0
 800dcea:	f000 f8c9 	bl	800de80 <__ieee754_sqrt>
 800dcee:	4622      	mov	r2, r4
 800dcf0:	462b      	mov	r3, r5
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	4629      	mov	r1, r5
 800dcf6:	eeb0 8a40 	vmov.f32	s16, s0
 800dcfa:	eef0 8a60 	vmov.f32	s17, s1
 800dcfe:	f7f2 ff15 	bl	8000b2c <__aeabi_dcmpun>
 800dd02:	b990      	cbnz	r0, 800dd2a <sqrt+0x4a>
 800dd04:	2200      	movs	r2, #0
 800dd06:	2300      	movs	r3, #0
 800dd08:	4620      	mov	r0, r4
 800dd0a:	4629      	mov	r1, r5
 800dd0c:	f7f2 fee6 	bl	8000adc <__aeabi_dcmplt>
 800dd10:	b158      	cbz	r0, 800dd2a <sqrt+0x4a>
 800dd12:	f7fd ff29 	bl	800bb68 <__errno>
 800dd16:	2321      	movs	r3, #33	@ 0x21
 800dd18:	6003      	str	r3, [r0, #0]
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	4610      	mov	r0, r2
 800dd20:	4619      	mov	r1, r3
 800dd22:	f7f2 fd93 	bl	800084c <__aeabi_ddiv>
 800dd26:	ec41 0b18 	vmov	d8, r0, r1
 800dd2a:	eeb0 0a48 	vmov.f32	s0, s16
 800dd2e:	eef0 0a68 	vmov.f32	s1, s17
 800dd32:	ecbd 8b02 	vpop	{d8}
 800dd36:	bd38      	pop	{r3, r4, r5, pc}

0800dd38 <fabs>:
 800dd38:	ec51 0b10 	vmov	r0, r1, d0
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dd42:	ec43 2b10 	vmov	d0, r2, r3
 800dd46:	4770      	bx	lr

0800dd48 <cosf>:
 800dd48:	ee10 3a10 	vmov	r3, s0
 800dd4c:	b507      	push	{r0, r1, r2, lr}
 800dd4e:	4a1e      	ldr	r2, [pc, #120]	@ (800ddc8 <cosf+0x80>)
 800dd50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd54:	4293      	cmp	r3, r2
 800dd56:	d806      	bhi.n	800dd66 <cosf+0x1e>
 800dd58:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800ddcc <cosf+0x84>
 800dd5c:	b003      	add	sp, #12
 800dd5e:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd62:	f000 bdcd 	b.w	800e900 <__kernel_cosf>
 800dd66:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dd6a:	d304      	bcc.n	800dd76 <cosf+0x2e>
 800dd6c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800dd70:	b003      	add	sp, #12
 800dd72:	f85d fb04 	ldr.w	pc, [sp], #4
 800dd76:	4668      	mov	r0, sp
 800dd78:	f000 fe62 	bl	800ea40 <__ieee754_rem_pio2f>
 800dd7c:	f000 0003 	and.w	r0, r0, #3
 800dd80:	2801      	cmp	r0, #1
 800dd82:	d009      	beq.n	800dd98 <cosf+0x50>
 800dd84:	2802      	cmp	r0, #2
 800dd86:	d010      	beq.n	800ddaa <cosf+0x62>
 800dd88:	b9b0      	cbnz	r0, 800ddb8 <cosf+0x70>
 800dd8a:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd8e:	ed9d 0a00 	vldr	s0, [sp]
 800dd92:	f000 fdb5 	bl	800e900 <__kernel_cosf>
 800dd96:	e7eb      	b.n	800dd70 <cosf+0x28>
 800dd98:	eddd 0a01 	vldr	s1, [sp, #4]
 800dd9c:	ed9d 0a00 	vldr	s0, [sp]
 800dda0:	f000 fe06 	bl	800e9b0 <__kernel_sinf>
 800dda4:	eeb1 0a40 	vneg.f32	s0, s0
 800dda8:	e7e2      	b.n	800dd70 <cosf+0x28>
 800ddaa:	eddd 0a01 	vldr	s1, [sp, #4]
 800ddae:	ed9d 0a00 	vldr	s0, [sp]
 800ddb2:	f000 fda5 	bl	800e900 <__kernel_cosf>
 800ddb6:	e7f5      	b.n	800dda4 <cosf+0x5c>
 800ddb8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ddbc:	ed9d 0a00 	vldr	s0, [sp]
 800ddc0:	2001      	movs	r0, #1
 800ddc2:	f000 fdf5 	bl	800e9b0 <__kernel_sinf>
 800ddc6:	e7d3      	b.n	800dd70 <cosf+0x28>
 800ddc8:	3f490fd8 	.word	0x3f490fd8
 800ddcc:	00000000 	.word	0x00000000

0800ddd0 <fabsf>:
 800ddd0:	ee10 3a10 	vmov	r3, s0
 800ddd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ddd8:	ee00 3a10 	vmov	s0, r3
 800dddc:	4770      	bx	lr
	...

0800dde0 <sinf>:
 800dde0:	ee10 3a10 	vmov	r3, s0
 800dde4:	b507      	push	{r0, r1, r2, lr}
 800dde6:	4a1f      	ldr	r2, [pc, #124]	@ (800de64 <sinf+0x84>)
 800dde8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ddec:	4293      	cmp	r3, r2
 800ddee:	d807      	bhi.n	800de00 <sinf+0x20>
 800ddf0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800de68 <sinf+0x88>
 800ddf4:	2000      	movs	r0, #0
 800ddf6:	b003      	add	sp, #12
 800ddf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddfc:	f000 bdd8 	b.w	800e9b0 <__kernel_sinf>
 800de00:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800de04:	d304      	bcc.n	800de10 <sinf+0x30>
 800de06:	ee30 0a40 	vsub.f32	s0, s0, s0
 800de0a:	b003      	add	sp, #12
 800de0c:	f85d fb04 	ldr.w	pc, [sp], #4
 800de10:	4668      	mov	r0, sp
 800de12:	f000 fe15 	bl	800ea40 <__ieee754_rem_pio2f>
 800de16:	f000 0003 	and.w	r0, r0, #3
 800de1a:	2801      	cmp	r0, #1
 800de1c:	d00a      	beq.n	800de34 <sinf+0x54>
 800de1e:	2802      	cmp	r0, #2
 800de20:	d00f      	beq.n	800de42 <sinf+0x62>
 800de22:	b9c0      	cbnz	r0, 800de56 <sinf+0x76>
 800de24:	eddd 0a01 	vldr	s1, [sp, #4]
 800de28:	ed9d 0a00 	vldr	s0, [sp]
 800de2c:	2001      	movs	r0, #1
 800de2e:	f000 fdbf 	bl	800e9b0 <__kernel_sinf>
 800de32:	e7ea      	b.n	800de0a <sinf+0x2a>
 800de34:	eddd 0a01 	vldr	s1, [sp, #4]
 800de38:	ed9d 0a00 	vldr	s0, [sp]
 800de3c:	f000 fd60 	bl	800e900 <__kernel_cosf>
 800de40:	e7e3      	b.n	800de0a <sinf+0x2a>
 800de42:	eddd 0a01 	vldr	s1, [sp, #4]
 800de46:	ed9d 0a00 	vldr	s0, [sp]
 800de4a:	2001      	movs	r0, #1
 800de4c:	f000 fdb0 	bl	800e9b0 <__kernel_sinf>
 800de50:	eeb1 0a40 	vneg.f32	s0, s0
 800de54:	e7d9      	b.n	800de0a <sinf+0x2a>
 800de56:	eddd 0a01 	vldr	s1, [sp, #4]
 800de5a:	ed9d 0a00 	vldr	s0, [sp]
 800de5e:	f000 fd4f 	bl	800e900 <__kernel_cosf>
 800de62:	e7f5      	b.n	800de50 <sinf+0x70>
 800de64:	3f490fd8 	.word	0x3f490fd8
	...

0800de70 <nan>:
 800de70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800de78 <nan+0x8>
 800de74:	4770      	bx	lr
 800de76:	bf00      	nop
 800de78:	00000000 	.word	0x00000000
 800de7c:	7ff80000 	.word	0x7ff80000

0800de80 <__ieee754_sqrt>:
 800de80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	4a68      	ldr	r2, [pc, #416]	@ (800e028 <__ieee754_sqrt+0x1a8>)
 800de86:	ec55 4b10 	vmov	r4, r5, d0
 800de8a:	43aa      	bics	r2, r5
 800de8c:	462b      	mov	r3, r5
 800de8e:	4621      	mov	r1, r4
 800de90:	d110      	bne.n	800deb4 <__ieee754_sqrt+0x34>
 800de92:	4622      	mov	r2, r4
 800de94:	4620      	mov	r0, r4
 800de96:	4629      	mov	r1, r5
 800de98:	f7f2 fbae 	bl	80005f8 <__aeabi_dmul>
 800de9c:	4602      	mov	r2, r0
 800de9e:	460b      	mov	r3, r1
 800dea0:	4620      	mov	r0, r4
 800dea2:	4629      	mov	r1, r5
 800dea4:	f7f2 f9f2 	bl	800028c <__adddf3>
 800dea8:	4604      	mov	r4, r0
 800deaa:	460d      	mov	r5, r1
 800deac:	ec45 4b10 	vmov	d0, r4, r5
 800deb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deb4:	2d00      	cmp	r5, #0
 800deb6:	dc0e      	bgt.n	800ded6 <__ieee754_sqrt+0x56>
 800deb8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800debc:	4322      	orrs	r2, r4
 800debe:	d0f5      	beq.n	800deac <__ieee754_sqrt+0x2c>
 800dec0:	b19d      	cbz	r5, 800deea <__ieee754_sqrt+0x6a>
 800dec2:	4622      	mov	r2, r4
 800dec4:	4620      	mov	r0, r4
 800dec6:	4629      	mov	r1, r5
 800dec8:	f7f2 f9de 	bl	8000288 <__aeabi_dsub>
 800decc:	4602      	mov	r2, r0
 800dece:	460b      	mov	r3, r1
 800ded0:	f7f2 fcbc 	bl	800084c <__aeabi_ddiv>
 800ded4:	e7e8      	b.n	800dea8 <__ieee754_sqrt+0x28>
 800ded6:	152a      	asrs	r2, r5, #20
 800ded8:	d115      	bne.n	800df06 <__ieee754_sqrt+0x86>
 800deda:	2000      	movs	r0, #0
 800dedc:	e009      	b.n	800def2 <__ieee754_sqrt+0x72>
 800dede:	0acb      	lsrs	r3, r1, #11
 800dee0:	3a15      	subs	r2, #21
 800dee2:	0549      	lsls	r1, r1, #21
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d0fa      	beq.n	800dede <__ieee754_sqrt+0x5e>
 800dee8:	e7f7      	b.n	800deda <__ieee754_sqrt+0x5a>
 800deea:	462a      	mov	r2, r5
 800deec:	e7fa      	b.n	800dee4 <__ieee754_sqrt+0x64>
 800deee:	005b      	lsls	r3, r3, #1
 800def0:	3001      	adds	r0, #1
 800def2:	02dc      	lsls	r4, r3, #11
 800def4:	d5fb      	bpl.n	800deee <__ieee754_sqrt+0x6e>
 800def6:	1e44      	subs	r4, r0, #1
 800def8:	1b12      	subs	r2, r2, r4
 800defa:	f1c0 0420 	rsb	r4, r0, #32
 800defe:	fa21 f404 	lsr.w	r4, r1, r4
 800df02:	4323      	orrs	r3, r4
 800df04:	4081      	lsls	r1, r0
 800df06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df0a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800df0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df12:	07d2      	lsls	r2, r2, #31
 800df14:	bf5c      	itt	pl
 800df16:	005b      	lslpl	r3, r3, #1
 800df18:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800df1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800df20:	bf58      	it	pl
 800df22:	0049      	lslpl	r1, r1, #1
 800df24:	2600      	movs	r6, #0
 800df26:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800df2a:	106d      	asrs	r5, r5, #1
 800df2c:	0049      	lsls	r1, r1, #1
 800df2e:	2016      	movs	r0, #22
 800df30:	4632      	mov	r2, r6
 800df32:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800df36:	1917      	adds	r7, r2, r4
 800df38:	429f      	cmp	r7, r3
 800df3a:	bfde      	ittt	le
 800df3c:	193a      	addle	r2, r7, r4
 800df3e:	1bdb      	suble	r3, r3, r7
 800df40:	1936      	addle	r6, r6, r4
 800df42:	0fcf      	lsrs	r7, r1, #31
 800df44:	3801      	subs	r0, #1
 800df46:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800df4a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800df4e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800df52:	d1f0      	bne.n	800df36 <__ieee754_sqrt+0xb6>
 800df54:	4604      	mov	r4, r0
 800df56:	2720      	movs	r7, #32
 800df58:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800df5c:	429a      	cmp	r2, r3
 800df5e:	eb00 0e0c 	add.w	lr, r0, ip
 800df62:	db02      	blt.n	800df6a <__ieee754_sqrt+0xea>
 800df64:	d113      	bne.n	800df8e <__ieee754_sqrt+0x10e>
 800df66:	458e      	cmp	lr, r1
 800df68:	d811      	bhi.n	800df8e <__ieee754_sqrt+0x10e>
 800df6a:	f1be 0f00 	cmp.w	lr, #0
 800df6e:	eb0e 000c 	add.w	r0, lr, ip
 800df72:	da42      	bge.n	800dffa <__ieee754_sqrt+0x17a>
 800df74:	2800      	cmp	r0, #0
 800df76:	db40      	blt.n	800dffa <__ieee754_sqrt+0x17a>
 800df78:	f102 0801 	add.w	r8, r2, #1
 800df7c:	1a9b      	subs	r3, r3, r2
 800df7e:	458e      	cmp	lr, r1
 800df80:	bf88      	it	hi
 800df82:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800df86:	eba1 010e 	sub.w	r1, r1, lr
 800df8a:	4464      	add	r4, ip
 800df8c:	4642      	mov	r2, r8
 800df8e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800df92:	3f01      	subs	r7, #1
 800df94:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800df98:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800df9c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800dfa0:	d1dc      	bne.n	800df5c <__ieee754_sqrt+0xdc>
 800dfa2:	4319      	orrs	r1, r3
 800dfa4:	d01b      	beq.n	800dfde <__ieee754_sqrt+0x15e>
 800dfa6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800e02c <__ieee754_sqrt+0x1ac>
 800dfaa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800e030 <__ieee754_sqrt+0x1b0>
 800dfae:	e9da 0100 	ldrd	r0, r1, [sl]
 800dfb2:	e9db 2300 	ldrd	r2, r3, [fp]
 800dfb6:	f7f2 f967 	bl	8000288 <__aeabi_dsub>
 800dfba:	e9da 8900 	ldrd	r8, r9, [sl]
 800dfbe:	4602      	mov	r2, r0
 800dfc0:	460b      	mov	r3, r1
 800dfc2:	4640      	mov	r0, r8
 800dfc4:	4649      	mov	r1, r9
 800dfc6:	f7f2 fd93 	bl	8000af0 <__aeabi_dcmple>
 800dfca:	b140      	cbz	r0, 800dfde <__ieee754_sqrt+0x15e>
 800dfcc:	f1b4 3fff 	cmp.w	r4, #4294967295
 800dfd0:	e9da 0100 	ldrd	r0, r1, [sl]
 800dfd4:	e9db 2300 	ldrd	r2, r3, [fp]
 800dfd8:	d111      	bne.n	800dffe <__ieee754_sqrt+0x17e>
 800dfda:	3601      	adds	r6, #1
 800dfdc:	463c      	mov	r4, r7
 800dfde:	1072      	asrs	r2, r6, #1
 800dfe0:	0863      	lsrs	r3, r4, #1
 800dfe2:	07f1      	lsls	r1, r6, #31
 800dfe4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800dfe8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800dfec:	bf48      	it	mi
 800dfee:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800dff2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800dff6:	4618      	mov	r0, r3
 800dff8:	e756      	b.n	800dea8 <__ieee754_sqrt+0x28>
 800dffa:	4690      	mov	r8, r2
 800dffc:	e7be      	b.n	800df7c <__ieee754_sqrt+0xfc>
 800dffe:	f7f2 f945 	bl	800028c <__adddf3>
 800e002:	e9da 8900 	ldrd	r8, r9, [sl]
 800e006:	4602      	mov	r2, r0
 800e008:	460b      	mov	r3, r1
 800e00a:	4640      	mov	r0, r8
 800e00c:	4649      	mov	r1, r9
 800e00e:	f7f2 fd65 	bl	8000adc <__aeabi_dcmplt>
 800e012:	b120      	cbz	r0, 800e01e <__ieee754_sqrt+0x19e>
 800e014:	1ca0      	adds	r0, r4, #2
 800e016:	bf08      	it	eq
 800e018:	3601      	addeq	r6, #1
 800e01a:	3402      	adds	r4, #2
 800e01c:	e7df      	b.n	800dfde <__ieee754_sqrt+0x15e>
 800e01e:	1c63      	adds	r3, r4, #1
 800e020:	f023 0401 	bic.w	r4, r3, #1
 800e024:	e7db      	b.n	800dfde <__ieee754_sqrt+0x15e>
 800e026:	bf00      	nop
 800e028:	7ff00000 	.word	0x7ff00000
 800e02c:	200002e0 	.word	0x200002e0
 800e030:	200002d8 	.word	0x200002d8
 800e034:	00000000 	.word	0x00000000

0800e038 <__ieee754_asin>:
 800e038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e03c:	ec55 4b10 	vmov	r4, r5, d0
 800e040:	4bc7      	ldr	r3, [pc, #796]	@ (800e360 <__ieee754_asin+0x328>)
 800e042:	b087      	sub	sp, #28
 800e044:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e048:	429e      	cmp	r6, r3
 800e04a:	9501      	str	r5, [sp, #4]
 800e04c:	d92d      	bls.n	800e0aa <__ieee754_asin+0x72>
 800e04e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800e052:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800e056:	4326      	orrs	r6, r4
 800e058:	d116      	bne.n	800e088 <__ieee754_asin+0x50>
 800e05a:	a3a7      	add	r3, pc, #668	@ (adr r3, 800e2f8 <__ieee754_asin+0x2c0>)
 800e05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e060:	4620      	mov	r0, r4
 800e062:	4629      	mov	r1, r5
 800e064:	f7f2 fac8 	bl	80005f8 <__aeabi_dmul>
 800e068:	a3a5      	add	r3, pc, #660	@ (adr r3, 800e300 <__ieee754_asin+0x2c8>)
 800e06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e06e:	4606      	mov	r6, r0
 800e070:	460f      	mov	r7, r1
 800e072:	4620      	mov	r0, r4
 800e074:	4629      	mov	r1, r5
 800e076:	f7f2 fabf 	bl	80005f8 <__aeabi_dmul>
 800e07a:	4602      	mov	r2, r0
 800e07c:	460b      	mov	r3, r1
 800e07e:	4630      	mov	r0, r6
 800e080:	4639      	mov	r1, r7
 800e082:	f7f2 f903 	bl	800028c <__adddf3>
 800e086:	e009      	b.n	800e09c <__ieee754_asin+0x64>
 800e088:	4622      	mov	r2, r4
 800e08a:	462b      	mov	r3, r5
 800e08c:	4620      	mov	r0, r4
 800e08e:	4629      	mov	r1, r5
 800e090:	f7f2 f8fa 	bl	8000288 <__aeabi_dsub>
 800e094:	4602      	mov	r2, r0
 800e096:	460b      	mov	r3, r1
 800e098:	f7f2 fbd8 	bl	800084c <__aeabi_ddiv>
 800e09c:	4604      	mov	r4, r0
 800e09e:	460d      	mov	r5, r1
 800e0a0:	ec45 4b10 	vmov	d0, r4, r5
 800e0a4:	b007      	add	sp, #28
 800e0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0aa:	4bae      	ldr	r3, [pc, #696]	@ (800e364 <__ieee754_asin+0x32c>)
 800e0ac:	429e      	cmp	r6, r3
 800e0ae:	d810      	bhi.n	800e0d2 <__ieee754_asin+0x9a>
 800e0b0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800e0b4:	f080 80ad 	bcs.w	800e212 <__ieee754_asin+0x1da>
 800e0b8:	a393      	add	r3, pc, #588	@ (adr r3, 800e308 <__ieee754_asin+0x2d0>)
 800e0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0be:	4620      	mov	r0, r4
 800e0c0:	4629      	mov	r1, r5
 800e0c2:	f7f2 f8e3 	bl	800028c <__adddf3>
 800e0c6:	4ba8      	ldr	r3, [pc, #672]	@ (800e368 <__ieee754_asin+0x330>)
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	f7f2 fd25 	bl	8000b18 <__aeabi_dcmpgt>
 800e0ce:	2800      	cmp	r0, #0
 800e0d0:	d1e6      	bne.n	800e0a0 <__ieee754_asin+0x68>
 800e0d2:	ec45 4b10 	vmov	d0, r4, r5
 800e0d6:	f7ff fe2f 	bl	800dd38 <fabs>
 800e0da:	49a3      	ldr	r1, [pc, #652]	@ (800e368 <__ieee754_asin+0x330>)
 800e0dc:	ec53 2b10 	vmov	r2, r3, d0
 800e0e0:	2000      	movs	r0, #0
 800e0e2:	f7f2 f8d1 	bl	8000288 <__aeabi_dsub>
 800e0e6:	4ba1      	ldr	r3, [pc, #644]	@ (800e36c <__ieee754_asin+0x334>)
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	f7f2 fa85 	bl	80005f8 <__aeabi_dmul>
 800e0ee:	a388      	add	r3, pc, #544	@ (adr r3, 800e310 <__ieee754_asin+0x2d8>)
 800e0f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f4:	4604      	mov	r4, r0
 800e0f6:	460d      	mov	r5, r1
 800e0f8:	f7f2 fa7e 	bl	80005f8 <__aeabi_dmul>
 800e0fc:	a386      	add	r3, pc, #536	@ (adr r3, 800e318 <__ieee754_asin+0x2e0>)
 800e0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e102:	f7f2 f8c3 	bl	800028c <__adddf3>
 800e106:	4622      	mov	r2, r4
 800e108:	462b      	mov	r3, r5
 800e10a:	f7f2 fa75 	bl	80005f8 <__aeabi_dmul>
 800e10e:	a384      	add	r3, pc, #528	@ (adr r3, 800e320 <__ieee754_asin+0x2e8>)
 800e110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e114:	f7f2 f8b8 	bl	8000288 <__aeabi_dsub>
 800e118:	4622      	mov	r2, r4
 800e11a:	462b      	mov	r3, r5
 800e11c:	f7f2 fa6c 	bl	80005f8 <__aeabi_dmul>
 800e120:	a381      	add	r3, pc, #516	@ (adr r3, 800e328 <__ieee754_asin+0x2f0>)
 800e122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e126:	f7f2 f8b1 	bl	800028c <__adddf3>
 800e12a:	4622      	mov	r2, r4
 800e12c:	462b      	mov	r3, r5
 800e12e:	f7f2 fa63 	bl	80005f8 <__aeabi_dmul>
 800e132:	a37f      	add	r3, pc, #508	@ (adr r3, 800e330 <__ieee754_asin+0x2f8>)
 800e134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e138:	f7f2 f8a6 	bl	8000288 <__aeabi_dsub>
 800e13c:	4622      	mov	r2, r4
 800e13e:	462b      	mov	r3, r5
 800e140:	f7f2 fa5a 	bl	80005f8 <__aeabi_dmul>
 800e144:	a37c      	add	r3, pc, #496	@ (adr r3, 800e338 <__ieee754_asin+0x300>)
 800e146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e14a:	f7f2 f89f 	bl	800028c <__adddf3>
 800e14e:	4622      	mov	r2, r4
 800e150:	462b      	mov	r3, r5
 800e152:	f7f2 fa51 	bl	80005f8 <__aeabi_dmul>
 800e156:	a37a      	add	r3, pc, #488	@ (adr r3, 800e340 <__ieee754_asin+0x308>)
 800e158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e15c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e160:	4620      	mov	r0, r4
 800e162:	4629      	mov	r1, r5
 800e164:	f7f2 fa48 	bl	80005f8 <__aeabi_dmul>
 800e168:	a377      	add	r3, pc, #476	@ (adr r3, 800e348 <__ieee754_asin+0x310>)
 800e16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16e:	f7f2 f88b 	bl	8000288 <__aeabi_dsub>
 800e172:	4622      	mov	r2, r4
 800e174:	462b      	mov	r3, r5
 800e176:	f7f2 fa3f 	bl	80005f8 <__aeabi_dmul>
 800e17a:	a375      	add	r3, pc, #468	@ (adr r3, 800e350 <__ieee754_asin+0x318>)
 800e17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e180:	f7f2 f884 	bl	800028c <__adddf3>
 800e184:	4622      	mov	r2, r4
 800e186:	462b      	mov	r3, r5
 800e188:	f7f2 fa36 	bl	80005f8 <__aeabi_dmul>
 800e18c:	a372      	add	r3, pc, #456	@ (adr r3, 800e358 <__ieee754_asin+0x320>)
 800e18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e192:	f7f2 f879 	bl	8000288 <__aeabi_dsub>
 800e196:	4622      	mov	r2, r4
 800e198:	462b      	mov	r3, r5
 800e19a:	f7f2 fa2d 	bl	80005f8 <__aeabi_dmul>
 800e19e:	4b72      	ldr	r3, [pc, #456]	@ (800e368 <__ieee754_asin+0x330>)
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	f7f2 f873 	bl	800028c <__adddf3>
 800e1a6:	ec45 4b10 	vmov	d0, r4, r5
 800e1aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1ae:	f7ff fe67 	bl	800de80 <__ieee754_sqrt>
 800e1b2:	4b6f      	ldr	r3, [pc, #444]	@ (800e370 <__ieee754_asin+0x338>)
 800e1b4:	429e      	cmp	r6, r3
 800e1b6:	ec5b ab10 	vmov	sl, fp, d0
 800e1ba:	f240 80db 	bls.w	800e374 <__ieee754_asin+0x33c>
 800e1be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e1c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1c6:	f7f2 fb41 	bl	800084c <__aeabi_ddiv>
 800e1ca:	4652      	mov	r2, sl
 800e1cc:	465b      	mov	r3, fp
 800e1ce:	f7f2 fa13 	bl	80005f8 <__aeabi_dmul>
 800e1d2:	4652      	mov	r2, sl
 800e1d4:	465b      	mov	r3, fp
 800e1d6:	f7f2 f859 	bl	800028c <__adddf3>
 800e1da:	4602      	mov	r2, r0
 800e1dc:	460b      	mov	r3, r1
 800e1de:	f7f2 f855 	bl	800028c <__adddf3>
 800e1e2:	a347      	add	r3, pc, #284	@ (adr r3, 800e300 <__ieee754_asin+0x2c8>)
 800e1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e8:	f7f2 f84e 	bl	8000288 <__aeabi_dsub>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	a141      	add	r1, pc, #260	@ (adr r1, 800e2f8 <__ieee754_asin+0x2c0>)
 800e1f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1f6:	f7f2 f847 	bl	8000288 <__aeabi_dsub>
 800e1fa:	9b01      	ldr	r3, [sp, #4]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	bfdc      	itt	le
 800e200:	4602      	movle	r2, r0
 800e202:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800e206:	4604      	mov	r4, r0
 800e208:	460d      	mov	r5, r1
 800e20a:	bfdc      	itt	le
 800e20c:	4614      	movle	r4, r2
 800e20e:	461d      	movle	r5, r3
 800e210:	e746      	b.n	800e0a0 <__ieee754_asin+0x68>
 800e212:	4622      	mov	r2, r4
 800e214:	462b      	mov	r3, r5
 800e216:	4620      	mov	r0, r4
 800e218:	4629      	mov	r1, r5
 800e21a:	f7f2 f9ed 	bl	80005f8 <__aeabi_dmul>
 800e21e:	a33c      	add	r3, pc, #240	@ (adr r3, 800e310 <__ieee754_asin+0x2d8>)
 800e220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e224:	4606      	mov	r6, r0
 800e226:	460f      	mov	r7, r1
 800e228:	f7f2 f9e6 	bl	80005f8 <__aeabi_dmul>
 800e22c:	a33a      	add	r3, pc, #232	@ (adr r3, 800e318 <__ieee754_asin+0x2e0>)
 800e22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e232:	f7f2 f82b 	bl	800028c <__adddf3>
 800e236:	4632      	mov	r2, r6
 800e238:	463b      	mov	r3, r7
 800e23a:	f7f2 f9dd 	bl	80005f8 <__aeabi_dmul>
 800e23e:	a338      	add	r3, pc, #224	@ (adr r3, 800e320 <__ieee754_asin+0x2e8>)
 800e240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e244:	f7f2 f820 	bl	8000288 <__aeabi_dsub>
 800e248:	4632      	mov	r2, r6
 800e24a:	463b      	mov	r3, r7
 800e24c:	f7f2 f9d4 	bl	80005f8 <__aeabi_dmul>
 800e250:	a335      	add	r3, pc, #212	@ (adr r3, 800e328 <__ieee754_asin+0x2f0>)
 800e252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e256:	f7f2 f819 	bl	800028c <__adddf3>
 800e25a:	4632      	mov	r2, r6
 800e25c:	463b      	mov	r3, r7
 800e25e:	f7f2 f9cb 	bl	80005f8 <__aeabi_dmul>
 800e262:	a333      	add	r3, pc, #204	@ (adr r3, 800e330 <__ieee754_asin+0x2f8>)
 800e264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e268:	f7f2 f80e 	bl	8000288 <__aeabi_dsub>
 800e26c:	4632      	mov	r2, r6
 800e26e:	463b      	mov	r3, r7
 800e270:	f7f2 f9c2 	bl	80005f8 <__aeabi_dmul>
 800e274:	a330      	add	r3, pc, #192	@ (adr r3, 800e338 <__ieee754_asin+0x300>)
 800e276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27a:	f7f2 f807 	bl	800028c <__adddf3>
 800e27e:	4632      	mov	r2, r6
 800e280:	463b      	mov	r3, r7
 800e282:	f7f2 f9b9 	bl	80005f8 <__aeabi_dmul>
 800e286:	a32e      	add	r3, pc, #184	@ (adr r3, 800e340 <__ieee754_asin+0x308>)
 800e288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28c:	4680      	mov	r8, r0
 800e28e:	4689      	mov	r9, r1
 800e290:	4630      	mov	r0, r6
 800e292:	4639      	mov	r1, r7
 800e294:	f7f2 f9b0 	bl	80005f8 <__aeabi_dmul>
 800e298:	a32b      	add	r3, pc, #172	@ (adr r3, 800e348 <__ieee754_asin+0x310>)
 800e29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29e:	f7f1 fff3 	bl	8000288 <__aeabi_dsub>
 800e2a2:	4632      	mov	r2, r6
 800e2a4:	463b      	mov	r3, r7
 800e2a6:	f7f2 f9a7 	bl	80005f8 <__aeabi_dmul>
 800e2aa:	a329      	add	r3, pc, #164	@ (adr r3, 800e350 <__ieee754_asin+0x318>)
 800e2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b0:	f7f1 ffec 	bl	800028c <__adddf3>
 800e2b4:	4632      	mov	r2, r6
 800e2b6:	463b      	mov	r3, r7
 800e2b8:	f7f2 f99e 	bl	80005f8 <__aeabi_dmul>
 800e2bc:	a326      	add	r3, pc, #152	@ (adr r3, 800e358 <__ieee754_asin+0x320>)
 800e2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c2:	f7f1 ffe1 	bl	8000288 <__aeabi_dsub>
 800e2c6:	4632      	mov	r2, r6
 800e2c8:	463b      	mov	r3, r7
 800e2ca:	f7f2 f995 	bl	80005f8 <__aeabi_dmul>
 800e2ce:	4b26      	ldr	r3, [pc, #152]	@ (800e368 <__ieee754_asin+0x330>)
 800e2d0:	2200      	movs	r2, #0
 800e2d2:	f7f1 ffdb 	bl	800028c <__adddf3>
 800e2d6:	4602      	mov	r2, r0
 800e2d8:	460b      	mov	r3, r1
 800e2da:	4640      	mov	r0, r8
 800e2dc:	4649      	mov	r1, r9
 800e2de:	f7f2 fab5 	bl	800084c <__aeabi_ddiv>
 800e2e2:	4622      	mov	r2, r4
 800e2e4:	462b      	mov	r3, r5
 800e2e6:	f7f2 f987 	bl	80005f8 <__aeabi_dmul>
 800e2ea:	4602      	mov	r2, r0
 800e2ec:	460b      	mov	r3, r1
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	4629      	mov	r1, r5
 800e2f2:	e6c6      	b.n	800e082 <__ieee754_asin+0x4a>
 800e2f4:	f3af 8000 	nop.w
 800e2f8:	54442d18 	.word	0x54442d18
 800e2fc:	3ff921fb 	.word	0x3ff921fb
 800e300:	33145c07 	.word	0x33145c07
 800e304:	3c91a626 	.word	0x3c91a626
 800e308:	8800759c 	.word	0x8800759c
 800e30c:	7e37e43c 	.word	0x7e37e43c
 800e310:	0dfdf709 	.word	0x0dfdf709
 800e314:	3f023de1 	.word	0x3f023de1
 800e318:	7501b288 	.word	0x7501b288
 800e31c:	3f49efe0 	.word	0x3f49efe0
 800e320:	b5688f3b 	.word	0xb5688f3b
 800e324:	3fa48228 	.word	0x3fa48228
 800e328:	0e884455 	.word	0x0e884455
 800e32c:	3fc9c155 	.word	0x3fc9c155
 800e330:	03eb6f7d 	.word	0x03eb6f7d
 800e334:	3fd4d612 	.word	0x3fd4d612
 800e338:	55555555 	.word	0x55555555
 800e33c:	3fc55555 	.word	0x3fc55555
 800e340:	b12e9282 	.word	0xb12e9282
 800e344:	3fb3b8c5 	.word	0x3fb3b8c5
 800e348:	1b8d0159 	.word	0x1b8d0159
 800e34c:	3fe6066c 	.word	0x3fe6066c
 800e350:	9c598ac8 	.word	0x9c598ac8
 800e354:	40002ae5 	.word	0x40002ae5
 800e358:	1c8a2d4b 	.word	0x1c8a2d4b
 800e35c:	40033a27 	.word	0x40033a27
 800e360:	3fefffff 	.word	0x3fefffff
 800e364:	3fdfffff 	.word	0x3fdfffff
 800e368:	3ff00000 	.word	0x3ff00000
 800e36c:	3fe00000 	.word	0x3fe00000
 800e370:	3fef3332 	.word	0x3fef3332
 800e374:	4652      	mov	r2, sl
 800e376:	465b      	mov	r3, fp
 800e378:	4650      	mov	r0, sl
 800e37a:	4659      	mov	r1, fp
 800e37c:	f7f1 ff86 	bl	800028c <__adddf3>
 800e380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e384:	4606      	mov	r6, r0
 800e386:	460f      	mov	r7, r1
 800e388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e38c:	f7f2 fa5e 	bl	800084c <__aeabi_ddiv>
 800e390:	4602      	mov	r2, r0
 800e392:	460b      	mov	r3, r1
 800e394:	4630      	mov	r0, r6
 800e396:	4639      	mov	r1, r7
 800e398:	f7f2 f92e 	bl	80005f8 <__aeabi_dmul>
 800e39c:	f04f 0800 	mov.w	r8, #0
 800e3a0:	4606      	mov	r6, r0
 800e3a2:	460f      	mov	r7, r1
 800e3a4:	4642      	mov	r2, r8
 800e3a6:	465b      	mov	r3, fp
 800e3a8:	4640      	mov	r0, r8
 800e3aa:	4659      	mov	r1, fp
 800e3ac:	f7f2 f924 	bl	80005f8 <__aeabi_dmul>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	4620      	mov	r0, r4
 800e3b6:	4629      	mov	r1, r5
 800e3b8:	f7f1 ff66 	bl	8000288 <__aeabi_dsub>
 800e3bc:	4642      	mov	r2, r8
 800e3be:	4604      	mov	r4, r0
 800e3c0:	460d      	mov	r5, r1
 800e3c2:	465b      	mov	r3, fp
 800e3c4:	4650      	mov	r0, sl
 800e3c6:	4659      	mov	r1, fp
 800e3c8:	f7f1 ff60 	bl	800028c <__adddf3>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	460b      	mov	r3, r1
 800e3d0:	4620      	mov	r0, r4
 800e3d2:	4629      	mov	r1, r5
 800e3d4:	f7f2 fa3a 	bl	800084c <__aeabi_ddiv>
 800e3d8:	4602      	mov	r2, r0
 800e3da:	460b      	mov	r3, r1
 800e3dc:	f7f1 ff56 	bl	800028c <__adddf3>
 800e3e0:	4602      	mov	r2, r0
 800e3e2:	460b      	mov	r3, r1
 800e3e4:	a112      	add	r1, pc, #72	@ (adr r1, 800e430 <__ieee754_asin+0x3f8>)
 800e3e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3ea:	f7f1 ff4d 	bl	8000288 <__aeabi_dsub>
 800e3ee:	4602      	mov	r2, r0
 800e3f0:	460b      	mov	r3, r1
 800e3f2:	4630      	mov	r0, r6
 800e3f4:	4639      	mov	r1, r7
 800e3f6:	f7f1 ff47 	bl	8000288 <__aeabi_dsub>
 800e3fa:	4642      	mov	r2, r8
 800e3fc:	4604      	mov	r4, r0
 800e3fe:	460d      	mov	r5, r1
 800e400:	465b      	mov	r3, fp
 800e402:	4640      	mov	r0, r8
 800e404:	4659      	mov	r1, fp
 800e406:	f7f1 ff41 	bl	800028c <__adddf3>
 800e40a:	4602      	mov	r2, r0
 800e40c:	460b      	mov	r3, r1
 800e40e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e438 <__ieee754_asin+0x400>)
 800e410:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e414:	f7f1 ff38 	bl	8000288 <__aeabi_dsub>
 800e418:	4602      	mov	r2, r0
 800e41a:	460b      	mov	r3, r1
 800e41c:	4620      	mov	r0, r4
 800e41e:	4629      	mov	r1, r5
 800e420:	f7f1 ff32 	bl	8000288 <__aeabi_dsub>
 800e424:	4602      	mov	r2, r0
 800e426:	460b      	mov	r3, r1
 800e428:	a103      	add	r1, pc, #12	@ (adr r1, 800e438 <__ieee754_asin+0x400>)
 800e42a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e42e:	e6e2      	b.n	800e1f6 <__ieee754_asin+0x1be>
 800e430:	33145c07 	.word	0x33145c07
 800e434:	3c91a626 	.word	0x3c91a626
 800e438:	54442d18 	.word	0x54442d18
 800e43c:	3fe921fb 	.word	0x3fe921fb

0800e440 <__ieee754_atan2>:
 800e440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e444:	ec57 6b11 	vmov	r6, r7, d1
 800e448:	4273      	negs	r3, r6
 800e44a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800e5c8 <__ieee754_atan2+0x188>
 800e44e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800e452:	4333      	orrs	r3, r6
 800e454:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e458:	4543      	cmp	r3, r8
 800e45a:	ec51 0b10 	vmov	r0, r1, d0
 800e45e:	4635      	mov	r5, r6
 800e460:	d809      	bhi.n	800e476 <__ieee754_atan2+0x36>
 800e462:	4244      	negs	r4, r0
 800e464:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e468:	4304      	orrs	r4, r0
 800e46a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e46e:	4544      	cmp	r4, r8
 800e470:	468e      	mov	lr, r1
 800e472:	4681      	mov	r9, r0
 800e474:	d907      	bls.n	800e486 <__ieee754_atan2+0x46>
 800e476:	4632      	mov	r2, r6
 800e478:	463b      	mov	r3, r7
 800e47a:	f7f1 ff07 	bl	800028c <__adddf3>
 800e47e:	ec41 0b10 	vmov	d0, r0, r1
 800e482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e486:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800e48a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800e48e:	4334      	orrs	r4, r6
 800e490:	d103      	bne.n	800e49a <__ieee754_atan2+0x5a>
 800e492:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e496:	f000 b89b 	b.w	800e5d0 <atan>
 800e49a:	17bc      	asrs	r4, r7, #30
 800e49c:	f004 0402 	and.w	r4, r4, #2
 800e4a0:	ea53 0909 	orrs.w	r9, r3, r9
 800e4a4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e4a8:	d107      	bne.n	800e4ba <__ieee754_atan2+0x7a>
 800e4aa:	2c02      	cmp	r4, #2
 800e4ac:	d05f      	beq.n	800e56e <__ieee754_atan2+0x12e>
 800e4ae:	2c03      	cmp	r4, #3
 800e4b0:	d1e5      	bne.n	800e47e <__ieee754_atan2+0x3e>
 800e4b2:	a141      	add	r1, pc, #260	@ (adr r1, 800e5b8 <__ieee754_atan2+0x178>)
 800e4b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4b8:	e7e1      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e4ba:	4315      	orrs	r5, r2
 800e4bc:	d106      	bne.n	800e4cc <__ieee754_atan2+0x8c>
 800e4be:	f1be 0f00 	cmp.w	lr, #0
 800e4c2:	da5f      	bge.n	800e584 <__ieee754_atan2+0x144>
 800e4c4:	a13e      	add	r1, pc, #248	@ (adr r1, 800e5c0 <__ieee754_atan2+0x180>)
 800e4c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e4ca:	e7d8      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e4cc:	4542      	cmp	r2, r8
 800e4ce:	d10f      	bne.n	800e4f0 <__ieee754_atan2+0xb0>
 800e4d0:	4293      	cmp	r3, r2
 800e4d2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e4d6:	d107      	bne.n	800e4e8 <__ieee754_atan2+0xa8>
 800e4d8:	2c02      	cmp	r4, #2
 800e4da:	d84c      	bhi.n	800e576 <__ieee754_atan2+0x136>
 800e4dc:	4b34      	ldr	r3, [pc, #208]	@ (800e5b0 <__ieee754_atan2+0x170>)
 800e4de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e4e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e4e6:	e7ca      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e4e8:	2c02      	cmp	r4, #2
 800e4ea:	d848      	bhi.n	800e57e <__ieee754_atan2+0x13e>
 800e4ec:	4b31      	ldr	r3, [pc, #196]	@ (800e5b4 <__ieee754_atan2+0x174>)
 800e4ee:	e7f6      	b.n	800e4de <__ieee754_atan2+0x9e>
 800e4f0:	4543      	cmp	r3, r8
 800e4f2:	d0e4      	beq.n	800e4be <__ieee754_atan2+0x7e>
 800e4f4:	1a9b      	subs	r3, r3, r2
 800e4f6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e4fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e4fe:	da1e      	bge.n	800e53e <__ieee754_atan2+0xfe>
 800e500:	2f00      	cmp	r7, #0
 800e502:	da01      	bge.n	800e508 <__ieee754_atan2+0xc8>
 800e504:	323c      	adds	r2, #60	@ 0x3c
 800e506:	db1e      	blt.n	800e546 <__ieee754_atan2+0x106>
 800e508:	4632      	mov	r2, r6
 800e50a:	463b      	mov	r3, r7
 800e50c:	f7f2 f99e 	bl	800084c <__aeabi_ddiv>
 800e510:	ec41 0b10 	vmov	d0, r0, r1
 800e514:	f7ff fc10 	bl	800dd38 <fabs>
 800e518:	f000 f85a 	bl	800e5d0 <atan>
 800e51c:	ec51 0b10 	vmov	r0, r1, d0
 800e520:	2c01      	cmp	r4, #1
 800e522:	d013      	beq.n	800e54c <__ieee754_atan2+0x10c>
 800e524:	2c02      	cmp	r4, #2
 800e526:	d015      	beq.n	800e554 <__ieee754_atan2+0x114>
 800e528:	2c00      	cmp	r4, #0
 800e52a:	d0a8      	beq.n	800e47e <__ieee754_atan2+0x3e>
 800e52c:	a318      	add	r3, pc, #96	@ (adr r3, 800e590 <__ieee754_atan2+0x150>)
 800e52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e532:	f7f1 fea9 	bl	8000288 <__aeabi_dsub>
 800e536:	a318      	add	r3, pc, #96	@ (adr r3, 800e598 <__ieee754_atan2+0x158>)
 800e538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e53c:	e014      	b.n	800e568 <__ieee754_atan2+0x128>
 800e53e:	a118      	add	r1, pc, #96	@ (adr r1, 800e5a0 <__ieee754_atan2+0x160>)
 800e540:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e544:	e7ec      	b.n	800e520 <__ieee754_atan2+0xe0>
 800e546:	2000      	movs	r0, #0
 800e548:	2100      	movs	r1, #0
 800e54a:	e7e9      	b.n	800e520 <__ieee754_atan2+0xe0>
 800e54c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e550:	4619      	mov	r1, r3
 800e552:	e794      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e554:	a30e      	add	r3, pc, #56	@ (adr r3, 800e590 <__ieee754_atan2+0x150>)
 800e556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55a:	f7f1 fe95 	bl	8000288 <__aeabi_dsub>
 800e55e:	4602      	mov	r2, r0
 800e560:	460b      	mov	r3, r1
 800e562:	a10d      	add	r1, pc, #52	@ (adr r1, 800e598 <__ieee754_atan2+0x158>)
 800e564:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e568:	f7f1 fe8e 	bl	8000288 <__aeabi_dsub>
 800e56c:	e787      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e56e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e598 <__ieee754_atan2+0x158>)
 800e570:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e574:	e783      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e576:	a10c      	add	r1, pc, #48	@ (adr r1, 800e5a8 <__ieee754_atan2+0x168>)
 800e578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e57c:	e77f      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e57e:	2000      	movs	r0, #0
 800e580:	2100      	movs	r1, #0
 800e582:	e77c      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e584:	a106      	add	r1, pc, #24	@ (adr r1, 800e5a0 <__ieee754_atan2+0x160>)
 800e586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e58a:	e778      	b.n	800e47e <__ieee754_atan2+0x3e>
 800e58c:	f3af 8000 	nop.w
 800e590:	33145c07 	.word	0x33145c07
 800e594:	3ca1a626 	.word	0x3ca1a626
 800e598:	54442d18 	.word	0x54442d18
 800e59c:	400921fb 	.word	0x400921fb
 800e5a0:	54442d18 	.word	0x54442d18
 800e5a4:	3ff921fb 	.word	0x3ff921fb
 800e5a8:	54442d18 	.word	0x54442d18
 800e5ac:	3fe921fb 	.word	0x3fe921fb
 800e5b0:	0800f730 	.word	0x0800f730
 800e5b4:	0800f718 	.word	0x0800f718
 800e5b8:	54442d18 	.word	0x54442d18
 800e5bc:	c00921fb 	.word	0xc00921fb
 800e5c0:	54442d18 	.word	0x54442d18
 800e5c4:	bff921fb 	.word	0xbff921fb
 800e5c8:	7ff00000 	.word	0x7ff00000
 800e5cc:	00000000 	.word	0x00000000

0800e5d0 <atan>:
 800e5d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d4:	ec55 4b10 	vmov	r4, r5, d0
 800e5d8:	4bbf      	ldr	r3, [pc, #764]	@ (800e8d8 <atan+0x308>)
 800e5da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e5de:	429e      	cmp	r6, r3
 800e5e0:	46ab      	mov	fp, r5
 800e5e2:	d918      	bls.n	800e616 <atan+0x46>
 800e5e4:	4bbd      	ldr	r3, [pc, #756]	@ (800e8dc <atan+0x30c>)
 800e5e6:	429e      	cmp	r6, r3
 800e5e8:	d801      	bhi.n	800e5ee <atan+0x1e>
 800e5ea:	d109      	bne.n	800e600 <atan+0x30>
 800e5ec:	b144      	cbz	r4, 800e600 <atan+0x30>
 800e5ee:	4622      	mov	r2, r4
 800e5f0:	462b      	mov	r3, r5
 800e5f2:	4620      	mov	r0, r4
 800e5f4:	4629      	mov	r1, r5
 800e5f6:	f7f1 fe49 	bl	800028c <__adddf3>
 800e5fa:	4604      	mov	r4, r0
 800e5fc:	460d      	mov	r5, r1
 800e5fe:	e006      	b.n	800e60e <atan+0x3e>
 800e600:	f1bb 0f00 	cmp.w	fp, #0
 800e604:	f340 812b 	ble.w	800e85e <atan+0x28e>
 800e608:	a597      	add	r5, pc, #604	@ (adr r5, 800e868 <atan+0x298>)
 800e60a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e60e:	ec45 4b10 	vmov	d0, r4, r5
 800e612:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e616:	4bb2      	ldr	r3, [pc, #712]	@ (800e8e0 <atan+0x310>)
 800e618:	429e      	cmp	r6, r3
 800e61a:	d813      	bhi.n	800e644 <atan+0x74>
 800e61c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e620:	429e      	cmp	r6, r3
 800e622:	d80c      	bhi.n	800e63e <atan+0x6e>
 800e624:	a392      	add	r3, pc, #584	@ (adr r3, 800e870 <atan+0x2a0>)
 800e626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62a:	4620      	mov	r0, r4
 800e62c:	4629      	mov	r1, r5
 800e62e:	f7f1 fe2d 	bl	800028c <__adddf3>
 800e632:	4bac      	ldr	r3, [pc, #688]	@ (800e8e4 <atan+0x314>)
 800e634:	2200      	movs	r2, #0
 800e636:	f7f2 fa6f 	bl	8000b18 <__aeabi_dcmpgt>
 800e63a:	2800      	cmp	r0, #0
 800e63c:	d1e7      	bne.n	800e60e <atan+0x3e>
 800e63e:	f04f 3aff 	mov.w	sl, #4294967295
 800e642:	e029      	b.n	800e698 <atan+0xc8>
 800e644:	f7ff fb78 	bl	800dd38 <fabs>
 800e648:	4ba7      	ldr	r3, [pc, #668]	@ (800e8e8 <atan+0x318>)
 800e64a:	429e      	cmp	r6, r3
 800e64c:	ec55 4b10 	vmov	r4, r5, d0
 800e650:	f200 80bc 	bhi.w	800e7cc <atan+0x1fc>
 800e654:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e658:	429e      	cmp	r6, r3
 800e65a:	f200 809e 	bhi.w	800e79a <atan+0x1ca>
 800e65e:	4622      	mov	r2, r4
 800e660:	462b      	mov	r3, r5
 800e662:	4620      	mov	r0, r4
 800e664:	4629      	mov	r1, r5
 800e666:	f7f1 fe11 	bl	800028c <__adddf3>
 800e66a:	4b9e      	ldr	r3, [pc, #632]	@ (800e8e4 <atan+0x314>)
 800e66c:	2200      	movs	r2, #0
 800e66e:	f7f1 fe0b 	bl	8000288 <__aeabi_dsub>
 800e672:	2200      	movs	r2, #0
 800e674:	4606      	mov	r6, r0
 800e676:	460f      	mov	r7, r1
 800e678:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e67c:	4620      	mov	r0, r4
 800e67e:	4629      	mov	r1, r5
 800e680:	f7f1 fe04 	bl	800028c <__adddf3>
 800e684:	4602      	mov	r2, r0
 800e686:	460b      	mov	r3, r1
 800e688:	4630      	mov	r0, r6
 800e68a:	4639      	mov	r1, r7
 800e68c:	f7f2 f8de 	bl	800084c <__aeabi_ddiv>
 800e690:	f04f 0a00 	mov.w	sl, #0
 800e694:	4604      	mov	r4, r0
 800e696:	460d      	mov	r5, r1
 800e698:	4622      	mov	r2, r4
 800e69a:	462b      	mov	r3, r5
 800e69c:	4620      	mov	r0, r4
 800e69e:	4629      	mov	r1, r5
 800e6a0:	f7f1 ffaa 	bl	80005f8 <__aeabi_dmul>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	460b      	mov	r3, r1
 800e6a8:	4680      	mov	r8, r0
 800e6aa:	4689      	mov	r9, r1
 800e6ac:	f7f1 ffa4 	bl	80005f8 <__aeabi_dmul>
 800e6b0:	a371      	add	r3, pc, #452	@ (adr r3, 800e878 <atan+0x2a8>)
 800e6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b6:	4606      	mov	r6, r0
 800e6b8:	460f      	mov	r7, r1
 800e6ba:	f7f1 ff9d 	bl	80005f8 <__aeabi_dmul>
 800e6be:	a370      	add	r3, pc, #448	@ (adr r3, 800e880 <atan+0x2b0>)
 800e6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6c4:	f7f1 fde2 	bl	800028c <__adddf3>
 800e6c8:	4632      	mov	r2, r6
 800e6ca:	463b      	mov	r3, r7
 800e6cc:	f7f1 ff94 	bl	80005f8 <__aeabi_dmul>
 800e6d0:	a36d      	add	r3, pc, #436	@ (adr r3, 800e888 <atan+0x2b8>)
 800e6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d6:	f7f1 fdd9 	bl	800028c <__adddf3>
 800e6da:	4632      	mov	r2, r6
 800e6dc:	463b      	mov	r3, r7
 800e6de:	f7f1 ff8b 	bl	80005f8 <__aeabi_dmul>
 800e6e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e890 <atan+0x2c0>)
 800e6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e8:	f7f1 fdd0 	bl	800028c <__adddf3>
 800e6ec:	4632      	mov	r2, r6
 800e6ee:	463b      	mov	r3, r7
 800e6f0:	f7f1 ff82 	bl	80005f8 <__aeabi_dmul>
 800e6f4:	a368      	add	r3, pc, #416	@ (adr r3, 800e898 <atan+0x2c8>)
 800e6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fa:	f7f1 fdc7 	bl	800028c <__adddf3>
 800e6fe:	4632      	mov	r2, r6
 800e700:	463b      	mov	r3, r7
 800e702:	f7f1 ff79 	bl	80005f8 <__aeabi_dmul>
 800e706:	a366      	add	r3, pc, #408	@ (adr r3, 800e8a0 <atan+0x2d0>)
 800e708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e70c:	f7f1 fdbe 	bl	800028c <__adddf3>
 800e710:	4642      	mov	r2, r8
 800e712:	464b      	mov	r3, r9
 800e714:	f7f1 ff70 	bl	80005f8 <__aeabi_dmul>
 800e718:	a363      	add	r3, pc, #396	@ (adr r3, 800e8a8 <atan+0x2d8>)
 800e71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e71e:	4680      	mov	r8, r0
 800e720:	4689      	mov	r9, r1
 800e722:	4630      	mov	r0, r6
 800e724:	4639      	mov	r1, r7
 800e726:	f7f1 ff67 	bl	80005f8 <__aeabi_dmul>
 800e72a:	a361      	add	r3, pc, #388	@ (adr r3, 800e8b0 <atan+0x2e0>)
 800e72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e730:	f7f1 fdaa 	bl	8000288 <__aeabi_dsub>
 800e734:	4632      	mov	r2, r6
 800e736:	463b      	mov	r3, r7
 800e738:	f7f1 ff5e 	bl	80005f8 <__aeabi_dmul>
 800e73c:	a35e      	add	r3, pc, #376	@ (adr r3, 800e8b8 <atan+0x2e8>)
 800e73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e742:	f7f1 fda1 	bl	8000288 <__aeabi_dsub>
 800e746:	4632      	mov	r2, r6
 800e748:	463b      	mov	r3, r7
 800e74a:	f7f1 ff55 	bl	80005f8 <__aeabi_dmul>
 800e74e:	a35c      	add	r3, pc, #368	@ (adr r3, 800e8c0 <atan+0x2f0>)
 800e750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e754:	f7f1 fd98 	bl	8000288 <__aeabi_dsub>
 800e758:	4632      	mov	r2, r6
 800e75a:	463b      	mov	r3, r7
 800e75c:	f7f1 ff4c 	bl	80005f8 <__aeabi_dmul>
 800e760:	a359      	add	r3, pc, #356	@ (adr r3, 800e8c8 <atan+0x2f8>)
 800e762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e766:	f7f1 fd8f 	bl	8000288 <__aeabi_dsub>
 800e76a:	4632      	mov	r2, r6
 800e76c:	463b      	mov	r3, r7
 800e76e:	f7f1 ff43 	bl	80005f8 <__aeabi_dmul>
 800e772:	4602      	mov	r2, r0
 800e774:	460b      	mov	r3, r1
 800e776:	4640      	mov	r0, r8
 800e778:	4649      	mov	r1, r9
 800e77a:	f7f1 fd87 	bl	800028c <__adddf3>
 800e77e:	4622      	mov	r2, r4
 800e780:	462b      	mov	r3, r5
 800e782:	f7f1 ff39 	bl	80005f8 <__aeabi_dmul>
 800e786:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e78a:	4602      	mov	r2, r0
 800e78c:	460b      	mov	r3, r1
 800e78e:	d148      	bne.n	800e822 <atan+0x252>
 800e790:	4620      	mov	r0, r4
 800e792:	4629      	mov	r1, r5
 800e794:	f7f1 fd78 	bl	8000288 <__aeabi_dsub>
 800e798:	e72f      	b.n	800e5fa <atan+0x2a>
 800e79a:	4b52      	ldr	r3, [pc, #328]	@ (800e8e4 <atan+0x314>)
 800e79c:	2200      	movs	r2, #0
 800e79e:	4620      	mov	r0, r4
 800e7a0:	4629      	mov	r1, r5
 800e7a2:	f7f1 fd71 	bl	8000288 <__aeabi_dsub>
 800e7a6:	4b4f      	ldr	r3, [pc, #316]	@ (800e8e4 <atan+0x314>)
 800e7a8:	4606      	mov	r6, r0
 800e7aa:	460f      	mov	r7, r1
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	4620      	mov	r0, r4
 800e7b0:	4629      	mov	r1, r5
 800e7b2:	f7f1 fd6b 	bl	800028c <__adddf3>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	4639      	mov	r1, r7
 800e7be:	f7f2 f845 	bl	800084c <__aeabi_ddiv>
 800e7c2:	f04f 0a01 	mov.w	sl, #1
 800e7c6:	4604      	mov	r4, r0
 800e7c8:	460d      	mov	r5, r1
 800e7ca:	e765      	b.n	800e698 <atan+0xc8>
 800e7cc:	4b47      	ldr	r3, [pc, #284]	@ (800e8ec <atan+0x31c>)
 800e7ce:	429e      	cmp	r6, r3
 800e7d0:	d21c      	bcs.n	800e80c <atan+0x23c>
 800e7d2:	4b47      	ldr	r3, [pc, #284]	@ (800e8f0 <atan+0x320>)
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	4620      	mov	r0, r4
 800e7d8:	4629      	mov	r1, r5
 800e7da:	f7f1 fd55 	bl	8000288 <__aeabi_dsub>
 800e7de:	4b44      	ldr	r3, [pc, #272]	@ (800e8f0 <atan+0x320>)
 800e7e0:	4606      	mov	r6, r0
 800e7e2:	460f      	mov	r7, r1
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	f7f1 ff05 	bl	80005f8 <__aeabi_dmul>
 800e7ee:	4b3d      	ldr	r3, [pc, #244]	@ (800e8e4 <atan+0x314>)
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	f7f1 fd4b 	bl	800028c <__adddf3>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	460b      	mov	r3, r1
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	4639      	mov	r1, r7
 800e7fe:	f7f2 f825 	bl	800084c <__aeabi_ddiv>
 800e802:	f04f 0a02 	mov.w	sl, #2
 800e806:	4604      	mov	r4, r0
 800e808:	460d      	mov	r5, r1
 800e80a:	e745      	b.n	800e698 <atan+0xc8>
 800e80c:	4622      	mov	r2, r4
 800e80e:	462b      	mov	r3, r5
 800e810:	4938      	ldr	r1, [pc, #224]	@ (800e8f4 <atan+0x324>)
 800e812:	2000      	movs	r0, #0
 800e814:	f7f2 f81a 	bl	800084c <__aeabi_ddiv>
 800e818:	f04f 0a03 	mov.w	sl, #3
 800e81c:	4604      	mov	r4, r0
 800e81e:	460d      	mov	r5, r1
 800e820:	e73a      	b.n	800e698 <atan+0xc8>
 800e822:	4b35      	ldr	r3, [pc, #212]	@ (800e8f8 <atan+0x328>)
 800e824:	4e35      	ldr	r6, [pc, #212]	@ (800e8fc <atan+0x32c>)
 800e826:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82e:	f7f1 fd2b 	bl	8000288 <__aeabi_dsub>
 800e832:	4622      	mov	r2, r4
 800e834:	462b      	mov	r3, r5
 800e836:	f7f1 fd27 	bl	8000288 <__aeabi_dsub>
 800e83a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e83e:	4602      	mov	r2, r0
 800e840:	460b      	mov	r3, r1
 800e842:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e846:	f7f1 fd1f 	bl	8000288 <__aeabi_dsub>
 800e84a:	f1bb 0f00 	cmp.w	fp, #0
 800e84e:	4604      	mov	r4, r0
 800e850:	460d      	mov	r5, r1
 800e852:	f6bf aedc 	bge.w	800e60e <atan+0x3e>
 800e856:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e85a:	461d      	mov	r5, r3
 800e85c:	e6d7      	b.n	800e60e <atan+0x3e>
 800e85e:	a51c      	add	r5, pc, #112	@ (adr r5, 800e8d0 <atan+0x300>)
 800e860:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e864:	e6d3      	b.n	800e60e <atan+0x3e>
 800e866:	bf00      	nop
 800e868:	54442d18 	.word	0x54442d18
 800e86c:	3ff921fb 	.word	0x3ff921fb
 800e870:	8800759c 	.word	0x8800759c
 800e874:	7e37e43c 	.word	0x7e37e43c
 800e878:	e322da11 	.word	0xe322da11
 800e87c:	3f90ad3a 	.word	0x3f90ad3a
 800e880:	24760deb 	.word	0x24760deb
 800e884:	3fa97b4b 	.word	0x3fa97b4b
 800e888:	a0d03d51 	.word	0xa0d03d51
 800e88c:	3fb10d66 	.word	0x3fb10d66
 800e890:	c54c206e 	.word	0xc54c206e
 800e894:	3fb745cd 	.word	0x3fb745cd
 800e898:	920083ff 	.word	0x920083ff
 800e89c:	3fc24924 	.word	0x3fc24924
 800e8a0:	5555550d 	.word	0x5555550d
 800e8a4:	3fd55555 	.word	0x3fd55555
 800e8a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800e8ac:	bfa2b444 	.word	0xbfa2b444
 800e8b0:	52defd9a 	.word	0x52defd9a
 800e8b4:	3fadde2d 	.word	0x3fadde2d
 800e8b8:	af749a6d 	.word	0xaf749a6d
 800e8bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800e8c0:	fe231671 	.word	0xfe231671
 800e8c4:	3fbc71c6 	.word	0x3fbc71c6
 800e8c8:	9998ebc4 	.word	0x9998ebc4
 800e8cc:	3fc99999 	.word	0x3fc99999
 800e8d0:	54442d18 	.word	0x54442d18
 800e8d4:	bff921fb 	.word	0xbff921fb
 800e8d8:	440fffff 	.word	0x440fffff
 800e8dc:	7ff00000 	.word	0x7ff00000
 800e8e0:	3fdbffff 	.word	0x3fdbffff
 800e8e4:	3ff00000 	.word	0x3ff00000
 800e8e8:	3ff2ffff 	.word	0x3ff2ffff
 800e8ec:	40038000 	.word	0x40038000
 800e8f0:	3ff80000 	.word	0x3ff80000
 800e8f4:	bff00000 	.word	0xbff00000
 800e8f8:	0800f748 	.word	0x0800f748
 800e8fc:	0800f768 	.word	0x0800f768

0800e900 <__kernel_cosf>:
 800e900:	ee10 3a10 	vmov	r3, s0
 800e904:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e908:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e90c:	eef0 6a40 	vmov.f32	s13, s0
 800e910:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e914:	d204      	bcs.n	800e920 <__kernel_cosf+0x20>
 800e916:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e91a:	ee17 2a90 	vmov	r2, s15
 800e91e:	b342      	cbz	r2, 800e972 <__kernel_cosf+0x72>
 800e920:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e924:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e990 <__kernel_cosf+0x90>
 800e928:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e994 <__kernel_cosf+0x94>
 800e92c:	4a1a      	ldr	r2, [pc, #104]	@ (800e998 <__kernel_cosf+0x98>)
 800e92e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e932:	4293      	cmp	r3, r2
 800e934:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e99c <__kernel_cosf+0x9c>
 800e938:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e93c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e9a0 <__kernel_cosf+0xa0>
 800e940:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e944:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e9a4 <__kernel_cosf+0xa4>
 800e948:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e94c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e9a8 <__kernel_cosf+0xa8>
 800e950:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e954:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e958:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e95c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e960:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e964:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e968:	d804      	bhi.n	800e974 <__kernel_cosf+0x74>
 800e96a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e96e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e972:	4770      	bx	lr
 800e974:	4a0d      	ldr	r2, [pc, #52]	@ (800e9ac <__kernel_cosf+0xac>)
 800e976:	4293      	cmp	r3, r2
 800e978:	bf9a      	itte	ls
 800e97a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e97e:	ee07 3a10 	vmovls	s14, r3
 800e982:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e986:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e98a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e98e:	e7ec      	b.n	800e96a <__kernel_cosf+0x6a>
 800e990:	ad47d74e 	.word	0xad47d74e
 800e994:	310f74f6 	.word	0x310f74f6
 800e998:	3e999999 	.word	0x3e999999
 800e99c:	b493f27c 	.word	0xb493f27c
 800e9a0:	37d00d01 	.word	0x37d00d01
 800e9a4:	bab60b61 	.word	0xbab60b61
 800e9a8:	3d2aaaab 	.word	0x3d2aaaab
 800e9ac:	3f480000 	.word	0x3f480000

0800e9b0 <__kernel_sinf>:
 800e9b0:	ee10 3a10 	vmov	r3, s0
 800e9b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e9b8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e9bc:	d204      	bcs.n	800e9c8 <__kernel_sinf+0x18>
 800e9be:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e9c2:	ee17 3a90 	vmov	r3, s15
 800e9c6:	b35b      	cbz	r3, 800ea20 <__kernel_sinf+0x70>
 800e9c8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e9cc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ea24 <__kernel_sinf+0x74>
 800e9d0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ea28 <__kernel_sinf+0x78>
 800e9d4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e9d8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ea2c <__kernel_sinf+0x7c>
 800e9dc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e9e0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ea30 <__kernel_sinf+0x80>
 800e9e4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e9e8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ea34 <__kernel_sinf+0x84>
 800e9ec:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e9f0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e9f4:	b930      	cbnz	r0, 800ea04 <__kernel_sinf+0x54>
 800e9f6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ea38 <__kernel_sinf+0x88>
 800e9fa:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e9fe:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ea02:	4770      	bx	lr
 800ea04:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ea08:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ea0c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ea10:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ea14:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ea3c <__kernel_sinf+0x8c>
 800ea18:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ea1c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ea20:	4770      	bx	lr
 800ea22:	bf00      	nop
 800ea24:	2f2ec9d3 	.word	0x2f2ec9d3
 800ea28:	b2d72f34 	.word	0xb2d72f34
 800ea2c:	3638ef1b 	.word	0x3638ef1b
 800ea30:	b9500d01 	.word	0xb9500d01
 800ea34:	3c088889 	.word	0x3c088889
 800ea38:	be2aaaab 	.word	0xbe2aaaab
 800ea3c:	3e2aaaab 	.word	0x3e2aaaab

0800ea40 <__ieee754_rem_pio2f>:
 800ea40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea42:	ee10 6a10 	vmov	r6, s0
 800ea46:	4b88      	ldr	r3, [pc, #544]	@ (800ec68 <__ieee754_rem_pio2f+0x228>)
 800ea48:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ea4c:	429d      	cmp	r5, r3
 800ea4e:	b087      	sub	sp, #28
 800ea50:	4604      	mov	r4, r0
 800ea52:	d805      	bhi.n	800ea60 <__ieee754_rem_pio2f+0x20>
 800ea54:	2300      	movs	r3, #0
 800ea56:	ed80 0a00 	vstr	s0, [r0]
 800ea5a:	6043      	str	r3, [r0, #4]
 800ea5c:	2000      	movs	r0, #0
 800ea5e:	e022      	b.n	800eaa6 <__ieee754_rem_pio2f+0x66>
 800ea60:	4b82      	ldr	r3, [pc, #520]	@ (800ec6c <__ieee754_rem_pio2f+0x22c>)
 800ea62:	429d      	cmp	r5, r3
 800ea64:	d83a      	bhi.n	800eadc <__ieee754_rem_pio2f+0x9c>
 800ea66:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ea6a:	2e00      	cmp	r6, #0
 800ea6c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ec70 <__ieee754_rem_pio2f+0x230>
 800ea70:	4a80      	ldr	r2, [pc, #512]	@ (800ec74 <__ieee754_rem_pio2f+0x234>)
 800ea72:	f023 030f 	bic.w	r3, r3, #15
 800ea76:	dd18      	ble.n	800eaaa <__ieee754_rem_pio2f+0x6a>
 800ea78:	4293      	cmp	r3, r2
 800ea7a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ea7e:	bf09      	itett	eq
 800ea80:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ec78 <__ieee754_rem_pio2f+0x238>
 800ea84:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ec7c <__ieee754_rem_pio2f+0x23c>
 800ea88:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ec80 <__ieee754_rem_pio2f+0x240>
 800ea8c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ea90:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ea94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea98:	ed80 7a00 	vstr	s14, [r0]
 800ea9c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800eaa0:	edc0 7a01 	vstr	s15, [r0, #4]
 800eaa4:	2001      	movs	r0, #1
 800eaa6:	b007      	add	sp, #28
 800eaa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaaa:	4293      	cmp	r3, r2
 800eaac:	ee70 7a07 	vadd.f32	s15, s0, s14
 800eab0:	bf09      	itett	eq
 800eab2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ec78 <__ieee754_rem_pio2f+0x238>
 800eab6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ec7c <__ieee754_rem_pio2f+0x23c>
 800eaba:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ec80 <__ieee754_rem_pio2f+0x240>
 800eabe:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800eac2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800eac6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eaca:	ed80 7a00 	vstr	s14, [r0]
 800eace:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ead2:	edc0 7a01 	vstr	s15, [r0, #4]
 800ead6:	f04f 30ff 	mov.w	r0, #4294967295
 800eada:	e7e4      	b.n	800eaa6 <__ieee754_rem_pio2f+0x66>
 800eadc:	4b69      	ldr	r3, [pc, #420]	@ (800ec84 <__ieee754_rem_pio2f+0x244>)
 800eade:	429d      	cmp	r5, r3
 800eae0:	d873      	bhi.n	800ebca <__ieee754_rem_pio2f+0x18a>
 800eae2:	f7ff f975 	bl	800ddd0 <fabsf>
 800eae6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ec88 <__ieee754_rem_pio2f+0x248>
 800eaea:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eaee:	eee0 7a07 	vfma.f32	s15, s0, s14
 800eaf2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eaf6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eafa:	ee17 0a90 	vmov	r0, s15
 800eafe:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ec70 <__ieee754_rem_pio2f+0x230>
 800eb02:	eea7 0a67 	vfms.f32	s0, s14, s15
 800eb06:	281f      	cmp	r0, #31
 800eb08:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ec7c <__ieee754_rem_pio2f+0x23c>
 800eb0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb10:	eeb1 6a47 	vneg.f32	s12, s14
 800eb14:	ee70 6a67 	vsub.f32	s13, s0, s15
 800eb18:	ee16 1a90 	vmov	r1, s13
 800eb1c:	dc09      	bgt.n	800eb32 <__ieee754_rem_pio2f+0xf2>
 800eb1e:	4a5b      	ldr	r2, [pc, #364]	@ (800ec8c <__ieee754_rem_pio2f+0x24c>)
 800eb20:	1e47      	subs	r7, r0, #1
 800eb22:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800eb26:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800eb2a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800eb2e:	4293      	cmp	r3, r2
 800eb30:	d107      	bne.n	800eb42 <__ieee754_rem_pio2f+0x102>
 800eb32:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800eb36:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800eb3a:	2a08      	cmp	r2, #8
 800eb3c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800eb40:	dc14      	bgt.n	800eb6c <__ieee754_rem_pio2f+0x12c>
 800eb42:	6021      	str	r1, [r4, #0]
 800eb44:	ed94 7a00 	vldr	s14, [r4]
 800eb48:	ee30 0a47 	vsub.f32	s0, s0, s14
 800eb4c:	2e00      	cmp	r6, #0
 800eb4e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800eb52:	ed84 0a01 	vstr	s0, [r4, #4]
 800eb56:	daa6      	bge.n	800eaa6 <__ieee754_rem_pio2f+0x66>
 800eb58:	eeb1 7a47 	vneg.f32	s14, s14
 800eb5c:	eeb1 0a40 	vneg.f32	s0, s0
 800eb60:	ed84 7a00 	vstr	s14, [r4]
 800eb64:	ed84 0a01 	vstr	s0, [r4, #4]
 800eb68:	4240      	negs	r0, r0
 800eb6a:	e79c      	b.n	800eaa6 <__ieee754_rem_pio2f+0x66>
 800eb6c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ec78 <__ieee754_rem_pio2f+0x238>
 800eb70:	eef0 6a40 	vmov.f32	s13, s0
 800eb74:	eee6 6a25 	vfma.f32	s13, s12, s11
 800eb78:	ee70 7a66 	vsub.f32	s15, s0, s13
 800eb7c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eb80:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ec80 <__ieee754_rem_pio2f+0x240>
 800eb84:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800eb88:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800eb8c:	ee15 2a90 	vmov	r2, s11
 800eb90:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800eb94:	1a5b      	subs	r3, r3, r1
 800eb96:	2b19      	cmp	r3, #25
 800eb98:	dc04      	bgt.n	800eba4 <__ieee754_rem_pio2f+0x164>
 800eb9a:	edc4 5a00 	vstr	s11, [r4]
 800eb9e:	eeb0 0a66 	vmov.f32	s0, s13
 800eba2:	e7cf      	b.n	800eb44 <__ieee754_rem_pio2f+0x104>
 800eba4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ec90 <__ieee754_rem_pio2f+0x250>
 800eba8:	eeb0 0a66 	vmov.f32	s0, s13
 800ebac:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ebb0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ebb4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ec94 <__ieee754_rem_pio2f+0x254>
 800ebb8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ebbc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ebc0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ebc4:	ed84 7a00 	vstr	s14, [r4]
 800ebc8:	e7bc      	b.n	800eb44 <__ieee754_rem_pio2f+0x104>
 800ebca:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800ebce:	d306      	bcc.n	800ebde <__ieee754_rem_pio2f+0x19e>
 800ebd0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ebd4:	edc0 7a01 	vstr	s15, [r0, #4]
 800ebd8:	edc0 7a00 	vstr	s15, [r0]
 800ebdc:	e73e      	b.n	800ea5c <__ieee754_rem_pio2f+0x1c>
 800ebde:	15ea      	asrs	r2, r5, #23
 800ebe0:	3a86      	subs	r2, #134	@ 0x86
 800ebe2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ebe6:	ee07 3a90 	vmov	s15, r3
 800ebea:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ebee:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ec98 <__ieee754_rem_pio2f+0x258>
 800ebf2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ebf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ebfa:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ebfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ec02:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ec06:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ec0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec0e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ec12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ec16:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ec1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec1e:	edcd 7a05 	vstr	s15, [sp, #20]
 800ec22:	d11e      	bne.n	800ec62 <__ieee754_rem_pio2f+0x222>
 800ec24:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ec28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec2c:	bf0c      	ite	eq
 800ec2e:	2301      	moveq	r3, #1
 800ec30:	2302      	movne	r3, #2
 800ec32:	491a      	ldr	r1, [pc, #104]	@ (800ec9c <__ieee754_rem_pio2f+0x25c>)
 800ec34:	9101      	str	r1, [sp, #4]
 800ec36:	2102      	movs	r1, #2
 800ec38:	9100      	str	r1, [sp, #0]
 800ec3a:	a803      	add	r0, sp, #12
 800ec3c:	4621      	mov	r1, r4
 800ec3e:	f000 f895 	bl	800ed6c <__kernel_rem_pio2f>
 800ec42:	2e00      	cmp	r6, #0
 800ec44:	f6bf af2f 	bge.w	800eaa6 <__ieee754_rem_pio2f+0x66>
 800ec48:	edd4 7a00 	vldr	s15, [r4]
 800ec4c:	eef1 7a67 	vneg.f32	s15, s15
 800ec50:	edc4 7a00 	vstr	s15, [r4]
 800ec54:	edd4 7a01 	vldr	s15, [r4, #4]
 800ec58:	eef1 7a67 	vneg.f32	s15, s15
 800ec5c:	edc4 7a01 	vstr	s15, [r4, #4]
 800ec60:	e782      	b.n	800eb68 <__ieee754_rem_pio2f+0x128>
 800ec62:	2303      	movs	r3, #3
 800ec64:	e7e5      	b.n	800ec32 <__ieee754_rem_pio2f+0x1f2>
 800ec66:	bf00      	nop
 800ec68:	3f490fd8 	.word	0x3f490fd8
 800ec6c:	4016cbe3 	.word	0x4016cbe3
 800ec70:	3fc90f80 	.word	0x3fc90f80
 800ec74:	3fc90fd0 	.word	0x3fc90fd0
 800ec78:	37354400 	.word	0x37354400
 800ec7c:	37354443 	.word	0x37354443
 800ec80:	2e85a308 	.word	0x2e85a308
 800ec84:	43490f80 	.word	0x43490f80
 800ec88:	3f22f984 	.word	0x3f22f984
 800ec8c:	0800f788 	.word	0x0800f788
 800ec90:	2e85a300 	.word	0x2e85a300
 800ec94:	248d3132 	.word	0x248d3132
 800ec98:	43800000 	.word	0x43800000
 800ec9c:	0800f808 	.word	0x0800f808

0800eca0 <scalbnf>:
 800eca0:	ee10 3a10 	vmov	r3, s0
 800eca4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800eca8:	d02b      	beq.n	800ed02 <scalbnf+0x62>
 800ecaa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ecae:	d302      	bcc.n	800ecb6 <scalbnf+0x16>
 800ecb0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ecb4:	4770      	bx	lr
 800ecb6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ecba:	d123      	bne.n	800ed04 <scalbnf+0x64>
 800ecbc:	4b24      	ldr	r3, [pc, #144]	@ (800ed50 <scalbnf+0xb0>)
 800ecbe:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ed54 <scalbnf+0xb4>
 800ecc2:	4298      	cmp	r0, r3
 800ecc4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ecc8:	db17      	blt.n	800ecfa <scalbnf+0x5a>
 800ecca:	ee10 3a10 	vmov	r3, s0
 800ecce:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ecd2:	3a19      	subs	r2, #25
 800ecd4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ecd8:	4288      	cmp	r0, r1
 800ecda:	dd15      	ble.n	800ed08 <scalbnf+0x68>
 800ecdc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ed58 <scalbnf+0xb8>
 800ece0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ed5c <scalbnf+0xbc>
 800ece4:	ee10 3a10 	vmov	r3, s0
 800ece8:	eeb0 7a67 	vmov.f32	s14, s15
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	bfb8      	it	lt
 800ecf0:	eef0 7a66 	vmovlt.f32	s15, s13
 800ecf4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ecf8:	4770      	bx	lr
 800ecfa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ed60 <scalbnf+0xc0>
 800ecfe:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ed02:	4770      	bx	lr
 800ed04:	0dd2      	lsrs	r2, r2, #23
 800ed06:	e7e5      	b.n	800ecd4 <scalbnf+0x34>
 800ed08:	4410      	add	r0, r2
 800ed0a:	28fe      	cmp	r0, #254	@ 0xfe
 800ed0c:	dce6      	bgt.n	800ecdc <scalbnf+0x3c>
 800ed0e:	2800      	cmp	r0, #0
 800ed10:	dd06      	ble.n	800ed20 <scalbnf+0x80>
 800ed12:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ed16:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ed1a:	ee00 3a10 	vmov	s0, r3
 800ed1e:	4770      	bx	lr
 800ed20:	f110 0f16 	cmn.w	r0, #22
 800ed24:	da09      	bge.n	800ed3a <scalbnf+0x9a>
 800ed26:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800ed60 <scalbnf+0xc0>
 800ed2a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ed64 <scalbnf+0xc4>
 800ed2e:	ee10 3a10 	vmov	r3, s0
 800ed32:	eeb0 7a67 	vmov.f32	s14, s15
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	e7d9      	b.n	800ecee <scalbnf+0x4e>
 800ed3a:	3019      	adds	r0, #25
 800ed3c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ed40:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ed44:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ed68 <scalbnf+0xc8>
 800ed48:	ee07 3a90 	vmov	s15, r3
 800ed4c:	e7d7      	b.n	800ecfe <scalbnf+0x5e>
 800ed4e:	bf00      	nop
 800ed50:	ffff3cb0 	.word	0xffff3cb0
 800ed54:	4c000000 	.word	0x4c000000
 800ed58:	7149f2ca 	.word	0x7149f2ca
 800ed5c:	f149f2ca 	.word	0xf149f2ca
 800ed60:	0da24260 	.word	0x0da24260
 800ed64:	8da24260 	.word	0x8da24260
 800ed68:	33000000 	.word	0x33000000

0800ed6c <__kernel_rem_pio2f>:
 800ed6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed70:	ed2d 8b04 	vpush	{d8-d9}
 800ed74:	b0d9      	sub	sp, #356	@ 0x164
 800ed76:	4690      	mov	r8, r2
 800ed78:	9001      	str	r0, [sp, #4]
 800ed7a:	4ab9      	ldr	r2, [pc, #740]	@ (800f060 <__kernel_rem_pio2f+0x2f4>)
 800ed7c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ed7e:	f118 0f04 	cmn.w	r8, #4
 800ed82:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ed86:	460f      	mov	r7, r1
 800ed88:	f103 3bff 	add.w	fp, r3, #4294967295
 800ed8c:	db27      	blt.n	800edde <__kernel_rem_pio2f+0x72>
 800ed8e:	f1b8 0203 	subs.w	r2, r8, #3
 800ed92:	bf48      	it	mi
 800ed94:	f108 0204 	addmi.w	r2, r8, #4
 800ed98:	10d2      	asrs	r2, r2, #3
 800ed9a:	1c55      	adds	r5, r2, #1
 800ed9c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ed9e:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800eda2:	00e8      	lsls	r0, r5, #3
 800eda4:	eba2 060b 	sub.w	r6, r2, fp
 800eda8:	9002      	str	r0, [sp, #8]
 800edaa:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800edae:	eb0a 0c0b 	add.w	ip, sl, fp
 800edb2:	ac1c      	add	r4, sp, #112	@ 0x70
 800edb4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800edb8:	2000      	movs	r0, #0
 800edba:	4560      	cmp	r0, ip
 800edbc:	dd11      	ble.n	800ede2 <__kernel_rem_pio2f+0x76>
 800edbe:	a91c      	add	r1, sp, #112	@ 0x70
 800edc0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800edc4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800edc8:	f04f 0c00 	mov.w	ip, #0
 800edcc:	45d4      	cmp	ip, sl
 800edce:	dc27      	bgt.n	800ee20 <__kernel_rem_pio2f+0xb4>
 800edd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 800edd4:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800edd8:	4606      	mov	r6, r0
 800edda:	2400      	movs	r4, #0
 800eddc:	e016      	b.n	800ee0c <__kernel_rem_pio2f+0xa0>
 800edde:	2200      	movs	r2, #0
 800ede0:	e7db      	b.n	800ed9a <__kernel_rem_pio2f+0x2e>
 800ede2:	42c6      	cmn	r6, r0
 800ede4:	bf5d      	ittte	pl
 800ede6:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800edea:	ee07 1a90 	vmovpl	s15, r1
 800edee:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800edf2:	eef0 7a47 	vmovmi.f32	s15, s14
 800edf6:	ece4 7a01 	vstmia	r4!, {s15}
 800edfa:	3001      	adds	r0, #1
 800edfc:	e7dd      	b.n	800edba <__kernel_rem_pio2f+0x4e>
 800edfe:	ecfe 6a01 	vldmia	lr!, {s13}
 800ee02:	ed96 7a00 	vldr	s14, [r6]
 800ee06:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ee0a:	3401      	adds	r4, #1
 800ee0c:	455c      	cmp	r4, fp
 800ee0e:	f1a6 0604 	sub.w	r6, r6, #4
 800ee12:	ddf4      	ble.n	800edfe <__kernel_rem_pio2f+0x92>
 800ee14:	ece9 7a01 	vstmia	r9!, {s15}
 800ee18:	f10c 0c01 	add.w	ip, ip, #1
 800ee1c:	3004      	adds	r0, #4
 800ee1e:	e7d5      	b.n	800edcc <__kernel_rem_pio2f+0x60>
 800ee20:	a908      	add	r1, sp, #32
 800ee22:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee26:	9104      	str	r1, [sp, #16]
 800ee28:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ee2a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800f06c <__kernel_rem_pio2f+0x300>
 800ee2e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800f068 <__kernel_rem_pio2f+0x2fc>
 800ee32:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ee36:	9203      	str	r2, [sp, #12]
 800ee38:	4654      	mov	r4, sl
 800ee3a:	00a2      	lsls	r2, r4, #2
 800ee3c:	9205      	str	r2, [sp, #20]
 800ee3e:	aa58      	add	r2, sp, #352	@ 0x160
 800ee40:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ee44:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ee48:	a944      	add	r1, sp, #272	@ 0x110
 800ee4a:	aa08      	add	r2, sp, #32
 800ee4c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ee50:	4694      	mov	ip, r2
 800ee52:	4626      	mov	r6, r4
 800ee54:	2e00      	cmp	r6, #0
 800ee56:	f1a0 0004 	sub.w	r0, r0, #4
 800ee5a:	dc4c      	bgt.n	800eef6 <__kernel_rem_pio2f+0x18a>
 800ee5c:	4628      	mov	r0, r5
 800ee5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ee62:	f7ff ff1d 	bl	800eca0 <scalbnf>
 800ee66:	eeb0 8a40 	vmov.f32	s16, s0
 800ee6a:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ee6e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ee72:	f000 f9ed 	bl	800f250 <floorf>
 800ee76:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ee7a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ee7e:	2d00      	cmp	r5, #0
 800ee80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee84:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ee88:	ee17 9a90 	vmov	r9, s15
 800ee8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ee90:	ee38 8a67 	vsub.f32	s16, s16, s15
 800ee94:	dd41      	ble.n	800ef1a <__kernel_rem_pio2f+0x1ae>
 800ee96:	f104 3cff 	add.w	ip, r4, #4294967295
 800ee9a:	a908      	add	r1, sp, #32
 800ee9c:	f1c5 0e08 	rsb	lr, r5, #8
 800eea0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800eea4:	fa46 f00e 	asr.w	r0, r6, lr
 800eea8:	4481      	add	r9, r0
 800eeaa:	fa00 f00e 	lsl.w	r0, r0, lr
 800eeae:	1a36      	subs	r6, r6, r0
 800eeb0:	f1c5 0007 	rsb	r0, r5, #7
 800eeb4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800eeb8:	4106      	asrs	r6, r0
 800eeba:	2e00      	cmp	r6, #0
 800eebc:	dd3c      	ble.n	800ef38 <__kernel_rem_pio2f+0x1cc>
 800eebe:	f04f 0e00 	mov.w	lr, #0
 800eec2:	f109 0901 	add.w	r9, r9, #1
 800eec6:	4670      	mov	r0, lr
 800eec8:	4574      	cmp	r4, lr
 800eeca:	dc68      	bgt.n	800ef9e <__kernel_rem_pio2f+0x232>
 800eecc:	2d00      	cmp	r5, #0
 800eece:	dd03      	ble.n	800eed8 <__kernel_rem_pio2f+0x16c>
 800eed0:	2d01      	cmp	r5, #1
 800eed2:	d074      	beq.n	800efbe <__kernel_rem_pio2f+0x252>
 800eed4:	2d02      	cmp	r5, #2
 800eed6:	d07d      	beq.n	800efd4 <__kernel_rem_pio2f+0x268>
 800eed8:	2e02      	cmp	r6, #2
 800eeda:	d12d      	bne.n	800ef38 <__kernel_rem_pio2f+0x1cc>
 800eedc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800eee0:	ee30 8a48 	vsub.f32	s16, s0, s16
 800eee4:	b340      	cbz	r0, 800ef38 <__kernel_rem_pio2f+0x1cc>
 800eee6:	4628      	mov	r0, r5
 800eee8:	9306      	str	r3, [sp, #24]
 800eeea:	f7ff fed9 	bl	800eca0 <scalbnf>
 800eeee:	9b06      	ldr	r3, [sp, #24]
 800eef0:	ee38 8a40 	vsub.f32	s16, s16, s0
 800eef4:	e020      	b.n	800ef38 <__kernel_rem_pio2f+0x1cc>
 800eef6:	ee60 7a28 	vmul.f32	s15, s0, s17
 800eefa:	3e01      	subs	r6, #1
 800eefc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ef00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ef04:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ef08:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ef0c:	ecac 0a01 	vstmia	ip!, {s0}
 800ef10:	ed90 0a00 	vldr	s0, [r0]
 800ef14:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ef18:	e79c      	b.n	800ee54 <__kernel_rem_pio2f+0xe8>
 800ef1a:	d105      	bne.n	800ef28 <__kernel_rem_pio2f+0x1bc>
 800ef1c:	1e60      	subs	r0, r4, #1
 800ef1e:	a908      	add	r1, sp, #32
 800ef20:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ef24:	11f6      	asrs	r6, r6, #7
 800ef26:	e7c8      	b.n	800eeba <__kernel_rem_pio2f+0x14e>
 800ef28:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ef2c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ef30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef34:	da31      	bge.n	800ef9a <__kernel_rem_pio2f+0x22e>
 800ef36:	2600      	movs	r6, #0
 800ef38:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ef3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef40:	f040 8098 	bne.w	800f074 <__kernel_rem_pio2f+0x308>
 800ef44:	1e60      	subs	r0, r4, #1
 800ef46:	2200      	movs	r2, #0
 800ef48:	4550      	cmp	r0, sl
 800ef4a:	da4b      	bge.n	800efe4 <__kernel_rem_pio2f+0x278>
 800ef4c:	2a00      	cmp	r2, #0
 800ef4e:	d065      	beq.n	800f01c <__kernel_rem_pio2f+0x2b0>
 800ef50:	3c01      	subs	r4, #1
 800ef52:	ab08      	add	r3, sp, #32
 800ef54:	3d08      	subs	r5, #8
 800ef56:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d0f8      	beq.n	800ef50 <__kernel_rem_pio2f+0x1e4>
 800ef5e:	4628      	mov	r0, r5
 800ef60:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ef64:	f7ff fe9c 	bl	800eca0 <scalbnf>
 800ef68:	1c63      	adds	r3, r4, #1
 800ef6a:	aa44      	add	r2, sp, #272	@ 0x110
 800ef6c:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f06c <__kernel_rem_pio2f+0x300>
 800ef70:	0099      	lsls	r1, r3, #2
 800ef72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ef76:	4623      	mov	r3, r4
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	f280 80a9 	bge.w	800f0d0 <__kernel_rem_pio2f+0x364>
 800ef7e:	4623      	mov	r3, r4
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	f2c0 80c7 	blt.w	800f114 <__kernel_rem_pio2f+0x3a8>
 800ef86:	aa44      	add	r2, sp, #272	@ 0x110
 800ef88:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ef8c:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f064 <__kernel_rem_pio2f+0x2f8>
 800ef90:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800ef94:	2000      	movs	r0, #0
 800ef96:	1ae2      	subs	r2, r4, r3
 800ef98:	e0b1      	b.n	800f0fe <__kernel_rem_pio2f+0x392>
 800ef9a:	2602      	movs	r6, #2
 800ef9c:	e78f      	b.n	800eebe <__kernel_rem_pio2f+0x152>
 800ef9e:	f852 1b04 	ldr.w	r1, [r2], #4
 800efa2:	b948      	cbnz	r0, 800efb8 <__kernel_rem_pio2f+0x24c>
 800efa4:	b121      	cbz	r1, 800efb0 <__kernel_rem_pio2f+0x244>
 800efa6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800efaa:	f842 1c04 	str.w	r1, [r2, #-4]
 800efae:	2101      	movs	r1, #1
 800efb0:	f10e 0e01 	add.w	lr, lr, #1
 800efb4:	4608      	mov	r0, r1
 800efb6:	e787      	b.n	800eec8 <__kernel_rem_pio2f+0x15c>
 800efb8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800efbc:	e7f5      	b.n	800efaa <__kernel_rem_pio2f+0x23e>
 800efbe:	f104 3cff 	add.w	ip, r4, #4294967295
 800efc2:	aa08      	add	r2, sp, #32
 800efc4:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800efc8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800efcc:	a908      	add	r1, sp, #32
 800efce:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800efd2:	e781      	b.n	800eed8 <__kernel_rem_pio2f+0x16c>
 800efd4:	f104 3cff 	add.w	ip, r4, #4294967295
 800efd8:	aa08      	add	r2, sp, #32
 800efda:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800efde:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800efe2:	e7f3      	b.n	800efcc <__kernel_rem_pio2f+0x260>
 800efe4:	a908      	add	r1, sp, #32
 800efe6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800efea:	3801      	subs	r0, #1
 800efec:	430a      	orrs	r2, r1
 800efee:	e7ab      	b.n	800ef48 <__kernel_rem_pio2f+0x1dc>
 800eff0:	3201      	adds	r2, #1
 800eff2:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800eff6:	2e00      	cmp	r6, #0
 800eff8:	d0fa      	beq.n	800eff0 <__kernel_rem_pio2f+0x284>
 800effa:	9905      	ldr	r1, [sp, #20]
 800effc:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f000:	eb0d 0001 	add.w	r0, sp, r1
 800f004:	18e6      	adds	r6, r4, r3
 800f006:	a91c      	add	r1, sp, #112	@ 0x70
 800f008:	f104 0c01 	add.w	ip, r4, #1
 800f00c:	384c      	subs	r0, #76	@ 0x4c
 800f00e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f012:	4422      	add	r2, r4
 800f014:	4562      	cmp	r2, ip
 800f016:	da04      	bge.n	800f022 <__kernel_rem_pio2f+0x2b6>
 800f018:	4614      	mov	r4, r2
 800f01a:	e70e      	b.n	800ee3a <__kernel_rem_pio2f+0xce>
 800f01c:	9804      	ldr	r0, [sp, #16]
 800f01e:	2201      	movs	r2, #1
 800f020:	e7e7      	b.n	800eff2 <__kernel_rem_pio2f+0x286>
 800f022:	9903      	ldr	r1, [sp, #12]
 800f024:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f028:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f02c:	9105      	str	r1, [sp, #20]
 800f02e:	ee07 1a90 	vmov	s15, r1
 800f032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f036:	2400      	movs	r4, #0
 800f038:	ece6 7a01 	vstmia	r6!, {s15}
 800f03c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800f040:	46b1      	mov	r9, r6
 800f042:	455c      	cmp	r4, fp
 800f044:	dd04      	ble.n	800f050 <__kernel_rem_pio2f+0x2e4>
 800f046:	ece0 7a01 	vstmia	r0!, {s15}
 800f04a:	f10c 0c01 	add.w	ip, ip, #1
 800f04e:	e7e1      	b.n	800f014 <__kernel_rem_pio2f+0x2a8>
 800f050:	ecfe 6a01 	vldmia	lr!, {s13}
 800f054:	ed39 7a01 	vldmdb	r9!, {s14}
 800f058:	3401      	adds	r4, #1
 800f05a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f05e:	e7f0      	b.n	800f042 <__kernel_rem_pio2f+0x2d6>
 800f060:	0800fb4c 	.word	0x0800fb4c
 800f064:	0800fb20 	.word	0x0800fb20
 800f068:	43800000 	.word	0x43800000
 800f06c:	3b800000 	.word	0x3b800000
 800f070:	00000000 	.word	0x00000000
 800f074:	9b02      	ldr	r3, [sp, #8]
 800f076:	eeb0 0a48 	vmov.f32	s0, s16
 800f07a:	eba3 0008 	sub.w	r0, r3, r8
 800f07e:	f7ff fe0f 	bl	800eca0 <scalbnf>
 800f082:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f068 <__kernel_rem_pio2f+0x2fc>
 800f086:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f08e:	db19      	blt.n	800f0c4 <__kernel_rem_pio2f+0x358>
 800f090:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f06c <__kernel_rem_pio2f+0x300>
 800f094:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f098:	aa08      	add	r2, sp, #32
 800f09a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f09e:	3508      	adds	r5, #8
 800f0a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0a4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f0a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f0b0:	ee10 3a10 	vmov	r3, s0
 800f0b4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f0b8:	ee17 3a90 	vmov	r3, s15
 800f0bc:	3401      	adds	r4, #1
 800f0be:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f0c2:	e74c      	b.n	800ef5e <__kernel_rem_pio2f+0x1f2>
 800f0c4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f0c8:	aa08      	add	r2, sp, #32
 800f0ca:	ee10 3a10 	vmov	r3, s0
 800f0ce:	e7f6      	b.n	800f0be <__kernel_rem_pio2f+0x352>
 800f0d0:	a808      	add	r0, sp, #32
 800f0d2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f0d6:	9001      	str	r0, [sp, #4]
 800f0d8:	ee07 0a90 	vmov	s15, r0
 800f0dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0e0:	3b01      	subs	r3, #1
 800f0e2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f0e6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f0ea:	ed62 7a01 	vstmdb	r2!, {s15}
 800f0ee:	e743      	b.n	800ef78 <__kernel_rem_pio2f+0x20c>
 800f0f0:	ecfc 6a01 	vldmia	ip!, {s13}
 800f0f4:	ecb5 7a01 	vldmia	r5!, {s14}
 800f0f8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f0fc:	3001      	adds	r0, #1
 800f0fe:	4550      	cmp	r0, sl
 800f100:	dc01      	bgt.n	800f106 <__kernel_rem_pio2f+0x39a>
 800f102:	4282      	cmp	r2, r0
 800f104:	daf4      	bge.n	800f0f0 <__kernel_rem_pio2f+0x384>
 800f106:	a858      	add	r0, sp, #352	@ 0x160
 800f108:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f10c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f110:	3b01      	subs	r3, #1
 800f112:	e735      	b.n	800ef80 <__kernel_rem_pio2f+0x214>
 800f114:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f116:	2b02      	cmp	r3, #2
 800f118:	dc09      	bgt.n	800f12e <__kernel_rem_pio2f+0x3c2>
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	dc2b      	bgt.n	800f176 <__kernel_rem_pio2f+0x40a>
 800f11e:	d044      	beq.n	800f1aa <__kernel_rem_pio2f+0x43e>
 800f120:	f009 0007 	and.w	r0, r9, #7
 800f124:	b059      	add	sp, #356	@ 0x164
 800f126:	ecbd 8b04 	vpop	{d8-d9}
 800f12a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f12e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f130:	2b03      	cmp	r3, #3
 800f132:	d1f5      	bne.n	800f120 <__kernel_rem_pio2f+0x3b4>
 800f134:	aa30      	add	r2, sp, #192	@ 0xc0
 800f136:	1f0b      	subs	r3, r1, #4
 800f138:	4413      	add	r3, r2
 800f13a:	461a      	mov	r2, r3
 800f13c:	4620      	mov	r0, r4
 800f13e:	2800      	cmp	r0, #0
 800f140:	f1a2 0204 	sub.w	r2, r2, #4
 800f144:	dc52      	bgt.n	800f1ec <__kernel_rem_pio2f+0x480>
 800f146:	4622      	mov	r2, r4
 800f148:	2a01      	cmp	r2, #1
 800f14a:	f1a3 0304 	sub.w	r3, r3, #4
 800f14e:	dc5d      	bgt.n	800f20c <__kernel_rem_pio2f+0x4a0>
 800f150:	ab30      	add	r3, sp, #192	@ 0xc0
 800f152:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800f156:	440b      	add	r3, r1
 800f158:	2c01      	cmp	r4, #1
 800f15a:	dc67      	bgt.n	800f22c <__kernel_rem_pio2f+0x4c0>
 800f15c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f160:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f164:	2e00      	cmp	r6, #0
 800f166:	d167      	bne.n	800f238 <__kernel_rem_pio2f+0x4cc>
 800f168:	edc7 6a00 	vstr	s13, [r7]
 800f16c:	ed87 7a01 	vstr	s14, [r7, #4]
 800f170:	edc7 7a02 	vstr	s15, [r7, #8]
 800f174:	e7d4      	b.n	800f120 <__kernel_rem_pio2f+0x3b4>
 800f176:	ab30      	add	r3, sp, #192	@ 0xc0
 800f178:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800f17c:	440b      	add	r3, r1
 800f17e:	4622      	mov	r2, r4
 800f180:	2a00      	cmp	r2, #0
 800f182:	da24      	bge.n	800f1ce <__kernel_rem_pio2f+0x462>
 800f184:	b34e      	cbz	r6, 800f1da <__kernel_rem_pio2f+0x46e>
 800f186:	eef1 7a47 	vneg.f32	s15, s14
 800f18a:	edc7 7a00 	vstr	s15, [r7]
 800f18e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f192:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f196:	aa31      	add	r2, sp, #196	@ 0xc4
 800f198:	2301      	movs	r3, #1
 800f19a:	429c      	cmp	r4, r3
 800f19c:	da20      	bge.n	800f1e0 <__kernel_rem_pio2f+0x474>
 800f19e:	b10e      	cbz	r6, 800f1a4 <__kernel_rem_pio2f+0x438>
 800f1a0:	eef1 7a67 	vneg.f32	s15, s15
 800f1a4:	edc7 7a01 	vstr	s15, [r7, #4]
 800f1a8:	e7ba      	b.n	800f120 <__kernel_rem_pio2f+0x3b4>
 800f1aa:	ab30      	add	r3, sp, #192	@ 0xc0
 800f1ac:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800f070 <__kernel_rem_pio2f+0x304>
 800f1b0:	440b      	add	r3, r1
 800f1b2:	2c00      	cmp	r4, #0
 800f1b4:	da05      	bge.n	800f1c2 <__kernel_rem_pio2f+0x456>
 800f1b6:	b10e      	cbz	r6, 800f1bc <__kernel_rem_pio2f+0x450>
 800f1b8:	eef1 7a67 	vneg.f32	s15, s15
 800f1bc:	edc7 7a00 	vstr	s15, [r7]
 800f1c0:	e7ae      	b.n	800f120 <__kernel_rem_pio2f+0x3b4>
 800f1c2:	ed33 7a01 	vldmdb	r3!, {s14}
 800f1c6:	3c01      	subs	r4, #1
 800f1c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1cc:	e7f1      	b.n	800f1b2 <__kernel_rem_pio2f+0x446>
 800f1ce:	ed73 7a01 	vldmdb	r3!, {s15}
 800f1d2:	3a01      	subs	r2, #1
 800f1d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f1d8:	e7d2      	b.n	800f180 <__kernel_rem_pio2f+0x414>
 800f1da:	eef0 7a47 	vmov.f32	s15, s14
 800f1de:	e7d4      	b.n	800f18a <__kernel_rem_pio2f+0x41e>
 800f1e0:	ecb2 7a01 	vldmia	r2!, {s14}
 800f1e4:	3301      	adds	r3, #1
 800f1e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f1ea:	e7d6      	b.n	800f19a <__kernel_rem_pio2f+0x42e>
 800f1ec:	edd2 7a00 	vldr	s15, [r2]
 800f1f0:	edd2 6a01 	vldr	s13, [r2, #4]
 800f1f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1f8:	3801      	subs	r0, #1
 800f1fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1fe:	ed82 7a00 	vstr	s14, [r2]
 800f202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f206:	edc2 7a01 	vstr	s15, [r2, #4]
 800f20a:	e798      	b.n	800f13e <__kernel_rem_pio2f+0x3d2>
 800f20c:	edd3 7a00 	vldr	s15, [r3]
 800f210:	edd3 6a01 	vldr	s13, [r3, #4]
 800f214:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f218:	3a01      	subs	r2, #1
 800f21a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f21e:	ed83 7a00 	vstr	s14, [r3]
 800f222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f226:	edc3 7a01 	vstr	s15, [r3, #4]
 800f22a:	e78d      	b.n	800f148 <__kernel_rem_pio2f+0x3dc>
 800f22c:	ed33 7a01 	vldmdb	r3!, {s14}
 800f230:	3c01      	subs	r4, #1
 800f232:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f236:	e78f      	b.n	800f158 <__kernel_rem_pio2f+0x3ec>
 800f238:	eef1 6a66 	vneg.f32	s13, s13
 800f23c:	eeb1 7a47 	vneg.f32	s14, s14
 800f240:	edc7 6a00 	vstr	s13, [r7]
 800f244:	ed87 7a01 	vstr	s14, [r7, #4]
 800f248:	eef1 7a67 	vneg.f32	s15, s15
 800f24c:	e790      	b.n	800f170 <__kernel_rem_pio2f+0x404>
 800f24e:	bf00      	nop

0800f250 <floorf>:
 800f250:	ee10 3a10 	vmov	r3, s0
 800f254:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f258:	3a7f      	subs	r2, #127	@ 0x7f
 800f25a:	2a16      	cmp	r2, #22
 800f25c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f260:	dc2b      	bgt.n	800f2ba <floorf+0x6a>
 800f262:	2a00      	cmp	r2, #0
 800f264:	da12      	bge.n	800f28c <floorf+0x3c>
 800f266:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f2cc <floorf+0x7c>
 800f26a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f26e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f276:	dd06      	ble.n	800f286 <floorf+0x36>
 800f278:	2b00      	cmp	r3, #0
 800f27a:	da24      	bge.n	800f2c6 <floorf+0x76>
 800f27c:	2900      	cmp	r1, #0
 800f27e:	4b14      	ldr	r3, [pc, #80]	@ (800f2d0 <floorf+0x80>)
 800f280:	bf08      	it	eq
 800f282:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f286:	ee00 3a10 	vmov	s0, r3
 800f28a:	4770      	bx	lr
 800f28c:	4911      	ldr	r1, [pc, #68]	@ (800f2d4 <floorf+0x84>)
 800f28e:	4111      	asrs	r1, r2
 800f290:	420b      	tst	r3, r1
 800f292:	d0fa      	beq.n	800f28a <floorf+0x3a>
 800f294:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f2cc <floorf+0x7c>
 800f298:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f29c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2a4:	ddef      	ble.n	800f286 <floorf+0x36>
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	bfbe      	ittt	lt
 800f2aa:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f2ae:	fa40 f202 	asrlt.w	r2, r0, r2
 800f2b2:	189b      	addlt	r3, r3, r2
 800f2b4:	ea23 0301 	bic.w	r3, r3, r1
 800f2b8:	e7e5      	b.n	800f286 <floorf+0x36>
 800f2ba:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f2be:	d3e4      	bcc.n	800f28a <floorf+0x3a>
 800f2c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f2c4:	4770      	bx	lr
 800f2c6:	2300      	movs	r3, #0
 800f2c8:	e7dd      	b.n	800f286 <floorf+0x36>
 800f2ca:	bf00      	nop
 800f2cc:	7149f2ca 	.word	0x7149f2ca
 800f2d0:	bf800000 	.word	0xbf800000
 800f2d4:	007fffff 	.word	0x007fffff

0800f2d8 <_init>:
 800f2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2da:	bf00      	nop
 800f2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2de:	bc08      	pop	{r3}
 800f2e0:	469e      	mov	lr, r3
 800f2e2:	4770      	bx	lr

0800f2e4 <_fini>:
 800f2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2e6:	bf00      	nop
 800f2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2ea:	bc08      	pop	{r3}
 800f2ec:	469e      	mov	lr, r3
 800f2ee:	4770      	bx	lr
