timestamp 1714558529
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use nverterlayout_ibr nverterlayout_ibr_0 1 0 255 0 -1 220
use nand2_ibr nand2_ibr_2 1 0 633 0 -1 -188
use nand2_ibr nand2_ibr_1 1 0 633 0 1 188
use nand2_ibr nand2_ibr_0 1 0 70 0 1 188
port "I0" 3 982 -578 982 -578 m1
port "VSS" 1 92 -40 92 -40 m1
port "OUT" 5 1070 475 1070 475 m1
port "I1" 4 136 450 207 515 m1
port "Sel" 2 314 -358 314 -358 v
port "VDD" 0 572 976 572 976 m1
node "m1_167_n1051#" 0 322.115 167 -1051 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122546 1896 0 0 0 0 0 0 0 0
node "I0" 0 43.6365 982 -578 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4062 256 0 0 0 0 0 0 0 0
node "m1_430_n515#" 1 107.962 430 -515 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19380 794 0 0 0 0 0 0 0 0
node "m1_646_n25#" 1 132.419 646 -25 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21395 888 0 0 0 0 0 0 0 0
node "VSS" 1 259.405 92 -40 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59833 1526 0 0 0 0 0 0 0 0
node "OUT" 0 73.8327 1070 475 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9999 510 0 0 0 0 0 0 0 0
node "m1_421_448#" 1 105.183 421 448 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19877 836 0 0 0 0 0 0 0 0
node "I1" 0 43.3771 136 450 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4615 272 0 0 0 0 0 0 0 0
node "m1_945_548#" 2 332.918 945 548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12716 636 67388 2108 0 0 0 0 0 0
node "Sel" 2 376.027 314 -358 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12797 658 71672 2378 0 0 0 0 0 0
node "m1_645_n729#" 3 400.049 645 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19285 802 98246 3102 0 0 0 0 0 0
node "m1_256_729#" 0 53.0463 256 729 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5896 310 0 0 0 0 0 0 0 0
node "VDD" 0 108.821 572 976 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24585 628 0 0 0 0 0 0 0 0
node "a_382_924#" 31 0 382 924 nnd 0 0 0 0 32002 952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_167_n1051#" 4276 233.928 167 -1051 nw 77976 1420 0 0 62051 1550 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_645_n729#" 15200 1.14 645 -729 nw 380 162 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_361_n401#" 3410 0.303 361 -401 nw 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_83_n28#" 0 0 83 -28 ppd 0 0 0 0 0 0 46181 1914 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_645_n729#" "m1_167_n1051#" 29.205
cap "m1_430_n515#" "m1_167_n1051#" 29.1151
cap "m1_945_548#" "Sel" 7.09896
cap "m1_945_548#" "I0" 15.188
cap "Sel" "m1_167_n1051#" 9.54887
cap "m1_646_n25#" "w_167_n1051#" 0.0863083
cap "VSS" "w_167_n1051#" 0.0221283
cap "I1" "VSS" 6.94771
cap "m1_645_n729#" "w_167_n1051#" 0.00450401
cap "I1" "m1_645_n729#" 0.0342452
cap "OUT" "m1_646_n25#" 12.8861
cap "m1_430_n515#" "w_167_n1051#" 0.990667
cap "I1" "m1_421_448#" 11.4261
cap "OUT" "m1_645_n729#" 0.84552
cap "OUT" "m1_421_448#" 17.1878
cap "VDD" "a_382_924#" 18.3236
cap "Sel" "w_167_n1051#" 0.0423185
cap "I0" "w_167_n1051#" 1.0823
cap "I1" "Sel" 3.91257
cap "m1_945_548#" "w_167_n1051#" 0.634583
cap "m1_645_n729#" "a_382_924#" 2.76122
cap "m1_421_448#" "a_382_924#" 0.796343
cap "w_361_n401#" "Sel" 0.0739926
cap "OUT" "m1_945_548#" 109.871
cap "m1_646_n25#" "VSS" 21.9799
cap "m1_645_n729#" "VDD" 9.58635
cap "VDD" "m1_421_448#" 15.6787
cap "m1_167_n1051#" "w_167_n1051#" 84.5887
cap "m1_646_n25#" "m1_645_n729#" 29.8306
cap "m1_645_n729#" "VSS" 7.81211
cap "m1_646_n25#" "m1_421_448#" 12.5111
cap "m1_421_448#" "VSS" 11.8979
cap "m1_646_n25#" "m1_430_n515#" 11.8759
cap "m1_430_n515#" "VSS" 12.1244
cap "Sel" "a_382_924#" 1.98169
cap "m1_645_n729#" "m1_421_448#" 53.8176
cap "m1_256_729#" "VSS" 3.91674
cap "m1_645_n729#" "m1_430_n515#" 55.6173
cap "m1_421_448#" "m1_430_n515#" 4.70229
cap "m1_645_n729#" "w_645_n729#" 0.278388
cap "m1_256_729#" "m1_645_n729#" 10.8287
cap "m1_646_n25#" "Sel" 0.199107
cap "Sel" "VSS" 78.6835
cap "m1_646_n25#" "m1_945_548#" 44.4769
cap "m1_945_548#" "VSS" 0.371018
cap "m1_645_n729#" "Sel" 147.044
cap "m1_645_n729#" "I0" 1.76455
cap "m1_421_448#" "Sel" 52.3317
cap "m1_945_548#" "m1_645_n729#" 161.552
cap "Sel" "m1_430_n515#" 0.0372795
cap "m1_945_548#" "m1_421_448#" 1.42302
cap "m1_256_729#" "Sel" 1.09408
cap "m1_646_n25#" "m1_167_n1051#" 7.42658
cap "VSS" "m1_167_n1051#" 8.23828
cap "nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/IN" 0.262469
cap "nand2_ibr_2/IN1" "nverterlayout_ibr_0/VDD" 4.93817
cap "nverterlayout_ibr_0/VDD" "nverterlayout_ibr_0/VSS" 47.6506
cap "nand2_ibr_2/OUT" "nverterlayout_ibr_0/VDD" 29.652
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 4.12909
cap "nand2_ibr_1/IN2" "nand2_ibr_1/OUT" 0.406747
cap "nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/VSS" 0.0379181
cap "nverterlayout_ibr_0/VDD" "nverterlayout_ibr_0/OUT" 48.9668
cap "nand2_ibr_2/IN1" "nverterlayout_ibr_0/VSS" -0.71289
cap "nand2_ibr_2/IN1" "nverterlayout_ibr_0/OUT" 0.646117
cap "nand2_ibr_2/IN1" "nand2_ibr_2/OUT" -4.64829
cap "nand2_ibr_2/OUT" "nverterlayout_ibr_0/OUT" 24.8871
cap "nand2_ibr_2/OUT" "nverterlayout_ibr_0/VSS" 50.062
cap "nverterlayout_ibr_0/VDD" "nverterlayout_ibr_0/IN" 26.7862
cap "nand2_ibr_2/OUT" "nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 6.0122
cap "nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "nverterlayout_ibr_0/IN" 10.9722
cap "nverterlayout_ibr_0/OUT" "nverterlayout_ibr_0/VSS" 38.0315
cap "nand2_ibr_0/IN2" "nverterlayout_ibr_0/VDD" 0.921369
cap "nverterlayout_ibr_0/OUT" "nverterlayout_ibr_0/IN" 19.2198
cap "nand2_ibr_2/OUT" "nverterlayout_ibr_0/IN" -1.54755
cap "nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/VSS" 91.1294
cap "nand2_ibr_0/IN2" "nverterlayout_ibr_0/VSS" -2.49602
cap "nand2_ibr_1/OUT" "nverterlayout_ibr_0/VDD" 0.0501019
cap "nand2_ibr_0/IN2" "nverterlayout_ibr_0/IN" 1.70555
cap "nand2_ibr_1/OUT" "nand2_ibr_2/IN1" 0.135761
cap "nand2_ibr_1/IN2" "nverterlayout_ibr_0/VDD" 4.31531
cap "nand2_ibr_1/OUT" "nand2_ibr_2/OUT" 11.6738
cap "nand2_ibr_1/OUT" "nverterlayout_ibr_0/VSS" -2.44038
cap "nand2_ibr_1/IN2" "nverterlayout_ibr_0/VSS" 21.9363
cap "nand2_ibr_1/IN2" "nverterlayout_ibr_0/OUT" -0.538865
cap "nand2_ibr_1/IN2" "nand2_ibr_2/OUT" 1.5651
cap "nand2_ibr_1/IN2" "nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.254847
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 4.12909
cap "nand2_ibr_1/IN2" "nverterlayout_ibr_0/IN" 8.72117
cap "nand2_ibr_2/IN1" "nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.544912
cap "nand2_ibr_2/OUT" "nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 27.3937
cap "nverterlayout_ibr_0/OUT" "nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.253041
cap "nverterlayout_ibr_0/IN" "nand2_ibr_2/OUT" -5.10531
cap "nand2_ibr_2/OUT" "nand2_ibr_1/IN2" 3.35232
cap "nand2_ibr_2/OUT" "nand2_ibr_1/OUT" -9.28564
cap "nverterlayout_ibr_0/VSS" "nand2_ibr_1/IN2" 2.58284
cap "nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/VSS" -3.5723
cap "nverterlayout_ibr_0/VSS" "nand2_ibr_1/OUT" -2.44038
cap "nverterlayout_ibr_0/VSS" "nand2_ibr_0/IN2" -3.24773
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_1/IN2" 20.8717
cap "nverterlayout_ibr_0/IN" "nverterlayout_ibr_0/VDD" 35.7884
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_1/OUT" 27.447
cap "nverterlayout_ibr_0/OUT" "nand2_ibr_1/IN2" -2.04004
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_0/IN2" 0.847279
cap "nverterlayout_ibr_0/OUT" "nverterlayout_ibr_0/IN" 0.861572
cap "nverterlayout_ibr_0/VSS" "nand2_ibr_2/OUT" -2.44976
cap "nverterlayout_ibr_0/VDD" "nand2_ibr_2/OUT" 14.2905
cap "nand2_ibr_2/IN1" "nand2_ibr_2/OUT" 0.47736
cap "nverterlayout_ibr_0/VSS" "nverterlayout_ibr_0/VDD" -4.58144
cap "nverterlayout_ibr_0/OUT" "nverterlayout_ibr_0/VDD" 0.00319844
cap "nverterlayout_ibr_0/IN" "nand2_ibr_1/IN2" 88.5678
cap "nand2_ibr_1/IN2" "nand2_ibr_1/OUT" -3.87443
cap "nand2_ibr_1/IN2" "nand2_ibr_0/IN2" -11.1142
cap "nverterlayout_ibr_0/IN" "nand2_ibr_1/OUT" 9.46422
cap "nverterlayout_ibr_0/IN" "nand2_ibr_0/IN2" 2.76498
merge "nand2_ibr_0/VSS" "nand2_ibr_1/VSS" -925.992 0 0 0 0 0 0 -9480 -3092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -62227 -4784 0 0 0 0 0 0 0 0
merge "nand2_ibr_1/VSS" "nand2_ibr_2/VSS"
merge "nand2_ibr_2/VSS" "m1_646_n25#"
merge "m1_646_n25#" "nverterlayout_ibr_0/VSS"
merge "nverterlayout_ibr_0/VSS" "VSS"
merge "VSS" "a_83_n28#"
merge "nand2_ibr_0/VDD" "nand2_ibr_1/VDD" -1034.94 -30205 -3508 0 0 -48690 -1944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -100405 -3620 0 0 0 0 0 0 0 0
merge "nand2_ibr_1/VDD" "VDD"
merge "VDD" "a_382_924#"
merge "a_382_924#" "nand2_ibr_2/VDD"
merge "nand2_ibr_2/VDD" "m1_645_n729#"
merge "m1_645_n729#" "w_645_n729#"
merge "w_645_n729#" "nverterlayout_ibr_0/VDD"
merge "nverterlayout_ibr_0/VDD" "m1_167_n1051#"
merge "m1_167_n1051#" "w_167_n1051#"
merge "w_167_n1051#" "w_361_n401#"
merge "nand2_ibr_0/IN1" "nverterlayout_ibr_0/IN" -227.88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9635 -584 0 0 0 0 0 0 0 0
merge "nverterlayout_ibr_0/IN" "Sel"
merge "nand2_ibr_1/OUT" "OUT" -87.7281 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6765 -378 0 0 0 0 0 0 0 0
merge "nand2_ibr_2/IN1" "I0" -46.4958 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3994 -254 0 0 0 0 0 0 0 0
merge "nand2_ibr_0/IN2" "I1" -44.2731 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4615 -272 0 0 0 0 0 0 0 0
merge "nand2_ibr_2/IN2" "nverterlayout_ibr_0/OUT" -188.869 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7481 -494 0 0 0 0 0 0 0 0
merge "nverterlayout_ibr_0/OUT" "m1_430_n515#"
merge "nand2_ibr_0/OUT" "m1_256_729#" -213.939 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12733 -824 0 0 0 0 0 0 0 0
merge "m1_256_729#" "nand2_ibr_1/IN2"
merge "nand2_ibr_1/IN2" "m1_421_448#"
merge "nand2_ibr_1/IN1" "nand2_ibr_2/OUT" -171.329 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8834 -542 0 0 0 0 0 0 0 0
merge "nand2_ibr_2/OUT" "m1_945_548#"
