vendor_name = ModelSim
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Stimulation/Stimulation_Half_Adder.v
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/RTL/Half_Adder.v
source_file = 1, D:/TylerHong/Development/Learn/Learning-FPGA/20250201-Half-Adder/Quartus Project/db/Half_Adder.cbx.xml
design_name = Half_Adder
instance = comp, \sum~output , sum~output, Half_Adder, 1
instance = comp, \carry~output , carry~output, Half_Adder, 1
instance = comp, \in_1~input , in_1~input, Half_Adder, 1
instance = comp, \in_2~input , in_2~input, Half_Adder, 1
instance = comp, \Add0~0 , Add0~0, Half_Adder, 1
instance = comp, \Add0~1 , Add0~1, Half_Adder, 1
