
% ====================================================================
%                        BTI
% ====================================================================
% ==== summary
@article{BTI_CSUR2015_Hong,
  title   = {Lifetime Reliability Enhancement of Microprocessors: Mitigating the Impact of Negative Bias Temperature Instability},
  author  = {Hong, Hyejeong and Lim, Jaeil and Lim, Hyunyul and Kang, Sungho},
  journal = csur,
  volume  = {48},
  number  = {1},
  month   = sep,
  pages   = {9:1--9:25},
  year    = {2015},
} 
@phdthesis{PHD2015_Roy,
  title    = {Logic and Clock Network Optimization in Nanometer {VLSI} Circuits},
  author   = {Subhendu Roy},
  school   = {The University of Texas at Austin},
  year     = {2015},
}
% ==== model
@inproceedings{BTI_DAC2006_Vattikonda,
  title     = {Modeling and minimization of {PMOS NBTI} effect for robust nanometer design},
  author    = {Vattikonda, Rakesh and Wang, Wenping and Cao, Yu},
  booktitle = dac,
  pages     = {1047--1052},
  year      = {2006},
}
@inproceedings{BTI_DAC2006_Kumar,
  author  = {S. V. Kumar and C. H. Kim and S. Sapatnekar},
  title   = {An Analytical Model for Negative Bias Temperature Instability},
  journal = iccad,
  year    = {2006},
  pages   = {493--496},
}
% ==== architecture level
@inproceedings{BTI_DSN2012_Oboril,
  author    = {F. Oboril and M. B. Tahoori},
  title     = {{ExtraTime}: Modeling and Analysis of Wearout due to Transistor Aging at Microarchitecture-Level},
  booktitle = dsn,
  year      = {2012},
  pages     = {1--12},
}
% ==== synthesis
@inproceedings{BTI_DAC2007_Kumar,
  author    = {S. V. Kumar and C. H. Kim and S. S. Sapatnekar},
  title     = {{NBTI} aware Synthesis of Digital Circuits},
  booktitle = dac,
  pages     = {370--375},
  year      = {2007},
}
@inproceedings{BTI_ISQED2007_Yang,
  title     = {Combating {NBTI} Degradation via Gate Sizing},
  author    = {X. Yang and K. Saluja},
  booktitle = isqed,
  pages     = {47--52},
  year      = {2007},
}
@article{BTI_EDL2008_Lee,
  title   = {{PBTI}-Associated High-Temperature Hot Carrier Degradation of {nMOSFETs} With Metal-Gate/High-k Dielectrics},
  author  = {K. T. Lee and others},
  journal = edl,
  pages   = {389--391},
  year    = {2008},
}
@inproceedings{BTI_DATE2009_Chakraborty,
  title     = {Analysis and optimization of {NBTI} induced clock skew in gated clock trees},
  author    = {Chakraborty, Ashutosh and Ganesan, Gokul and Rajaram, Anand and Pan, David Z},
  booktitle = date,
  pages     = {296--299},
  year      = {2009},
}
@inproceedings{BTI_DATE2009_Wu,
  title     = {Joint Logic Restructuring and Pin Reordering against {NBTI}-induced Performance Degradation},
  author    = {Wu, Kai-Chiang and Marculescu, Diana},
  booktitle = date,
  pages     = {75--80},
  year      = {2009},
}
@article{BTI_ISPD2010_Chakraborty,
  title     = {Skew Management of {NBTI} Impacted Gated Clock Trees},
  author    = {A. Chakraborty and D. Z. Pan},
  booktitle = ispd, 
  pages     = {127--133},
  year      = {2010},
}
@inproceedings{BTI_ISQED2010_Fang,
  title     = {Scalable Methods for the Analysis and Optimization of Gate Oxide Breakdown},
  author    = {J. Fang and S. Sapatnekar},
  booktitle = isqed, 
  pages     = {638--645},
  year      = {2010},
}
@inproceedings{BTI_ASPDAC2011_Chakraborty,
  title     = {Controlling {NBTI} degradation during static burn-in testing},
  author    = {Chakraborty, Ashutosh and Pan, David Z},
  booktitle = aspdac,
  pages     = {597--602},
  year      = {2011},
}
@inproceedings{BTI_GLSVLSI2012_Liu,
  title     = {{NBTI} Effects on Tree-like Clock Distribution Networks},
  author    = {Liu, Wei and Miryala, Sandeep and Tenace, Valerio and Calimera, Andrea and Macii, Enrico and Poncino, Massimo},
  booktitle = glsvlsi,
  year      = {2012},
  pages     = {279--282},
} 
@inproceedings{BTI_ICCAD2013_Ebrahimi,
  title     = {Aging-aware logic synthesis},
  author    = {Ebrahimi, Mojtaba and Oboril, Fabian and Kiamehr, Saman and Tahoori, Mehdi B},
  booktitle = iccad,
  pages     = {61--68},
  year      = {2013},
  abstract  = {},
}
@article{BTI_TCAD2013_Chakraborty,
  title   = {Skew management of {NBTI} impacted gated clock trees},
  author  = {Chakraborty, Arpan and Pan, David Z},
  journal = tcad,
  volume  = {32},
  pages   = {918--927},
  year    = {2013},
}
@inproceedings{BTI_VLSID2014_Roy,
  title     = {Reliability Aware Gate Sizing Combating {NBTI} and Oxide Breakdown},
  author    = {Subhendu Roy and David Z. Pan},
  booktitle = vlsid,
  year      = {2014},
  pages     = {38-43},
}
@inproceedings{BTI_ICCD2015_Lin,
  title     = {{CSL}: Coordinated and Scalable Logic Synthesis Techniques for Effective {NBTI} Reduction},
  author    = {C. H. Lin and S. Roy and C. Y. Wang and D. Z. Pan and D. Chen},
  booktitle = iccd,
  year      = {2015},
}


% ====================================================================
%                        RTN 
% ====================================================================
@inproceedings{RTN_DATE2011_Aadithya,
  title     = {{SAMURAI}: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in {SRAMs}},
  author    = {Aadithya, Karthik V and Demir, Alper and Venugopalan, Sriramkumar and Roychowdhury, Jaijeet},
  booktitle = date,
  pages     = {1--6},
  year      = {2011},
}
@article{RTN_TED2013_Realov,
  title     = {Analysis of random telegraph noise in 45-nm {CMOS} using on-chip characterization system},
  author    = {Realov, Simeon and Shepard, Kenneth L},
  journal   = ted,
  volume    = {60},
  number    = {5},
  pages     = {1716--1722},
  year      = {2013},
  publisher = {IEEE},
}
