// Seed: 1286488215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_32;
  always_latch @(1, posedge "") begin : LABEL_0
    id_32 = -1 == 1'b0;
    $clog2(58);
    ;
  end
endmodule
macromodule module_1 (
    output tri   id_0
    , id_7,
    output wor   id_1,
    output tri   id_2,
    output wor   id_3
    , id_8,
    input  uwire id_4,
    input  tri0  id_5
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_7,
      id_10,
      id_9,
      id_9,
      id_7,
      id_8,
      id_10,
      id_8,
      id_7,
      id_7,
      id_10,
      id_8,
      id_10,
      id_9,
      id_9,
      id_8,
      id_8,
      id_10,
      id_8,
      id_9
  );
  logic id_11;
  ;
  wire [1 'b0 : -1] id_12;
endmodule
