#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jul  5 01:26:22 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2003: [F:/longxindaima/test3/test/source/test.fdc(line number: 45)] Attribute PAP_IO_LOC value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test3/test/source/test.fdc(line number: 46)] Attribute PAP_IO_VCCIO value is same with the old value on port p:sys_clk. Repeat command is found.
C: ConstraintEditor-2003: [F:/longxindaima/test3/test/source/test.fdc(line number: 47)] Attribute PAP_IO_STANDARD value is same with the old value on port p:sys_clk. Repeat command is found.
C: UserConstraintEditor-2001: [F:/longxindaima/test3/test/source/test.fdc(line number: 25)] IO Direction INPUT is incorrect, change it to OUTPUT.
C: ConstraintEditor-2002: [F:/longxindaima/test3/test/source/test.fdc(line number: 107)] | Port cs_n_i has been placed at location F14, whose type is share pin.
C: ConstraintEditor-2002: [F:/longxindaima/test3/test/source/test.fdc(line number: 111)] | Port mosi_i has been placed at location G13, whose type is share pin.
Constraint check end.
Executing : get_pins {divadf2/clk_out:Q[0]}
Executing : get_pins {divadf2/clk_out:Q[0]} successfully.
Executing : create_clock -name {divadf2/clk_out/Q[0]_Inferred} [get_pins {divadf2/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {divadf2/clk_out/Q[0]_Inferred} [get_pins {divadf2/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {ad_delay/EN:Q[0]}
Executing : get_pins {ad_delay/EN:Q[0]} successfully.
Executing : create_clock -name {ad_delay/EN/Q[0]_Inferred} [get_pins {ad_delay/EN:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {ad_delay/EN/Q[0]_Inferred} [get_pins {ad_delay/EN:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {divadf/clk_out:Q[0]}
Executing : get_pins {divadf/clk_out:Q[0]} successfully.
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {divadf/clk_out/Q[0]_Inferred} [get_pins {divadf/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports clk_fx
Executing : get_ports clk_fx successfully.
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_fx_Inferred [get_ports clk_fx] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {f_measure/gate:Q[0]}
Executing : get_pins {f_measure/gate:Q[0]} successfully.
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {f_measure/gate/Q[0]_Inferred} [get_pins {f_measure/gate:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins fifo/N29:Z
Executing : get_pins fifo/N29:Z successfully.
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo/N29/Z_Inferred [get_pins fifo/N29:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins csget/N7:Z
Executing : get_pins csget/N7:Z successfully.
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name csget/N7/Z_Inferred [get_pins csget/N7:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf2/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf2/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {ad_delay/EN/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {ad_delay/EN/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf2/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group {divadf2/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {ad_delay/EN/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {ad_delay/EN/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {divadf/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group {divadf/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group clk_fx_Inferred
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group clk_fx_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {f_measure/gate/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group {f_measure/gate/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group fifo/N29/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_4 -asynchronous -group fifo/N29/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group csget/N7/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_5 -asynchronous -group csget/N7/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group_6 -asynchronous -group sys_clk_Inferred successfully.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'rev88'. The design is empty.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  ad9226_sample_m2/state[2] ad9226_sample_m2/state[1] ad9226_sample_m2/state[0]
I: to  ad9226_sample_m2/state_2 ad9226_sample_m2/state_1 ad9226_sample_m2/state_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Removed bmsLT inst N6_lt30 that is redundant to N2_lt27
I: Removed bmsSUB inst N6_sub30 that is redundant to N2_sub27
I: Removed bmsWIDEMUX inst N6_sel30 that is redundant to N2_sel27
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rd_water_level[9:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/wait_cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_buf_wr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_narrow[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_offset[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/adc_data_reve[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ad9226_sample_m2/sample_cnt[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/clk_out' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'divfifo/cnt[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/rd_out_vld' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[49]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[50]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[51]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[52]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[53]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[54]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[55]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[56]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[57]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[58]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[59]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[60]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[61]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[62]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[63]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/rx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/spi_mosi_reg' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/tx_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/cnt_rxbit[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[32]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[33]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[34]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[35]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[36]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[37]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[38]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[39]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[40]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[41]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[42]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[43]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[44]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[45]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[46]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[47]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'spi_slave/data_out[48]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r0 that is redundant to csget/spi_cs_r0
I: Removed bmsWIDEDFFCPE inst spi_slave/spi_cs_r1 that is redundant to csget/spi_cs_r1
W: Register f_measure/fre[0] is reduced to constant 0.
I: Constant propagation done on ad_delay/N10_sub0_bc2 (bmsREDAND).
I: Constant propagation done on ad_delay/N10_sub0_sum4 (bmsREDXOR).
I: Constant propagation done on ad_delay/N10_sub1_sum4 (bmsREDXOR).
I: Constant propagation done on ad_delay/N10_sub27_bc2 (bmsREDAND).
I: Constant propagation done on ad_delay/N10_sub27_sum4 (bmsREDXOR).
I: Constant propagation done on ad_delay/N10_sub26_bc2 (bmsREDAND).
I: Constant propagation done on ad_delay/N10_sub26_sum4 (bmsREDXOR).
I: Constant propagation done on ad_delay/N10_sub25_bc2 (bmsREDAND).
Executing : mod-gen successfully.
Start logic-optimization.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
W: Public-4008: Instance 'f_measure/cnt_fx[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst trans/flag[2] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_DFF_C                   433 uses
GTP_DFF_CE                   31 uses
GTP_DFF_E                     1 use
GTP_DFF_P                     9 uses
GTP_DLATCH_C                  1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                     10 uses
GTP_LUT2                    139 uses
GTP_LUT3                   1530 uses
GTP_LUT4                    210 uses
GTP_LUT5                   1706 uses
GTP_LUT5CARRY              5707 uses
GTP_LUT5M                   191 uses
GTP_MUX2LUT6                  8 uses
GTP_MUX2LUT7                  4 uses
GTP_MUX2LUT8                  2 uses
GTP_PLL_E1                    1 use

I/O ports: 23
GTP_INBUF                  13 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 9493 of 17536 (54.13%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 9493
Total Registers: 474 of 26304 (1.80%)
Total Latches: 1

DRM18K:
Total DRM18K = 2.0 of 48 (4.17%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 23 of 240 (9.58%)


Number of unique control sets : 16
  CLK(clk_200m), CE(nt_rst)                        : 1
  CLK(fifo.empty_pos_edge), C(fifo.N45)            : 1
  CLK(fifo.empty_pos_edge), C(~nt_rst)             : 1
  CLK(nt_sys_clk), C(~nt_rst)                      : 2
  CLK(clk_200m), CP(~locked)                       : 6
      CLK(clk_200m), C(~locked)                    : 4
      CLK(clk_200m), P(~locked)                    : 2
  CLK(rd_en), C(~nt_rst)                           : 9
  CLK(nt_clk_fx), C(~locked)                       : 31
  CLK(~f_measure.gate), C(~locked)                 : 31
  CLK(fifo.wr_clk), CP(~nt_rst)                    : 48
      CLK(fifo.wr_clk), C(~nt_rst)                 : 44
      CLK(fifo.wr_clk), P(~nt_rst)                 : 4
  CLK(rd_en), CP(~locked)                          : 75
      CLK(rd_en), C(~locked)                       : 74
      CLK(rd_en), P(~locked)                       : 1
  CLK(clk_50m), C(~locked)                         : 77
  CLK(clk_200m), CP(~nt_rst)                       : 161
      CLK(clk_200m), C(~nt_rst)                    : 159
      CLK(clk_200m), P(~nt_rst)                    : 2
  CLK(clk_200m), C(~locked), CE(spi_slave.add_cnt_txbit)       : 8
  CLK(clk_200m), C(~nt_rst), CE(~fifo.rd_empty)    : 10
  CLK(fifo.wr_clk), C(~nt_rst), CE(~fifo.wr_full)  : 13
  G(~nt_rst), C(fifo.N45)                          : 1


Number of DFF:CE Signals : 4
  nt_rst(from GTP_INBUF:O)                         : 1
  spi_slave.add_cnt_txbit(from GTP_LUT3:Z)         : 8
  ~fifo.rd_empty(from GTP_INV:Z)                   : 10
  ~fifo.wr_full(from GTP_INV:Z)                    : 13

Number of DFF:CLK Signals : 8
  fifo.empty_pos_edge(from GTP_LUT2:Z)             : 2
  nt_sys_clk(from GTP_INBUF:O)                     : 2
  nt_clk_fx(from GTP_INBUF:O)                      : 31
  ~f_measure.gate(from GTP_INV:Z)                  : 31
  fifo.wr_clk(from GTP_LUT5:Z)                     : 61
  clk_50m(from GTP_PLL_E1:CLKOUT1)                 : 77
  rd_en(from GTP_LUT2:Z)                           : 84
  clk_200m(from GTP_PLL_E1:CLKOUT0)                : 186

Number of DFF:CP Signals : 3
  fifo.N45(from GTP_LUT3:Z)                        : 1
  ~locked(from GTP_INV:Z)                          : 228
  ~nt_rst(from GTP_INV:Z)                          : 244

Number of DLATCH:CP Signals : 1
  fifo.N45(from GTP_LUT3:Z)                        : 1

Number of DLATCH:G Signals : 1
  ~nt_rst(from GTP_INV:Z)                          : 1

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I0->Z' of 'GTP_LUT5M' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/I0' to: 'divadf2/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I1' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I0->Z' of 'GTP_LUT5M' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/I0' to: 'divadf2/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I1' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I0->Z' of 'GTP_LUT5M' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/I0' to: 'divadf2/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I1' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I0->Z' of 'GTP_LUT5M' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/I0' to: 'divadf2/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I1' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/I3' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/I3' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/I3' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/I3' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I2' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I2' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I2' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/I2' to: 'divadf/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/I2' to: 'trans/N36[0]_2/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/CIN' to: 'f_measure/N14_2/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/COUT'
C: STA-3003: The timing arc 'CIN->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/COUT'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_31/CIN' to: 'f_measure/N14_31/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_30/CIN' to: 'f_measure/N14_30/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_29/CIN' to: 'f_measure/N14_29/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_28/CIN' to: 'f_measure/N14_28/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_27/CIN' to: 'f_measure/N14_27/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_26/CIN' to: 'f_measure/N14_26/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_25/CIN' to: 'f_measure/N14_25/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_24/CIN' to: 'f_measure/N14_24/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_23/CIN' to: 'f_measure/N14_23/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_22/CIN' to: 'f_measure/N14_22/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_21/CIN' to: 'f_measure/N14_21/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_20/CIN' to: 'f_measure/N14_20/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_19/CIN' to: 'f_measure/N14_19/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_18/CIN' to: 'f_measure/N14_18/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_17/CIN' to: 'f_measure/N14_17/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_16/CIN' to: 'f_measure/N14_16/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_15/CIN' to: 'f_measure/N14_15/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_14/CIN' to: 'f_measure/N14_14/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_13/CIN' to: 'f_measure/N14_13/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_12/CIN' to: 'f_measure/N14_12/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/CIN' to: 'f_measure/N14_11/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/CIN' to: 'f_measure/N14_10/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/CIN' to: 'f_measure/N14_9/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/CIN' to: 'f_measure/N14_8/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/CIN' to: 'f_measure/N14_7/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/CIN' to: 'f_measure/N14_6/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/CIN' to: 'f_measure/N14_5/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/CIN' to: 'f_measure/N14_4/Z'
C: STA-3003: The timing arc 'CIN->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/CIN' to: 'f_measure/N14_3/Z'
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_1/I1' to: 'f_measure/N14_1/Z'
C: STA-3003: The timing arc 'I1->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3003: The timing arc 'I1->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_2/I1' to: 'f_measure/N14_2/Z'
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_3/I3' to: 'f_measure/N14_3/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_4/I3' to: 'f_measure/N14_4/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_5/I3' to: 'f_measure/N14_5/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_6/I3' to: 'f_measure/N14_6/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_7/I3' to: 'f_measure/N14_7/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_8/I3' to: 'f_measure/N14_8/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_9/I3' to: 'f_measure/N14_9/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3003: The timing arc 'I3->Z' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_10/I3' to: 'f_measure/N14_10/Z'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3003: The timing arc 'I3->COUT' of 'GTP_LUT5CARRY' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/N14_11/I3' to: 'f_measure/N14_11/COUT'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_23/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_24/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_25/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_26/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_27/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_28/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_29/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_30/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_31/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_2/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_3/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_4/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_5/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_6/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_7/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_8/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_9/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_10/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_11/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_12/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_13/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_14/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_15/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_16/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_17/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_18/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_19/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_20/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_21/Z from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/COUT from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/N14_22/Z from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/EN/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/clk_out/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/clk_out/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB' (GTP_DRM18K.CLKB) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[8]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           3  {divadf2/clk_out/Q}
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           3  {ad_delay/EN/Q}
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                63           3  {divadf/clk_out/Q}
 clk_fx_Inferred          1000.000     {0 500}        Declared                31           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 2           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf2/clk_out/Q[0]_Inferred           
 Inferred_clock_group_0        asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_1        asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_2        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_3        asynchronous               f_measure/gate/Q[0]_Inferred            
 Inferred_clock_group_6        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     229.938 MHz       1000.000          4.349        995.651
 clk_fx_Inferred              1.000 MHz     453.721 MHz       1000.000          2.204        997.796
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   995.651       0.000              0             91
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   995.651       0.000              0             91
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   995.651       0.000              0             91
 clk_fx_Inferred        clk_fx_Inferred            997.796       0.000              0             31
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                     0.550       0.000              0             91
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.550       0.000              0             91
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.550       0.000              0             91
 clk_fx_Inferred        clk_fx_Inferred              0.990       0.000              0             31
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     499.101       0.000              0             63
 ad_delay/EN/Q[0]_Inferred                         499.070       0.000              0             63
 divadf/clk_out/Q[0]_Inferred                      499.086       0.000              0             63
 clk_fx_Inferred                                   499.279       0.000              0             31
 f_measure/gate/Q[0]_Inferred                      499.380       0.000              0             31
 sys_clk_Inferred                                  499.279       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.607
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.932 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.712         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.894 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.335         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.521 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.521         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.553 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.553         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.585 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.617 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.617         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.649 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.649         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.681 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.681         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.713 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.713         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.745         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.777 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.777         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.809 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.809         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.841 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.841         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.057 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.568         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.742 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       5.112         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       5.340 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.710         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.874 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.874         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.874         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282    1000.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.607                          
 clock uncertainty                                      -0.050    1001.557                          

 Setup time                                             -0.032    1001.525                          

 Data required time                                               1001.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.525                          
 Data arrival time                                                  -5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.607
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.932 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.712         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.894 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.335         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.521 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.521         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.553 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.553         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.585 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.617 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.617         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.649 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.649         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.681 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.681         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.713 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.713         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.745         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.777 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.777         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.809 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.809         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.841 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.841         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.057 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.568         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.807 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.807         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.807         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282    1000.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.607                          
 clock uncertainty                                      -0.050    1001.557                          

 Setup time                                             -0.017    1001.540                          

 Data required time                                               1001.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.540                          
 Data arrival time                                                  -4.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.607
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.932 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.712         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.894 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.335         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.521 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.521         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.553 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.553         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.585 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.617 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.617         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.649 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.649         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.681 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.681         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.713 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.713         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.745         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.777 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.777         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.809 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.809         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.841 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.841         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.873 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.873         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.089 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.600         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.764 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.764         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.764         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282    1000.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.607         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.607                          
 clock uncertainty                                      -0.050    1001.557                          

 Setup time                                             -0.032    1001.525                          

 Data required time                                               1001.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.525                          
 Data arrival time                                                  -4.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.924 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.704         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.704         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.017         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Hold time                                               0.137       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                  -2.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.924 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.704         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.704         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.017         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Hold time                                               0.137       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                  -2.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.017
  Launch Clock Delay      :  1.607
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.607         _N2172           
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.924 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.704         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   2.704         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf2/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_3         
                                                                                   trans/N36[0]_2/I1 (GTP_LUT5)
                                   td                    0.282       0.723 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.017         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.017                          
 clock uncertainty                                       0.000       2.017                          

 Hold time                                               0.137       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                  -2.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.637
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.742         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.924 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.365         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.551 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.551         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.583 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.583         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.615 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.615         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.647 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.647         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.679 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.679         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.711 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.711         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.743 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.743         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.775 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.775         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.807 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.807         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.839 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.839         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.871 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.871         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.087 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.598         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.772 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       5.142         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       5.370 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.740         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.904 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.904         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.904         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    1000.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383    1000.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.637                          
 clock uncertainty                                      -0.050    1001.587                          

 Setup time                                             -0.032    1001.555                          

 Data required time                                               1001.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.555                          
 Data arrival time                                                  -5.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.637
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.742         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.924 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.365         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.551 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.551         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.583 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.583         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.615 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.615         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.647 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.647         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.679 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.679         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.711 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.711         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.743 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.743         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.775 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.775         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.807 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.807         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.839 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.839         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.871 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.871         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.087 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.598         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.837 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.837         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.837         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    1000.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383    1000.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.637                          
 clock uncertainty                                      -0.050    1001.587                          

 Setup time                                             -0.017    1001.570                          

 Data required time                                               1001.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.570                          
 Data arrival time                                                  -4.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.637
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       1.962 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.742         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.924 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.365         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.551 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.551         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.583 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.583         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.615 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.615         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.647 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.647         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.679 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.679         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.711 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.711         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.743 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.743         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.775 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.775         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.807 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.807         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.839 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.839         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.871 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.871         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.903 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.903         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.119 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.630         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.794 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.794         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.794         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370    1000.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383    1000.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.637         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.637                          
 clock uncertainty                                      -0.050    1001.587                          

 Setup time                                             -0.032    1001.555                          

 Data required time                                               1001.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.555                          
 Data arrival time                                                  -4.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.047
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.954 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.734         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.047         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.047                          
 clock uncertainty                                       0.000       2.047                          

 Hold time                                               0.137       2.184                          

 Data required time                                                  2.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.184                          
 Data arrival time                                                  -2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.047
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.954 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.734         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.047         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.047                          
 clock uncertainty                                       0.000       2.047                          

 Hold time                                               0.137       2.184                          

 Data required time                                                  2.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.184                          
 Data arrival time                                                  -2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.047
  Launch Clock Delay      :  1.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.637         _N2172           
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       1.954 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.734         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   2.734         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       ad_delay/EN/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       0.370         ad_clk_2         
                                                                                   trans/N36[0]_2/I3 (GTP_LUT5)
                                   td                    0.383       0.753 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.047         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.047                          
 clock uncertainty                                       0.000       2.047                          

 Hold time                                               0.137       2.184                          

 Data required time                                                  2.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.184                          
 Data arrival time                                                  -2.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.712
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       2.037 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.817         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.999 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.440         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.658 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.658         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.690 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.690         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.722 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.722         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.754         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.786 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.786         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.818 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.818         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.850 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.850         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.882 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.882         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.914 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.914         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.946 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.946         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.162 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.673         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/I2 (GTP_LUT3)
                                   td                    0.174       4.847 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[11]/Z (GTP_LUT3)
                                   net (fanout=1)        0.370       5.217         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/I2 (GTP_LUT5CARRY)
                                   td                    0.228       5.445 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370       5.815         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/I4 (GTP_LUT5)
                                   td                    0.164       5.979 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.979         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N164
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   5.979         Logic Levels: 16 
                                                                                   Logic: 1.795ns(42.067%), Route: 2.472ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387    1000.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.712                          
 clock uncertainty                                      -0.050    1001.662                          

 Setup time                                             -0.032    1001.630                          

 Data required time                                               1001.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.630                          
 Data arrival time                                                  -5.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.651                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.712
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       2.037 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.817         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.999 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.440         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.658 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.658         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.690 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.690         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.722 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.722         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.754         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.786 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.786         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.818 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.818         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.850 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.850         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.882 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.882         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.914 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.914         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.946 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.946         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.162 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.673         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.239       4.912 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.912         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   4.912         Logic Levels: 14 
                                                                                   Logic: 1.468ns(45.875%), Route: 1.732ns(54.125%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387    1000.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.712                          
 clock uncertainty                                      -0.050    1001.662                          

 Setup time                                             -0.017    1001.645                          

 Data required time                                               1001.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.645                          
 Data arrival time                                                  -4.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.733                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.712
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/CLK (GTP_DFF_C)

                                   tco                   0.325       2.037 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/Q (GTP_DFF_C)
                                   net (fanout=28)       0.780       2.817         fifo/wr_full     
                                                                                   fifo/N12_3/I2 (GTP_LUT3)
                                   td                    0.182       2.999 f       fifo/N12_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       3.440         fifo/_N2716      
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       3.626 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1618
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.658 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.658         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1619
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.690 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.690         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1620
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.722 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.722         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1621
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.754         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1622
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.786 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.786         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1623
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.818 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.818         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1624
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.850 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.850         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1625
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.882 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.882         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1626
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.914 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.914         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1627
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.946 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.946         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1628
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       3.978 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.978         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1629
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/CIN (GTP_LUT5CARRY)
                                   td                    0.216       4.194 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.511       4.705         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
                                                                                   fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/I2 (GTP_LUT3)
                                   td                    0.164       4.869 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       4.869         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [12]
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/D (GTP_DFF_C)

 Data arrival time                                                   4.869         Logic Levels: 15 
                                                                                   Logic: 1.425ns(45.138%), Route: 1.732ns(54.862%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441    1000.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387    1000.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884    1001.712         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.712                          
 clock uncertainty                                      -0.050    1001.662                          

 Setup time                                             -0.032    1001.630                          

 Data required time                                               1001.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.630                          
 Data arrival time                                                  -4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.761                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.122
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       adget/data_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.029 f       adget/data_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.809         data_reg[0]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.809         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.122         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                               0.137       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                  -2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.122
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       adget/data_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.029 f       adget/data_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.809         data_reg[2]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.809         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.122         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                               0.137       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                  -2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[3]/CLK (GTP_DFF_C)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.122
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       0.884       1.712         _N2172           
                                                                           r       adget/data_reg[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       2.029 f       adget/data_reg[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.780       2.809         data_reg[3]      
                                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[3] (GTP_DRM18K)

 Data arrival time                                                   2.809         Logic Levels: 0  
                                                                                   Logic: 0.317ns(28.897%), Route: 0.780ns(71.103%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       divadf/clk_out/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       0.441         ad_clk_1         
                                                                                   trans/N36[0]_2/I2 (GTP_LUT5)
                                   td                    0.387       0.828 r       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.294       2.122         _N2172           
                                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                               0.137       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                  -2.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[30]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N1585 
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N1586 
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N1587 
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N1588 
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N1589 
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N1590 
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N1591 
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N1592 
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N1593 
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N1594 
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N1595 
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N1596 
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N1597 
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N1598 
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N1599 
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N1600 
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N1601 
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N1602 
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N1603 
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N1604 
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N1605 
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N1606 
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N1607 
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N1608 
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N1609 
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N1610 
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N1611 
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N1612 
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N1613 
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.687 r       f_measure/N14_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.687         f_measure/_N1614 
                                                                                   f_measure/N14_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.903 f       f_measure/N14_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.903         f_measure/N42 [30]
                                                                           f       f_measure/cnt_fx[30]/D (GTP_DFF_C)

 Data arrival time                                                   5.903         Logic Levels: 31 
                                                                                   Logic: 1.655ns(77.445%), Route: 0.482ns(22.555%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.796                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[29]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N1585 
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N1586 
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N1587 
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N1588 
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N1589 
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N1590 
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N1591 
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N1592 
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N1593 
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N1594 
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N1595 
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N1596 
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N1597 
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N1598 
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N1599 
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N1600 
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N1601 
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N1602 
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N1603 
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N1604 
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N1605 
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N1606 
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N1607 
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N1608 
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N1609 
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N1610 
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N1611 
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N1612 
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.655 r       f_measure/N14_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         f_measure/_N1613 
                                                                                   f_measure/N14_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.871 f       f_measure/N14_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.871         f_measure/N42 [29]
                                                                           f       f_measure/cnt_fx[29]/D (GTP_DFF_C)

 Data arrival time                                                   5.871         Logic Levels: 30 
                                                                                   Logic: 1.623ns(77.102%), Route: 0.482ns(22.898%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.828                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[28]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.573         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.186       4.759 f       f_measure/N14_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.759         f_measure/_N1585 
                                                                                   f_measure/N14_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.791 r       f_measure/N14_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.791         f_measure/_N1586 
                                                                                   f_measure/N14_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.823 r       f_measure/N14_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.823         f_measure/_N1587 
                                                                                   f_measure/N14_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.855 r       f_measure/N14_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.855         f_measure/_N1588 
                                                                                   f_measure/N14_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.887 r       f_measure/N14_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.887         f_measure/_N1589 
                                                                                   f_measure/N14_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.919 r       f_measure/N14_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.919         f_measure/_N1590 
                                                                                   f_measure/N14_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.951 r       f_measure/N14_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.951         f_measure/_N1591 
                                                                                   f_measure/N14_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       4.983 r       f_measure/N14_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         f_measure/_N1592 
                                                                                   f_measure/N14_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.015 r       f_measure/N14_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.015         f_measure/_N1593 
                                                                                   f_measure/N14_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.047 r       f_measure/N14_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.047         f_measure/_N1594 
                                                                                   f_measure/N14_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.079 r       f_measure/N14_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.079         f_measure/_N1595 
                                                                                   f_measure/N14_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.111 r       f_measure/N14_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.111         f_measure/_N1596 
                                                                                   f_measure/N14_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.143 r       f_measure/N14_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.143         f_measure/_N1597 
                                                                                   f_measure/N14_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.175 r       f_measure/N14_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.175         f_measure/_N1598 
                                                                                   f_measure/N14_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.207 r       f_measure/N14_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.207         f_measure/_N1599 
                                                                                   f_measure/N14_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.239 r       f_measure/N14_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.239         f_measure/_N1600 
                                                                                   f_measure/N14_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.271 r       f_measure/N14_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.271         f_measure/_N1601 
                                                                                   f_measure/N14_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.303 r       f_measure/N14_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.303         f_measure/_N1602 
                                                                                   f_measure/N14_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.335 r       f_measure/N14_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.335         f_measure/_N1603 
                                                                                   f_measure/N14_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.367 r       f_measure/N14_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.367         f_measure/_N1604 
                                                                                   f_measure/N14_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.399 r       f_measure/N14_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         f_measure/_N1605 
                                                                                   f_measure/N14_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.431 r       f_measure/N14_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.431         f_measure/_N1606 
                                                                                   f_measure/N14_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.463 r       f_measure/N14_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.463         f_measure/_N1607 
                                                                                   f_measure/N14_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.495 r       f_measure/N14_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.495         f_measure/_N1608 
                                                                                   f_measure/N14_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.527 r       f_measure/N14_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         f_measure/_N1609 
                                                                                   f_measure/N14_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.559 r       f_measure/N14_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.559         f_measure/_N1610 
                                                                                   f_measure/N14_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.591 r       f_measure/N14_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.591         f_measure/_N1611 
                                                                                   f_measure/N14_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       5.623 r       f_measure/N14_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         f_measure/_N1612 
                                                                                   f_measure/N14_29/CIN (GTP_LUT5CARRY)
                                   td                    0.216       5.839 f       f_measure/N14_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.839         f_measure/N42 [28]
                                                                           f       f_measure/cnt_fx[28]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 29 
                                                                                   Logic: 1.591ns(76.749%), Route: 0.482ns(23.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_fx                                                  0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000    1000.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555    1003.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[28]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.860                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[0]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [0]
                                                                           r       f_measure/cnt_fx[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[0]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[1]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.482       4.565         f_measure/cnt_fx [0]
                                                                                   f_measure/N14_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       4.779 r       f_measure/N14_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.779         f_measure/N42 [1]
                                                                           r       f_measure/cnt_fx[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.779         Logic Levels: 1  
                                                                                   Logic: 0.531ns(52.419%), Route: 0.482ns(47.581%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.023       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
Endpoint    : f_measure/cnt_fx[2]/D (GTP_DFF_C)
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       f_measure/cnt_fx[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         f_measure/cnt_fx [2]
                                                                                   f_measure/N14_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       4.805 f       f_measure/N14_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.805         f_measure/N42 [2]
                                                                           f       f_measure/cnt_fx[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.805         Logic Levels: 1  
                                                                                   Logic: 0.598ns(57.555%), Route: 0.441ns(42.445%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_fx                                                  0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.000       0.000         clk_fx           
                                                                                   clk_fx_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_fx_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.555       3.766         nt_clk_fx        
                                                                           r       f_measure/cnt_fx[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.006                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/CLK (GTP_DFF_C)
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        2.555       3.766         nt_sys_clk       
                                                                           r       trans/flag[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       trans/flag[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         trans/flag [0]   
                                                                                   trans/N36[0]_2/I0 (GTP_LUT5)
                                   td                    0.206       4.667 f       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.384       6.051         _N2172           
                                                                                   adc_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.460 f       adc_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.460         adc_clk          
 adc_clk                                                                   f       adc_clk (port)   

 Data arrival time                                                   8.460         Logic Levels: 2  
                                                                                   Logic: 2.940ns(62.633%), Route: 1.754ns(37.367%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/CLK (GTP_DFF_C)
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        2.555       3.766         nt_sys_clk       
                                                                           r       trans/flag[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       trans/flag[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         trans/flag [0]   
                                                                                   trans/N36[0]_2/I0 (GTP_LUT5)
                                   td                    0.206       4.667 f       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.384       6.051         _N2172           
                                                                                   adc_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.460 f       adc_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.460         adc_clk2         
 adc_clk2                                                                  f       adc_clk2 (port)  

 Data arrival time                                                   8.460         Logic Levels: 2  
                                                                                   Logic: 2.940ns(62.633%), Route: 1.754ns(37.367%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/CLK (GTP_DFF_C)
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        2.555       3.766         nt_sys_clk       
                                                                           r       trans/flag[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       trans/flag[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         trans/flag [0]   
                                                                                   trans/N36[0]_2/I0 (GTP_LUT5)
                                   td                    0.206       4.667 f       trans/N36[0]_2/Z (GTP_LUT5)
                                   net (fanout=66)       1.384       6.051         _N2172           
                                                                                   test_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.460 f       test_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.460         test             
 test                                                                      f       test (port)      

 Data arrival time                                                   8.460         Logic Levels: 2  
                                                                                   Logic: 2.940ns(62.633%), Route: 1.754ns(37.367%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[11] (port)
Endpoint    : adget/data_reg[7]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[11]                                           0.000       0.000 r       adc_data1[11] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[11]    
                                                                                   adc_data1_ibuf[11]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[11]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[11] 
                                                                           r       adget/data_reg[7]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[10]                                           0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[10]    
                                                                                   adc_data1_ibuf[10]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[10]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[10] 
                                                                           r       adget/data_reg[6]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 adc_data1[4]                                            0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.000       0.000         adc_data1[4]     
                                                                                   adc_data1_ibuf[4]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       adc_data1_ibuf[4]/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_adc_data1[4]  
                                                                           r       adget/data_reg[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 18.000 sec
Action synthesize: CPU time elapsed is 17.125 sec
Current time: Fri Jul  5 01:26:39 2024
Action synthesize: Peak memory pool usage is 291,930,112 bytes
